
*** Running vivado
    with args -log tenthirty.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tenthirty.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source tenthirty.tcl -notrace
Command: synth_design -top tenthirty -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14332
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tenthirty' [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:501]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:501]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:501]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:501]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:501]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:551]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:551]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:551]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:603]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:603]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:603]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:603]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:603]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:653]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:653]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:653]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:706]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:706]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:706]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:757]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:757]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:757]
INFO: [Synth 8-226] default block is never used [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:865]
INFO: [Synth 8-6157] synthesizing module 'LUT' [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/LUT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LUT' (1#1) [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/LUT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tenthirty' (2#1) [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1142.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty_const.xdc]
Finished Parsing XDC File [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/mid/src/tenthirty_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tenthirty_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tenthirty_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1142.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'tenthirty'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 27    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	  52 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 2     
	  17 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 2     
	  14 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 18    
	  13 Input    1 Bit        Muxes := 6     
	  12 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    12|
|3     |LUT1   |     6|
|4     |LUT2   |     9|
|5     |LUT3   |    13|
|6     |LUT4   |    28|
|7     |LUT5   |    37|
|8     |LUT6   |    91|
|9     |MUXF7  |     4|
|10    |FDCE   |   126|
|11    |FDPE   |    10|
|12    |IBUF   |     4|
|13    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1142.633 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1142.633 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1142.633 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1142.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1142.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: edf1e16c
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1142.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/HIBIKI/Desktop/FPGA_HW/fpga_lab_mid/fpga+mid/fpga+mid.runs/synth_1/tenthirty.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tenthirty_utilization_synth.rpt -pb tenthirty_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  9 18:23:12 2023...
