image.v,verilog,xil_defaultlib,../../../../VGA_1.srcs/sources_1/ip/image/sim/image.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
