<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<title>Publications</title>
<meta name="referrer" content="same-origin">
<meta name="viewport" content="width=device-width,initial-scale=1,shrink-to-fit=no">
<script>!function(){var A=new Image;A.onload=A.onerror=function(){1==A.height&&(document.documentElement.className+=" webp")},A.src="data:image/webp;base64,UklGRiQAAABXRUJQVlA4IBgAAAAwAQCdASoBAAEAD8D+JaQAA3AA/ua1AAA"}();</script>
<link rel="stylesheet" href="css/site.ccf1ff.css" type="text/css">
<!--[if lte IE 7]>
<link rel="stylesheet" href="css/site.ccf1ff-lteIE7.css" type="text/css">
<![endif]-->
</head>
<body id="b1">
<div class="ps1 v1 s1">
<div class="v2 ps2 s28 c1">
<div class="v2 ps2 s28 w1">
<div class="v3 ps3 s4 c2">
<ul class="menu-dropdown-1 v10 ps2 s29 m3" id="m2">
<li class="v2 ps2 s29 mit2">
<div class="menu-content mcv3">
<div class="v11 ps22 s30 c42">
<div class="v2 ps23 s31 c25">
<p class="p4 f7">Menu</p>
</div>
</div>
</div>
<ul class="menu-dropdown v12 ps2 s32 m4" id="m1">
<li class="v2 ps2 s33 mit2">
<a href="index.html" class="ml2"><div class="menu-content mcv4"><div class="v2 ps2 s34 c43"><div class="v2 ps24 s35 c27"><p class="p4 f8">Home</p></div></div></div></a>
</li>
<li class="v2 ps2 s33 mit2">
<div class="menu-content mcv4">
<div class="v2 ps2 s34 c44">
<div class="v2 ps24 s35 c27">
<p class="p4 f8">Members</p>
</div>
</div>
</div>
<ul class="menu-dropdown v13 ps25 s36 m3">
<li class="v2 ps2 s37 mit2">
<a href="faculty.html" class="ml2"><div class="menu-content mcv4"><div class="v2 ps2 s38 c45"><div class="v2 ps26 s39 c27"><p class="p4 f8">Faculty</p></div></div></div></a>
</li>
<li class="v2 ps2 s37 mit2">
<a href="students.html" class="ml2"><div class="menu-content mcv4"><div class="v2 ps2 s38 c46"><div class="v2 ps26 s39 c27"><p class="p4 f8">Students</p></div></div></div></a>
</li>
</ul>
</li>
<li class="v2 ps2 s33 mit2">
<a href="projects.html" class="ml2"><div class="menu-content mcv4"><div class="v2 ps2 s34 c47"><div class="v2 ps24 s35 c27"><p class="p4 f8">Projects</p></div></div></div></a>
</li>
<li class="v2 ps2 s33 mit2">
<a href="#" class="ml2"><div class="menu-content mcv4"><div class="v2 ps2 s34 c48"><div class="v2 ps24 s35 c27"><p class="p4 f8">Publications</p></div></div></div></a>
</li>
<li class="v2 ps2 s33 mit2">
<a href="contact.html" class="ml2"><div class="menu-content mcv4"><div class="v2 ps2 s34 c49"><div class="v2 ps24 s35 c27"><p class="p4 f8">Contact</p></div></div></div></a>
</li>
</ul>
</li>
</ul>
</div>
<div class="v8 ps9 s16 c50"></div>
<div class="v9 ps10 s40 c51"></div>
</div>
</div>
<div class="v2 ps27 s41 c1">
<div class="v2 ps2 s41 w1">
<div class="v2 ps2 s41 c52">
<h1 class="p2 f3">Publications</h1>
</div>
<div class="v2 ps34 s46 c53">
<form method="GET" action="search.php" class="v2 ps35 s46">
<div class="v2 ps2 s47 c1">
<input type="text" name="search" required class="input1">
</div>
<div class="v2 ps36 s48 c1">
<input type="submit" value="Search" name="" class="js1 s49 submit1">
</div>
</form>
</div>
</div>
</div>
<div class="v9 ps28 s42 c54"></div>
<div class="v2 ps37 s50 c1">
<div class="v2 ps2 s50 w1">
<div class="v2 ps38 s51 c55">
<h2 class="p2 f4">International Journals</h2>
<ul class="ps17">
<li class="p3 f5">&bull; <span class="f5">Pseudo-3D Physical Design Flow for Monolithic 3D ICs: Comparisons and Enhancements</span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Heechun Park, Bon Woong Ku, Kyungwook Chang, Da Eun Shim, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">ACM Transactions on Design Automation of Electronic Systems (TODAES), Accepted</span></li>
</ul>
<li class="p3 f5">&bull; <span class="f5">High-Performance Logic-on-Memory Monolithic 3D IC Designs for Arm Cortex-A Processors</span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Lingjun Zhu, Lennart Bamberg, Sai Pentapati, Kyungwook Chang, Francky Catthoor, Dragomir Milojevic, Manu Komalan, Brian Cline, Saurabh Sinha, Xiaoqing Xu, Alberto Garcia-Ortiz, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Accepted</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Design-aware Partitioning-based 3D IC Design Flow with 2D Commercial Tools&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/9373707" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang, Saurabh Sinha, Brian Cline, Greg Yeric, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2021</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3D ICs&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/8894429" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Bon Woong Ku, Kyungwook Chang, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2019</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">System-Level Power Delivery Network Analysis and Optimization for Monolithic 3-D ICs&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/8654735" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang, Shidhartha Das, Saurabh Sinha, Brian Cline, Greg Yeric, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Vol.27, pp.888-898, 2019</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Power, Performance, and Area Benefit of Monolithic 3D ICs for On-Chip Deep Neural Networks Targeting Speech Recognition&nbsp;&nbsp;</span><span class="f11"><a href="https://dl.acm.org/doi/10.1145/3273956" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang, Deepak Kadetotad, Yu Cao, Jae-sun Seo, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">ACM Journals on Emerging Technologies in Computing Systems (JETC), Vol.14, No.4, pp.4:1-42:19, 2018</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Impact and Design Guideline of Monolithic 3-D IC at the 7-nm Technology Node&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/7892981" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang, Kartik Acharya, Saurabh Sinha, Brian Cline, Greg Yeric, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Vol.25, No.7, pp.2118-2129, 2017</span></li>
</ul>
</ul>
<h2 class="p2 f4"><br></h2>
<h2 class="p2 f4">International Conferences</h2>
<ul class="ps17">
<li class="p3"><span class="f5">&bull; </span><span class="f5">Pin-3D: A Physical Synthesis and Post-Layout Optimization Flow for Heterogeneous Monolithic 3D ICs&nbsp;&nbsp;</span><span class="f11"><a href="https://dl.acm.org/doi/10.1145/3400302.3415720" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Sai Pentapati, Kyungwook Chang, Vassilios Gerousis, Rwik Sengupta, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">IEEE International Conference on Computer-Aided Design (ICCAD), 2020</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">VLSI Placement Parameter Optimization using Deep Reinforcement Learning&nbsp;&nbsp;</span><span class="f11"><a href="https://dl.acm.org/doi/10.1145/3400302.3415690" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Anthony Agnesina, Kyungwook Chang, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">IEEE International Conference on Computer-Aided Design (ICCAD), 2020</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Full-Chip Electro-Thermal Coupling Extraction and Analysis for Face-to-Face Bonded 3D ICs&nbsp;&nbsp;</span><span class="f11"><a href="https://dl.acm.org/doi/10.1145/3372780.3378169" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Lingjun Zhu, Kyungwook Chang, Dusan Petranovic, Saurabh Sinha, Yun Seop Yu, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">ACM International Symposium on Physical Design (ISPD), 2020</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Pseudo-3D Approaches for Commercial-Grade RTL-to-GDS Tool Flow Targeting Monolithic 3D ICs&nbsp;&nbsp;</span><span class="f11"><a href="https://dl.acm.org/doi/10.1145/3372780.3375567" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Heechun Park, Bon Woong Ku, Kyungwook Chang, Da Eun Shim, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">ACM International Symposium on Physical Design (ISPD), 2020</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/8806981/" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Heechun Park, Kyungwook Chang, Bon Woong Ku, Jinwoo Kim, Edward Lee, Daehyun Kim, Arjun Chaudhuri, Sanmitra Banerjee, Saibal Mukhopadhyay, Krishnendu Chakrabarty, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">ACM Design Automation Conference (DAC), 2019</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Road to High-Performance 3D ICs: Performance Optimization Methodologies for Monolithic 3D ICs&nbsp;&nbsp;</span><span class="f11"><a href="https://dl.acm.org/doi/10.1145/3218603.3218636" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang, Sai Pentapati, Da Eun Shim, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2018</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Compact-2D: A Physical Design Methodology to Build Commercial-Quality Face-to-Face-Bonded 3D ICs&nbsp;&nbsp;</span><span class="f11"><a href="https://dl.acm.org/doi/10.1145/3177540.3178244" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Bon Woong Ku, Kyungwook Chang, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">ACM International Symposium on Physical Design (ISPD), 2018</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Full-chip Monolithic 3D IC Design and Power Performance Analysis with ASAP7 Library: (Invited Paper)&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/8203891/" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang, Bon Woong Ku, Saurabh Sinha, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">IEEE International Conference On Computer Aided Design (ICCAD), 2017</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Design Automation and Testing of Monolithic 3D ICs: Opportunities, Challenges, and Solutions: (Invited paper)&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/8203860" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang, Abhisheck Koneru, Krishnendu Chakrabarty, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">IEEE International Conference On Computer Aided Design (ICCAD), 2017</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Frequency and Time Domain Analysis of Power Delivery Network for Monolithic 3D ICs&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/8009180" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang, Shidhartha Das, Saurabh Sinha, Brian Cline, Greg Yeric, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2017</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Monolithic 3D IC Designs for Low-Power Deep Neural Networks Targeting Speech Recognition&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/8009175/" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang, Deepak Kadetotad, Yu Cao, Jae-sun Seo, Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2017</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools&nbsp;&nbsp;</span><span class="f11"><a href="https://dl.acm.org/doi/10.1145/2966986.2967013" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang, Saurabh Sinha, Brian Cline, Raney Southerland, Michael Doherty, Greg Yeric, and Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">IEEE International Conference On Computer Aided Design (ICCAD), 2016</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Match-making for Monolithic 3D IC: Finding the Right Technology Node&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/7544320/" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">ACM Design Automation Conference (DAC), 2016</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Monolithic 3D IC Design: Power, Performance, and Area Impact at 7nm&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/7479174" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kartik Acharya, Kyungwook Chang, Bon Woong Ku, Shreepad Panth, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">IEEE International Symposium on Quality Electronic Design (ISQED), 2016</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Power Benefit Study of Monolithic 3D IC at the 7nm Technology Node&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/7273514" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang, Kartik Acharya, Saurabh Sinha, Brian Cline, Greg Yeric and Sung Kyu Lim</span></li>
<li class="p5 f10">&hybull; <span class="f10">IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2015</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Automatic Mapping of Control Intensive Kernels onto Coarse-Grained Reconfigurable Array Architecture with Speculative Execution&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/5470746" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Ganghee Lee, Kyungwook Chang and Kiyoung Choi</span></li>
<li class="p5 f10">&hybull; <span class="f10">Reconfigurable Architectures Workshop (RAW), 2010</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Memory-Centric Communication Architecture for Reconfigurable Computing&nbsp;&nbsp;</span><span class="f11"><a href="https://link.springer.com/chapter/10.1007/978-3-642-12133-3_40" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang and Kiyoung Choi</span></li>
<li class="p5 f10">&hybull; <span class="f10">International Symposium on Applied Reconfigurable Computing (ARC), 2010</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Coarse-Grained Reconfigurable Architecture for Multiple Application Domains: a Case Study&nbsp;&nbsp;</span><span class="f11"><a href="https://dl.acm.org/doi/10.1145/1644993.1645095" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Manhwee Jo, Ganghee Lee, Kyungwook Chang, Kyuseung Han, Kiyoung Choi, Hoonmo Yang and Kiwook Yoon</span></li>
<li class="p5 f10">&hybull; <span class="f10">International Conference on Convergence and Hybrid Information Technology (ICCHIT), 2009</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Mapping Control Intensive Kernels onto Coarse-Grained Reconfigurable Array Architecture&nbsp;&nbsp;</span><span class="f11"><a href="https://ieeexplore.ieee.org/abstract/document/4815647" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kyungwook Chang and Kiyoung Choi</span></li>
<li class="p5 f10">&hybull; <span class="f10">International SoC Design Conference (ISSOC), 2008</span></li>
</ul>
</ul>
<h2 class="p2 f4"><br></h2>
<h2 class="p2 f4">International Patents</h2>
<ul class="ps17">
<li class="p3"><span class="f5">&bull; </span><span class="f5">Method and apparatus for generating three-dimensional integrated circuit design&nbsp;&nbsp;</span><span class="f11"><a href="https://patents.google.com/patent/US20200257841A1/en" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Saurabh Sinha, Kyungwook Chang, Brian Cline, Raney Southerland</span></li>
<li class="p5 f10">&hybull; <span class="f10">US20200257841A1</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Method for generating three-dimensional integrated circuit design&nbsp;&nbsp;</span><span class="f11"><a href="https://patents.google.com/patent/US10678985B2/en" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Saurabh Sinha, Kyungwook Chang, Brian Cline, Raney Southerland</span></li>
<li class="p5 f10">&hybull; <span class="f10">US10678985B2</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Using inter-tier vias in integrated circuits&nbsp;&nbsp;</span><span class="f11"><a href="https://patents.google.com/patent/US9929149B2/en" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Saurabh Sinha, Robert Aitken, Brian Cline, Greg Yeric, Kyungwook Chang</span></li>
<li class="p5 f10">&hybull; <span class="f10">US9929149B2</span></li>
</ul>
<li class="p3"><span class="f5">&bull; </span><span class="f5">Memory-centered communication apparatus in coarse grained reconfigurable array&nbsp;&nbsp;</span><span class="f11"><a href="https://patents.google.com/patent/WO2011115327A1/en" target="_blank" rel="noopener">Learn more &gt;</a></span></li>
<ul class="ps39">
<li class="p5 f10">&hybull; <span class="f10">Kiyoung Choi, Kyungwook Chang, Jongkyung Paek</span></li>
<li class="p5 f10">&hybull; <span class="f10">US8949550B2</span></li>
</ul>
</ul>
<h2 class="p2 f4"><br></h2>
<h2 class="p2 f4">Domestic Journals</h2>
<h2 class="p2 f4"><br></h2>
<h2 class="p2 f4">Domestic Conferences</h2>
<h2 class="p2 f4"><br></h2>
<h2 class="p2 f4">Domestic Patents</h2>
</div>
<div class="v9 ps40 s45 c56"></div>
<div class="v9 ps41 s45 c57"></div>
</div>
</div>
</div>
<div class="menu-device"></div>
<script>dpth="/"</script>
<script type="text/javascript" src="js/jquery.f44976.js"></script>
<script type="text/javascript" src="js/jqueryui.f44976.js"></script>
<script type="text/javascript" src="js/h5validate.js"></script>
<script type="text/javascript" src="js/menu.f44976.js"></script>
<script type="text/javascript" src="js/menu-dropdown-animations.f44976.js"></script>
<script type="text/javascript" src="js/menu-dropdown.ccf1ff.js"></script>
<script type="text/javascript" src="js/menu-dropdown-1.ccf1ff.js"></script>
<script type="text/javascript" src="js/publications.ccf1ff.js"></script>
<script type="text/javascript">
var ver=RegExp(/Mozilla\/5\.0 \(Linux; .; Android ([\d.]+)/).exec(navigator.userAgent);if(ver&&parseFloat(ver[1])<5){document.getElementsByTagName('body')[0].className+=' whitespacefix';}
</script>
</body>
</html>