<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32650 Peripheral Driver API: gcr_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32650 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32650</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('gcr__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">gcr_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="gcr__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32650_INCLUDE_GCR_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32650_INCLUDE_GCR_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__gcr__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a5f664fe0f3d93dab91cd3fa4c0e51fe0">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a5f664fe0f3d93dab91cd3fa4c0e51fe0">scon</a>;                 </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a5557fd03ed7398e31f6611c6b0e23bd6">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a5557fd03ed7398e31f6611c6b0e23bd6">rst0</a>;                 </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#ab279e5304ce5d97badf8ad3e201f65ae">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#ab279e5304ce5d97badf8ad3e201f65ae">clk_ctrl</a>;             </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#ada5918f24659d7a6b300b0c0a61ad160">   80</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#ada5918f24659d7a6b300b0c0a61ad160">pmr</a>;                  </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    __R  uint32_t rsv_0x10_0x17[2];</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a025d0635ddfdb7e95b04580fbdc370cd">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a025d0635ddfdb7e95b04580fbdc370cd">pclk_div</a>;             </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    __R  uint32_t rsv_0x1c_0x23[2];</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a91532795f47c891cfbac84f430326b8c">   84</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a91532795f47c891cfbac84f430326b8c">pclk_dis0</a>;            </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#adc8233520cbd8bda2478c39b86ca7ebf">   85</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#adc8233520cbd8bda2478c39b86ca7ebf">mem_clk</a>;              </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a8a95516f31965293415d5c4946c94f17">   86</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a8a95516f31965293415d5c4946c94f17">mem_zero</a>;             </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    __R  uint32_t rsv_0x30_0x3f[4];</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#ae1b4175765059418079435bdeb905542">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#ae1b4175765059418079435bdeb905542">sys_stat</a>;             </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aa20185f27fffbec3311f25dd4ed63ed5">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#aa20185f27fffbec3311f25dd4ed63ed5">rst1</a>;                 </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a18b9ad046ea6077702803bc2e5fb6454">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a18b9ad046ea6077702803bc2e5fb6454">pclk_dis1</a>;            </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a0992c1de5c5cdb5bf8a0945c9492fff8">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a0992c1de5c5cdb5bf8a0945c9492fff8">event_en</a>;             </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a7bf448a29a77c4291bcbd4d06fa4db0d">   92</a></span>&#160;    __I  uint32_t <a class="code" href="group__gcr__registers.html#a7bf448a29a77c4291bcbd4d06fa4db0d">rev</a>;                  </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a8fc2deabbb742a1a4a2713655a6b2e0c">   93</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a8fc2deabbb742a1a4a2713655a6b2e0c">sys_stat_ie</a>;          </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} <a class="code" href="group__gcr__registers.html#structmxc__gcr__regs__t">mxc_gcr_regs_t</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* Register offsets for module GCR */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga98e64d90d4694441200c7dbbcffe8d43">  103</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_SCON                     ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gaf9f8418702ac255a8e00e6e341dce9b2">  104</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_RST0                     ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga158ecadd2e8457bd55fd51c464e2cc94">  105</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_CLK_CTRL                 ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gad6356219134a092db8a40279157a93b0">  106</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_PMR                      ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gab4f6919ff16bb48917bcd085fd17531f">  107</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_PCLK_DIV                 ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga52fb5211fe4119d73687c64292af8f43">  108</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_PCLK_DIS0                ((uint32_t)0x00000024UL) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gac6bfce9f899f76ab3b3502c4ebb7c0f2">  109</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_MEM_CLK                  ((uint32_t)0x00000028UL) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gac3ad68258658099e045aac98cd7dd698">  110</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_MEM_ZERO                 ((uint32_t)0x0000002CUL) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga47f3b3287401f15799456d16d791b3f3">  111</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_SYS_STAT                 ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga78ef92c5823b41102bdbf8c29ed9da81">  112</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_RST1                     ((uint32_t)0x00000044UL) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga70ecd92ceb67f86a7fe1b258d5ac959f">  113</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_PCLK_DIS1                ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga46600f08e12904f291172a83c7203615">  114</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_EVENT_EN                 ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gaefb424eadacb68e7b5ab9eb989321df2">  115</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_REV                      ((uint32_t)0x00000050UL) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga36641fb381a38570922bf8ddc0373d8b">  116</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_SYS_STAT_IE              ((uint32_t)0x00000054UL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga2f8c33ffd2c781bf91bd921f9f3ab10d">  125</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_BSTAPEN_POS                     0 </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga7aec65abd62d76a240cb20f6ce543915">  126</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_BSTAPEN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_BSTAPEN_POS)) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga780d81eb7edd57bbe52795fa2d1da9b0">  127</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_BSTAPEN_DIS                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga429c18ab98b68282cc61de47316ea02a">  128</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_BSTAPEN_DIS                     (MXC_V_GCR_SCON_BSTAPEN_DIS &lt;&lt; MXC_F_GCR_SCON_BSTAPEN_POS) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gaf68d74724a7957ef0fdc81c281ab2cb3">  129</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_BSTAPEN_EN                      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga60bd70432900ab736bbb7d3f5570c539">  130</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_BSTAPEN_EN                      (MXC_V_GCR_SCON_BSTAPEN_EN &lt;&lt; MXC_F_GCR_SCON_BSTAPEN_POS) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gad323702c85f8b37bcdadaba431047abd">  132</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_FLASH_PAGE_FLIP_POS             4 </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gac6cecdec7ad5c09277aeae1989a1914d">  133</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_FLASH_PAGE_FLIP                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_FLASH_PAGE_FLIP_POS)) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gaa066f426fc319aedc1eef5a3a0f68ea4">  134</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_FLASH_PAGE_FLIP_NORMAL          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga05d909d2b27c774d44d891b8a57d32ae">  135</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_FLASH_PAGE_FLIP_NORMAL          (MXC_V_GCR_SCON_FLASH_PAGE_FLIP_NORMAL &lt;&lt; MXC_F_GCR_SCON_FLASH_PAGE_FLIP_POS) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga138ad2286b753e7d89de675d186d3a7e">  136</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_FLASH_PAGE_FLIP_FLIPPED         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga361b9253b6f99f0610ecd58ef8e45931">  137</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_FLASH_PAGE_FLIP_FLIPPED         (MXC_V_GCR_SCON_FLASH_PAGE_FLIP_FLIPPED &lt;&lt; MXC_F_GCR_SCON_FLASH_PAGE_FLIP_POS) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gafa9b0e81a51896f45186ef726a7fb565">  139</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_CCACHE_FLUSH_POS                6 </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga3e4cff847a6372c884f9847dd283de49">  140</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_CCACHE_FLUSH                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_CCACHE_FLUSH_POS)) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gadfff97f039273df1398b6c47a8252799">  141</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_CCACHE_FLUSH_NORMAL             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gafe54fa736756a35c218cc89bc0d6769a">  142</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_CCACHE_FLUSH_NORMAL             (MXC_V_GCR_SCON_CCACHE_FLUSH_NORMAL &lt;&lt; MXC_F_GCR_SCON_CCACHE_FLUSH_POS) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga5157800222429e2e635c789432077181">  143</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_CCACHE_FLUSH_FLUSH              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga22bd29436930a6775890effc128d52de">  144</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_CCACHE_FLUSH_FLUSH              (MXC_V_GCR_SCON_CCACHE_FLUSH_FLUSH &lt;&lt; MXC_F_GCR_SCON_CCACHE_FLUSH_POS) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga4e089006f0db94130da4e0c905ca26c4">  146</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_DCACHE_FLUSH_POS                7 </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gabd2070078ac5de987fd82a16c990fd23">  147</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_DCACHE_FLUSH                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_DCACHE_FLUSH_POS)) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gaac6c5e1ba3c4374552f37b652481eaa9">  148</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_DCACHE_FLUSH_NORMAL             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga84cc7ac005e5497b1bf20ffe1079ce02">  149</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_DCACHE_FLUSH_NORMAL             (MXC_V_GCR_SCON_DCACHE_FLUSH_NORMAL &lt;&lt; MXC_F_GCR_SCON_DCACHE_FLUSH_POS) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga0d90e8e95ca4d1d85320f71f7862507c">  150</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_DCACHE_FLUSH_FLUSH              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga03f7636886469c6659f096a9918917e0">  151</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_DCACHE_FLUSH_FLUSH              (MXC_V_GCR_SCON_DCACHE_FLUSH_FLUSH &lt;&lt; MXC_F_GCR_SCON_DCACHE_FLUSH_POS) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga1a101957f03a7a9baaa434f74723d49b">  153</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_DCACHE_DIS_POS                  9 </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gae1461a6923d8bfcf0cf2d750c455c0ad">  154</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_DCACHE_DIS                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_DCACHE_DIS_POS)) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gae436e728f971b9f517027851e9c2c6cc">  155</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_DCACHE_DIS_ENABLED              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga84829a897cc36fcbe6e3e2494e7d626b">  156</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_DCACHE_DIS_ENABLED              (MXC_V_GCR_SCON_DCACHE_DIS_ENABLED &lt;&lt; MXC_F_GCR_SCON_DCACHE_DIS_POS) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga141d0af9480a3732b896fe58946d2aa4">  157</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_DCACHE_DIS_DISABLED             ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gab708561ff70b8568be9f8a87cddc1840">  158</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_DCACHE_DIS_DISABLED             (MXC_V_GCR_SCON_DCACHE_DIS_DISABLED &lt;&lt; MXC_F_GCR_SCON_DCACHE_DIS_POS) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga02b725f2b14da1da3e5dc95ea263e4ea">  160</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_CCHK_POS                        13 </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gae66cef852664fa083670a4f49df0c9ce">  161</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_CCHK                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_CCHK_POS)) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga7edad4470def62de4e6d7a0861f01b06">  162</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_CCHK_COMPLETE                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga6856b7fdcb555e25920433a7b783064c">  163</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_CCHK_COMPLETE                   (MXC_V_GCR_SCON_CCHK_COMPLETE &lt;&lt; MXC_F_GCR_SCON_CCHK_POS) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga35bef0f199973db48084f47c36965011">  164</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_CCHK_START                      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga11cc0af602fe730a70ad990a277afae7">  165</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_CCHK_START                      (MXC_V_GCR_SCON_CCHK_START &lt;&lt; MXC_F_GCR_SCON_CCHK_POS) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gaad078fb57533b6a2108d24d749e42c1a">  167</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_CHKRES_POS                      15 </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gaa5fd2d204a42cc4eae572b7952a7b1dc">  168</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_CHKRES                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_CHKRES_POS)) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga381e0596f53ecf746073740ce02dd0f4">  169</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_CHKRES_PASS                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga968751c19762165ba504f3a79d424aec">  170</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_CHKRES_PASS                     (MXC_V_GCR_SCON_CHKRES_PASS &lt;&lt; MXC_F_GCR_SCON_CHKRES_POS) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gaeba13edd1572a766ef0ab6bd2698c548">  171</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_CHKRES_FAIL                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga9b5cb82b9292371c5d6fdce13bc36e13">  172</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_CHKRES_FAIL                     (MXC_V_GCR_SCON_CHKRES_FAIL &lt;&lt; MXC_F_GCR_SCON_CHKRES_POS) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga44f7c972236485f3eaf94dfd23ef16a0">  174</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_OVR_POS                         16 </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga43c74a979bbaacbcb8c65f048dbce36a">  175</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_OVR                             ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_SCON_OVR_POS)) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga3273d70765e4811c371a43c2ce79e638">  176</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_OVR_0V9                         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga925835c25d22c3a62233f1e630409230">  177</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_OVR_0V9                         (MXC_V_GCR_SCON_OVR_0V9 &lt;&lt; MXC_F_GCR_SCON_OVR_POS) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga5bcc24e31cf09b585e32e6dc753bb90d">  178</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_OVR_1V                          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga87fbf8b1432807e550a7f66d811bfb71">  179</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_OVR_1V                          (MXC_V_GCR_SCON_OVR_1V &lt;&lt; MXC_F_GCR_SCON_OVR_POS) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gac132dacf44d37c9f413b47c730b333a5">  180</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_OVR_1V1                         ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gaa3f12b9739eb239aa654a2cc699f409d">  181</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_OVR_1V1                         (MXC_V_GCR_SCON_OVR_1V1 &lt;&lt; MXC_F_GCR_SCON_OVR_POS) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gafd2ecaa8271c8d3ed978de080deee74e">  191</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_DMA_POS                         0 </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga8316c671d1e4b5d229dcfcd23bdaa94f">  192</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_DMA                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_DMA_POS)) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga4a7ca3e9fc666f24e80ef681f2b88573">  194</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_WDT0_POS                        1 </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga09e3616ed20f1c843abb15d6c2338cfa">  195</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_WDT0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_WDT0_POS)) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gae493383ff031610aa7bedc1a164bf952">  197</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_GPIO0_POS                       2 </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gac42996a2438955cd9db5c44be646e0d7">  198</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_GPIO0                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_GPIO0_POS)) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga161753fa66dc49c44b30acff4a72e84a">  200</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_GPIO1_POS                       3 </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad4ae6050e72ca191a5683266993ff0b4">  201</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_GPIO1                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_GPIO1_POS)) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gab304c83ad23420e58ffa70b481d7a0aa">  203</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_GPIO2_POS                       4 </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gae82b75974dcdf07afecea385af2ddcca">  204</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_GPIO2                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_GPIO2_POS)) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaf6775d58054a78d61eeb79ab34cae11e">  206</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TIMER0_POS                      5 </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga6502f5006774c09ceda99f77578e54d2">  207</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TIMER0                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TIMER0_POS)) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga35f639ab6f121a794c7206b905c46250">  209</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TIMER1_POS                      6 </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga456c85d53d0afeb4a7266207a1fd0e84">  210</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TIMER1                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TIMER1_POS)) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga1668469c9b348f5989fc5237dae970c5">  212</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TIMER2_POS                      7 </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga31bb697fad06c362d9934749ed59382f">  213</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TIMER2                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TIMER2_POS)) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gab6d358f27a77051bbc3bc3bd45a8997e">  215</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TIMER3_POS                      8 </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga6ff0beb9053680c51563616537d3d029">  216</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TIMER3                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TIMER3_POS)) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaed2da2f0539b0cb1f9b1f864b6983828">  218</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TIMER4_POS                      9 </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga2120e71b79b3518046fde236d7386475">  219</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TIMER4                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TIMER4_POS)) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga529750002f517d390a24f1ba55b06e22">  221</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TIMER5_POS                      10 </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaaaabdd940b322339ea54eadf9144fcf5">  222</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TIMER5                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TIMER5_POS)) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga3199b222f4ffce2a9aa53e0a97a58887">  224</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_UART0_POS                       11 </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaf36e674305200ab3c4d33417c2312f85">  225</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_UART0                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_UART0_POS)) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga94992fa56c8424914901306e9fbd8128">  227</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_UART1_POS                       12 </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga1aa12c1e55c7addd1fb80f7a35fd9449">  228</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_UART1                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_UART1_POS)) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaf4aba58fb90a013bc0da4b8bb3a09ccf">  230</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SPI0_POS                        13 </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga9c9018030f49a6a368456652d55eab1a">  231</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SPI0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SPI0_POS)) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga1a857ea25242922bc2c1257faa666604">  233</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SPI1_POS                        14 </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gab29e5f9e75587e20e0bf862fe2e772d0">  234</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SPI1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SPI1_POS)) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaf5cac9f9c7a668fec2266f7f4b88cae7">  236</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SPI2_POS                        15 </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga080fea87fdbca559fa0cd0313112a082">  237</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SPI2                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SPI2_POS)) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga6bee3502f2912369ffef9de1ec4eca0b">  239</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_I2C0_POS                        16 </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga9be9a47f2f2fab07aec56843c9ec40e2">  240</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_I2C0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_I2C0_POS)) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gac8c989d56d304b5baa6b9c868fa042f3">  242</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_RTC_POS                         17 </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad34dcfc51fe7565caf5e7ba9863a007a">  243</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_RTC                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_RTC_POS)) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad0aa761659113d9f1282f38d33b62dfe">  245</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TPU_POS                         18 </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga424fbdc844da750fbc8b790536fba011">  246</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TPU                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TPU_POS)) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gae9371ef2b571671419e5a8309ffaa7d2">  248</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_HBC_POS                         21 </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gadb4f07b8df1e1c86149b591f19343fe6">  249</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_HBC                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_HBC_POS)) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga97efbe4294c0d7f5b64e0bbb5adbc0d0">  251</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TFT_POS                         22 </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga42652c4c3116d59a9da983dedb4a742c">  252</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TFT                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TFT_POS)) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaae8c0e19ae6c3a4e26922310c6166e55">  254</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_USB_POS                         23 </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gacf37b9c6d823761f18a1a681a7a01d9c">  255</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_USB                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_USB_POS)) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gac32a60c8e9665c3b0fd39218b17e1529">  257</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_ADC_POS                         26 </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga4986d4afcd196004a300a4914459702e">  258</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_ADC                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_ADC_POS)) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga6951d88135400c9c5883e3b8567d8b6b">  260</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_UART2_POS                       28 </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga081a98c1b6ed1c6e5329264359ab2f30">  261</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_UART2                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_UART2_POS)) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga47e706ac0ed472d851ecbb032bb98d87">  263</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SOFT_POS                        29 </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gafbc42d405bf68fd4281a65dce01342a3">  264</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SOFT                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SOFT_POS)) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad85831f291134d99b68e87f70eb4982b">  266</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_PERIPH_POS                      30 </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga43868014aa39582928ba9e93fedc6d12">  267</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_PERIPH                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_PERIPH_POS)) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad0cc1916b143df2197bf6ba61b6c4e55">  269</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SYS_POS                         31 </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga654eae2076012766e6fb8399c9e032d0">  270</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SYS                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SYS_POS)) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga98692165acdd612d154d58c01ec3245d">  280</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_SYSCLK_PRESCALE_POS         6 </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga36c68d68213b196e3d3be17f4370ee07">  281</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_SYSCLK_PRESCALE             ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSCLK_PRESCALE_POS)) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gaaed38cf6d300c7c645134ef763562d5b">  282</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV1        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga4b1bec658a7296cc4053b7803930e911">  283</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV1        (MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV1 &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSCLK_PRESCALE_POS) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga014636b3b80aaca9c19cc4f83a45f34c">  284</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV2        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gad027144987d9e5ca45bdfce016a539fc">  285</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV2        (MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV2 &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSCLK_PRESCALE_POS) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gaa1c9b5a5a4ab8ddbadf1d4becf2c0e3d">  286</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV4        ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga98826cf341c64144e895e967af654efc">  287</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV4        (MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV4 &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSCLK_PRESCALE_POS) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gaf1507051a4990dcefacad18fe3aa8c36">  288</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV8        ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga5218d668824cf9686c951e5160b3e3f2">  289</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV8        (MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV8 &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSCLK_PRESCALE_POS) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga57c9687d0e19c6a56b443d65919c3980">  290</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV16       ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga9635b4da821c2ae78f0769a8dad1e873">  291</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV16       (MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV16 &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSCLK_PRESCALE_POS) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga0a6a48d26c6b511236b9bf155eb48fb5">  292</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV32       ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gad91b07bc472092576b3c64ed686ee3db">  293</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV32       (MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV32 &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSCLK_PRESCALE_POS) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga8ec2a2df9358e27eff1e57cd98a8cf70">  294</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV64       ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga72a2609b2ae2495eb1014e1b80cb0d44">  295</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV64       (MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV64 &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSCLK_PRESCALE_POS) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gaf33e1af035acc0d50a2c73b4f030affc">  296</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV128      ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga294f4e9075f009d2b9e77b22864c3506">  297</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV128      (MXC_V_GCR_CLK_CTRL_SYSCLK_PRESCALE_DIV128 &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSCLK_PRESCALE_POS) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga863cd12948eddfd679128e12ebe2dfaa">  299</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_SYSOSC_SEL_POS              9 </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gaf1955670707a1901565f5f63ef84e39c">  300</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_SYSOSC_SEL                  ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSOSC_SEL_POS)) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga62a023b1f09739c59b55649df6fb1fc4">  301</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSOSC_SEL_CRYPTO           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga8c56eabe5325de90e9ddb15d9589bd53">  302</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSOSC_SEL_CRYPTO           (MXC_V_GCR_CLK_CTRL_SYSOSC_SEL_CRYPTO &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSOSC_SEL_POS) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga10445757f4876de5bea1a8e852a43786">  303</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSOSC_SEL_HFXIN            ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga8686ffc17ea1b2db9817b79749fc93fe">  304</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSOSC_SEL_HFXIN            (MXC_V_GCR_CLK_CTRL_SYSOSC_SEL_HFXIN &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSOSC_SEL_POS) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gabdb407abb1bcf9518a99db9abfe5bf06">  305</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSOSC_SEL_NANORING         ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga1e525dbdb09458d9850b7c04c9d89360">  306</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSOSC_SEL_NANORING         (MXC_V_GCR_CLK_CTRL_SYSOSC_SEL_NANORING &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSOSC_SEL_POS) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga581b3340e92c13a64bfb1a579f3efc18">  307</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSOSC_SEL_HIRC96           ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga34a9a5543c755385048030040e1ce361">  308</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSOSC_SEL_HIRC96           (MXC_V_GCR_CLK_CTRL_SYSOSC_SEL_HIRC96 &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSOSC_SEL_POS) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga9bc23fdef59aec8ce295a4c5e02a3ca0">  309</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSOSC_SEL_HIRC8            ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga986428908f900b3c8c184a438ecd09ff">  310</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSOSC_SEL_HIRC8            (MXC_V_GCR_CLK_CTRL_SYSOSC_SEL_HIRC8 &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSOSC_SEL_POS) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga39dd2a3a5d83670ddd392f2bc4e9b8d4">  311</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSOSC_SEL_X32K             ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga29e78bd40f4c3dfd327b9ab571ed0e98">  312</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSOSC_SEL_X32K             (MXC_V_GCR_CLK_CTRL_SYSOSC_SEL_X32K &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSOSC_SEL_POS) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gadffc4fdc71f270c0b70a8371f24b2ac6">  314</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_SYSOSC_RDY_POS              13 </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gaea5e21daabb2619e3788676ebfa4d9c9">  315</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_SYSOSC_RDY                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSOSC_RDY_POS)) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga06924048daaa042e95d2fee6bea5ff1e">  316</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSOSC_RDY_BUSY             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga59e68d336d68e924111fed5a42adf8f0">  317</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSOSC_RDY_BUSY             (MXC_V_GCR_CLK_CTRL_SYSOSC_RDY_BUSY &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSOSC_RDY_POS) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gaa136f7af756ef1dbc0f10552f8d10a94">  318</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_SYSOSC_RDY_READY            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga59a8bedce8f2827971b3ba39dfc5daaa">  319</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_SYSOSC_RDY_READY            (MXC_V_GCR_CLK_CTRL_SYSOSC_RDY_READY &lt;&lt; MXC_F_GCR_CLK_CTRL_SYSOSC_RDY_POS) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga0fe3da38531374bd96309b3bd36e3f99">  321</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_CCD_POS                     15 </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga2d7ffa998759a7513fd2328487d6a247">  322</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_CCD                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLK_CTRL_CCD_POS)) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga9c17562f9c50a62f41bfcfeb4f23525e">  323</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_CCD_NON_DIV                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga1c5d98fd601ed9080f6fec8b4d19f2ed">  324</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_CCD_NON_DIV                 (MXC_V_GCR_CLK_CTRL_CCD_NON_DIV &lt;&lt; MXC_F_GCR_CLK_CTRL_CCD_POS) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga7e78543f5653c4accd4568c2f01a9156">  325</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLK_CTRL_CCD_DIV                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga05992d84eec944a6190340223ef347fc">  326</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLK_CTRL_CCD_DIV                     (MXC_V_GCR_CLK_CTRL_CCD_DIV &lt;&lt; MXC_F_GCR_CLK_CTRL_CCD_POS) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga8ef85746d82e168a047ce7eb85c82298">  328</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_X32K_EN_POS                 17 </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga8ca9d876c2b68c4234e8829cbbcd5570">  329</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_X32K_EN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLK_CTRL_X32K_EN_POS)) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga08e833f9ffc0970c8c904f64892f2e49">  331</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_CRYPTO_EN_POS               18 </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga2f72b8b680fa348ed1754e1e1560f4ce">  332</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_CRYPTO_EN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLK_CTRL_CRYPTO_EN_POS)) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gae4badda4701c024d1ec69460bdd9fea5">  334</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_HIRC96_EN_POS               19 </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gaa58cd94770158869cb6bf19638a3a386">  335</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_HIRC96_EN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLK_CTRL_HIRC96_EN_POS)) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga33dc43fa901fde0e669ef039d5745609">  337</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_HIRC8_EN_POS                20 </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga10685b248d9a1c513250e7582d5078da">  338</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_HIRC8_EN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLK_CTRL_HIRC8_EN_POS)) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gae66ef369e2cc00922ddb1ef0043c5f59">  340</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_HIRC8_VS_POS                21 </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gab7e7d790fd769a636a2802c62ea29c7d">  341</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_HIRC8_VS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLK_CTRL_HIRC8_VS_POS)) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga1387089b93502b95e002a0189f5c8538">  343</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_X32K_RDY_POS                25 </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga8a30d3b0c107afa110d426146f10c44e">  344</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_X32K_RDY                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLK_CTRL_X32K_RDY_POS)) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga54289385f02e3cc5d66d893d63950c56">  346</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_CRYPTO_RDY_POS              26 </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gad3f4c03315e7d1a9f704c1746e1196e8">  347</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_CRYPTO_RDY                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLK_CTRL_CRYPTO_RDY_POS)) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga02cb174c8584f78a32ce3e51140f7b7b">  349</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_HIRC96_RDY_POS              27 </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gab100222b259b56e333a91d09cb092fbe">  350</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_HIRC96_RDY                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLK_CTRL_HIRC96_RDY_POS)) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga97c42c8fe7dc0e5a645da4b7e393eb9d">  352</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_HIRC8_RDY_POS               28 </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#gad7bfa94c790da646c146c8ecc8ba5927">  353</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_HIRC8_RDY                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLK_CTRL_HIRC8_RDY_POS)) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga2b2357608930c1d21ad0bae19a8ea5fd">  355</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_NANORING_RDY_POS            29 </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k___c_t_r_l.html#ga908f3630d28ffc94f0fec956066c946a">  356</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLK_CTRL_NANORING_RDY                ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLK_CTRL_NANORING_RDY_POS)) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga3d5ab77edcc72832e14c42f4f80248b3">  366</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_MODE_POS                         0 </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga51a15b660ea6015f375277ae9b91a78c">  367</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_MODE                             ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_PMR_MODE_POS)) </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga1c6a128d85f0c7e68380e07f3234494f">  368</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PMR_MODE_ACTIVE                      ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#gaba7246a92d1e897fac3db036f3e24d56">  369</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PMR_MODE_ACTIVE                      (MXC_V_GCR_PMR_MODE_ACTIVE &lt;&lt; MXC_F_GCR_PMR_MODE_POS) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga4aa7a874286ca19cf81df94a21a00af2">  370</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PMR_MODE_SHUTDOWN                    ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#gac0bab8b7a45d026a48b16b24eb1db9bc">  371</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PMR_MODE_SHUTDOWN                    (MXC_V_GCR_PMR_MODE_SHUTDOWN &lt;&lt; MXC_F_GCR_PMR_MODE_POS) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga78558209a3422e33b90b8d633e211c4d">  372</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PMR_MODE_BACKUP                      ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#gaafed33068e0c48cfe957fa62c0f96f1f">  373</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PMR_MODE_BACKUP                      (MXC_V_GCR_PMR_MODE_BACKUP &lt;&lt; MXC_F_GCR_PMR_MODE_POS) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#gaff62aba18791cde0ad49f8bf76e090ed">  375</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_GPIOWKEN_POS                     4 </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#gaf9727466a91c7dc8e6cf6ed9e53158f0">  376</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_GPIOWKEN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PMR_GPIOWKEN_POS)) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga477acb8d576855768965e6883ba22685">  378</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_RTCWKEN_POS                      5 </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga92eb731babac28facffb393d45af10a6">  379</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_RTCWKEN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PMR_RTCWKEN_POS)) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#gac505ac59decd83b5adf2c86ad4d182c3">  381</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_USBWKEN_POS                      6 </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga3ba66bce2834efc8573ab1e9a0463048">  382</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_USBWKEN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PMR_USBWKEN_POS)) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga221f881c38b33e1df0d124cb8e25eba7">  384</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_CRYPTOPD_POS                     15 </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga2028840b2185bf1764c95d7eea1b4e19">  385</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_CRYPTOPD                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PMR_CRYPTOPD_POS)) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga0a376263229106522e9423a3d97a67e3">  386</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PMR_CRYPTOPD_ACTIVE                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga46b6a0b886c6be4bf77665bfa2dfd94a">  387</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PMR_CRYPTOPD_ACTIVE                  (MXC_V_GCR_PMR_CRYPTOPD_ACTIVE &lt;&lt; MXC_F_GCR_PMR_CRYPTOPD_POS) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#gafae93474cd877f31053482bff07af138">  388</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PMR_CRYPTOPD_DEEPSLEEP               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga093bedc0c133a99b9e66d12308da6cc0">  389</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PMR_CRYPTOPD_DEEPSLEEP               (MXC_V_GCR_PMR_CRYPTOPD_DEEPSLEEP &lt;&lt; MXC_F_GCR_PMR_CRYPTOPD_POS) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga4847d938476d3a6c773c48edbc1e36f9">  391</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_HIRC96PD_POS                     16 </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga734175fd3ac204a0bc3204327c4bbc38">  392</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_HIRC96PD                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PMR_HIRC96PD_POS)) </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga59c4c9d1b261e8f0e36c1f7c4f20905d">  393</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PMR_HIRC96PD_ACTIVE                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#gab35a8cf1dbab6e895c441cae40af2b58">  394</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PMR_HIRC96PD_ACTIVE                  (MXC_V_GCR_PMR_HIRC96PD_ACTIVE &lt;&lt; MXC_F_GCR_PMR_HIRC96PD_POS) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga977c6fd2e95655fccf2bed5fb6e94c28">  395</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PMR_HIRC96PD_DEEPSLEEP               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#gaf0d7382889e314781fb43e0a6f18dce3">  396</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PMR_HIRC96PD_DEEPSLEEP               (MXC_V_GCR_PMR_HIRC96PD_DEEPSLEEP &lt;&lt; MXC_F_GCR_PMR_HIRC96PD_POS) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga93453befcf7eec677d53af6e228a4215">  398</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_HIRC8PD_POS                      17 </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#gaaa480aa61650cf509501f5ebcdd24aec">  399</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PMR_HIRC8PD                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PMR_HIRC8PD_POS)) </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga1bc5ff4c170aecfffafc7bd82bf61071">  400</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PMR_HIRC8PD_ACTIVE                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga238cc13fcc10df8d499a694fb396bb43">  401</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PMR_HIRC8PD_ACTIVE                   (MXC_V_GCR_PMR_HIRC8PD_ACTIVE &lt;&lt; MXC_F_GCR_PMR_HIRC8PD_POS) </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga4b51d038f6063487f955b03d90d7aa28">  402</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PMR_HIRC8PD_DEEPSLEEP                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m_r.html#ga49ed01a87abe9fdd2ea241ae1dca0fe0">  403</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PMR_HIRC8PD_DEEPSLEEP                (MXC_V_GCR_PMR_HIRC8PD_DEEPSLEEP &lt;&lt; MXC_F_GCR_PMR_HIRC8PD_POS) </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga845bcceca87ab249c053d8b8abe8d138">  413</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIV_SDHCFRQ_POS                 7 </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga7ee64ee7dd7a213a4f53fbc096990840">  414</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIV_SDHCFRQ                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIV_SDHCFRQ_POS)) </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga3ac81100bad2ca9b9ea8d1a43e212a33">  415</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_SDHCFRQ_60M                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gafec66f0c57b5accad2d0b8d2987b324e">  416</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_SDHCFRQ_60M                 (MXC_V_GCR_PCLK_DIV_SDHCFRQ_60M &lt;&lt; MXC_F_GCR_PCLK_DIV_SDHCFRQ_POS) </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga1df3312823c12f0168756a4df297e57b">  417</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_SDHCFRQ_50M                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga2ab444449ea46b421305c35d35209aea">  418</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_SDHCFRQ_50M                 (MXC_V_GCR_PCLK_DIV_SDHCFRQ_50M &lt;&lt; MXC_F_GCR_PCLK_DIV_SDHCFRQ_POS) </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga0871fb88ca3c77ffe6a1562dd8d0fe9b">  420</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIV_ADCFRQ_POS                  10 </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gaaa6b00c085e2b6d16b74054bbcf91b76">  421</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIV_ADCFRQ                      ((uint32_t)(0xFUL &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS)) </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga97eaa556df8a2c438bbca77cfbda2843">  422</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV2                 ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga4641cc87d8041e2467acbc9ff7999b7b">  423</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV2                 (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV2 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gac9d37dd71740c47d730e67f3fd278324">  424</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV3                 ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gaf89a437a4e9cbfb44753364602d02fa9">  425</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV3                 (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV3 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gacb43ef73237ab81245c364643bb57a5a">  426</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV4                 ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gad02b9858ebbfd49c31f2ae09af633061">  427</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV4                 (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV4 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga10047224b8bac4b7045312601ede7ff6">  428</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV5                 ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga371b31de26170a5f4de0dd85fd7648a0">  429</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV5                 (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV5 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga1e8053de784669272e2cbe4f356a4a9c">  430</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV6                 ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gac6c9404158fab04d8ad20f4bd3a3ac6d">  431</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV6                 (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV6 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga760417393c33a0e514de2954de89455b">  432</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV7                 ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga91ca0fd2493c2ad7cda55131104e6989">  433</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV7                 (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV7 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga0aff4e2b0d7c65510f8ce9048668241d">  434</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV8                 ((uint32_t)0x8UL) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gaae26fbc7216d074c5eba1eba49e4e2ad">  435</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV8                 (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV8 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gab0bfc7f8dbd53279cf224bbd1e71adb3">  436</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV9                 ((uint32_t)0x9UL) </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gaa11459b0a2c197b4203f6e5e030043c1">  437</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV9                 (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV9 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga8954b5dc639c988e8b97b6cea2bcbf05">  438</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV10                ((uint32_t)0xAUL) </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga822fcdea35fa5f0b8ab064b028953614">  439</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV10                (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV10 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gad883d32380beb9270a7e48ed98ae22c8">  440</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV11                ((uint32_t)0xBUL) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gac61d89ecb20e08766bfc34655d59d2b3">  441</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV11                (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV11 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga7315c8feb3eaeb3b5215e5f9b07e5565">  442</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV12                ((uint32_t)0xCUL) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gaa1606c800ef5a3802237843559365a76">  443</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV12                (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV12 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gad282349502441ba70594251c5d783632">  444</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV13                ((uint32_t)0xDUL) </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga8f334aca535d5c9eeff8730ab122023b">  445</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV13                (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV13 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gade19bf533336df7edaa88d55ad0c80f5">  446</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV14                ((uint32_t)0xEUL) </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga7a997d4e1778261838f8ea332a7816f8">  447</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV14                (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV14 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga661f7b385b26772d53ad48146004b2a4">  448</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV15                ((uint32_t)0xFUL) </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga137132bab27396f3c38762c76ac0bbb9">  449</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_ADCFRQ_DIV15                (MXC_V_GCR_PCLK_DIV_ADCFRQ_DIV15 &lt;&lt; MXC_F_GCR_PCLK_DIV_ADCFRQ_POS) </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga0ef351ad1e985eecbd0b7536de3b66af">  451</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIV_AONDIV_POS                  14 </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gac407bc44e0a19daf04b1e9b5552bd7a1">  452</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIV_AONDIV                      ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_PCLK_DIV_AONDIV_POS)) </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gad7f0fa138bf34f698f3b200c25537e0b">  453</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_AONDIV_DIV4                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga62a225b340467b3ec880acbbc9e8147f">  454</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_AONDIV_DIV4                 (MXC_V_GCR_PCLK_DIV_AONDIV_DIV4 &lt;&lt; MXC_F_GCR_PCLK_DIV_AONDIV_POS) </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga55546cd26867693dd22aade4d1849866">  455</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_AONDIV_DIV8                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga2e102694c08e7bc7010cb9edc4bbea1b">  456</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_AONDIV_DIV8                 (MXC_V_GCR_PCLK_DIV_AONDIV_DIV8 &lt;&lt; MXC_F_GCR_PCLK_DIV_AONDIV_POS) </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#ga231b918ecee16e9780a5eec0d0658321">  457</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_AONDIV_DIV16                ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gae60239990db7a4a6c4733c3a3f257494">  458</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_AONDIV_DIV16                (MXC_V_GCR_PCLK_DIV_AONDIV_DIV16 &lt;&lt; MXC_F_GCR_PCLK_DIV_AONDIV_POS) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gaef924a433ad9b264acc8c6d4dfe5ca59">  459</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIV_AONDIV_DIV32                ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_v.html#gaa5a1013956c8afa954fd60c647a09065">  460</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIV_AONDIV_DIV32                (MXC_V_GCR_PCLK_DIV_AONDIV_DIV32 &lt;&lt; MXC_F_GCR_PCLK_DIV_AONDIV_POS) </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga0d6034120bdbd983f1d5f09e4f97b569">  470</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_GPIO0_POS                  0 </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga08ff5dbbb39db2bd6f26587db27aa5a4">  471</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_GPIO0                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_GPIO0_POS)) </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga0ad4c756087dfad6878be54c08bdbed7">  472</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_GPIO0_EN                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga81e8f1f282e2482d2f47acf6dc9693bb">  473</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_GPIO0_EN                   (MXC_V_GCR_PCLK_DIS0_GPIO0_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_GPIO0_POS) </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga854471d1b63642c4de3889ddd5aa6662">  474</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_GPIO0_DIS                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga14961166f538e1aded37a2a88498a2d3">  475</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_GPIO0_DIS                  (MXC_V_GCR_PCLK_DIS0_GPIO0_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_GPIO0_POS) </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga34c47f8661d26b107ee30dfcd630250c">  477</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_GPIO1_POS                  1 </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga1e00ac7d4f64b1584f55c6b3dc148125">  478</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_GPIO1                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_GPIO1_POS)) </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gac833794d5ada317fd52667ca7602f619">  479</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_GPIO1_EN                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga966687339f62301d14505b0530d3ed39">  480</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_GPIO1_EN                   (MXC_V_GCR_PCLK_DIS0_GPIO1_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_GPIO1_POS) </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gab51ed15ec32609443eb0be57115c2635">  481</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_GPIO1_DIS                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga4a4688e3c11db5a0aabcbff6e3319a9f">  482</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_GPIO1_DIS                  (MXC_V_GCR_PCLK_DIS0_GPIO1_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_GPIO1_POS) </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga480966c3172902f9d34f30ceed48d408">  484</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_GPIO2_POS                  2 </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga64c163e9a99d8246072046569845d4d8">  485</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_GPIO2                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_GPIO2_POS)) </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gad049b518b1815ceb23ef3d036c07a27b">  486</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_GPIO2_EN                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga752f5750bfc4a02b4eaeee5562610b73">  487</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_GPIO2_EN                   (MXC_V_GCR_PCLK_DIS0_GPIO2_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_GPIO2_POS) </span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga3b9fea2baa081252e058cdb1229b734b">  488</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_GPIO2_DIS                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaf6cd801d584a72f92bfc557cb19324d6">  489</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_GPIO2_DIS                  (MXC_V_GCR_PCLK_DIS0_GPIO2_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_GPIO2_POS) </span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gac611c8d1a9099f4626a3526fec94a4f4">  491</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_USB_POS                    3 </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gac3ccbad436b9e82924cc7c2d437703b1">  492</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_USB                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_USB_POS)) </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gacb380f79659ca1ff3cd468e14891927e">  493</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_USB_EN                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga95913f16058ce747b7bb3e13769cb0e3">  494</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_USB_EN                     (MXC_V_GCR_PCLK_DIS0_USB_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_USB_POS) </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga17a33cd5bbeff5c091d0d7c43f5979f3">  495</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_USB_DIS                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga54e82b699614e1b6b2b1132bc98c9464">  496</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_USB_DIS                    (MXC_V_GCR_PCLK_DIS0_USB_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_USB_POS) </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gafb347ff46d9e3139e08ea6b04375e6d4">  498</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TFT_POS                    4 </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gac489037724df8c7756c60a77ab645560">  499</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TFT                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_TFT_POS)) </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga14be8c8c1d7de119c3653674f65564fa">  500</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TFT_EN                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaf094052bfddb2e2eac975b1cdee089f6">  501</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TFT_EN                     (MXC_V_GCR_PCLK_DIS0_TFT_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_TFT_POS) </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga882d9e1f961fba6aadd9be85dbe6a428">  502</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TFT_DIS                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga87189241eded99afadf943da71c8a2b6">  503</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TFT_DIS                    (MXC_V_GCR_PCLK_DIS0_TFT_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_TFT_POS) </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gadea261b6a80172d044b4309040a1ee27">  505</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_DMA_POS                    5 </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga737e89c7d7c79b7fe8cc1aa3f9e0dd94">  506</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_DMA                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_DMA_POS)) </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga6cac0333c9015fd3ff1288b135a802ef">  507</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_DMA_EN                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gae7d95ff6f0073f99679683937d93dd97">  508</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_DMA_EN                     (MXC_V_GCR_PCLK_DIS0_DMA_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_DMA_POS) </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga71d589e8fdc6b00caf3cc1bdd4677b30">  509</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_DMA_DIS                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga648633529c289f8f68bf04748d00db3a">  510</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_DMA_DIS                    (MXC_V_GCR_PCLK_DIS0_DMA_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_DMA_POS) </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga1c3fc2896a6a94b69b88630789e450d2">  512</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_SPI0_POS                   6 </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga32a6ea0bccdf3b7fb7cc3a8edf6ed420">  513</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_SPI0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPI0_POS)) </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gae353918d5f656a5d0b5d14fc566cd852">  514</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_SPI0_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga6b0fae17c20cccaf7e94d4b81acc445b">  515</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_SPI0_EN                    (MXC_V_GCR_PCLK_DIS0_SPI0_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPI0_POS) </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga56c7594f0c3c44c690cb4831ed081d30">  516</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_SPI0_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga891fc15afa064f151206dbfe8d94843a">  517</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_SPI0_DIS                   (MXC_V_GCR_PCLK_DIS0_SPI0_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPI0_POS) </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaa78c339d938f215deddc80c8be8384ea">  519</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_SPI1_POS                   7 </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga2c6d414744febf400952826f29668a69">  520</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_SPI1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPI1_POS)) </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gacb01ed1633afed5712b53e61c7cde3e0">  521</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_SPI1_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga53c4ca85295461805a6f49557c375da5">  522</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_SPI1_EN                    (MXC_V_GCR_PCLK_DIS0_SPI1_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPI1_POS) </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga65cb7f03bef2d73d1180551dc3da506c">  523</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_SPI1_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gab2863c3313ac589e06f7c65a02ff0e03">  524</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_SPI1_DIS                   (MXC_V_GCR_PCLK_DIS0_SPI1_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPI1_POS) </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga59ab6b845698c090f16372899467e125">  526</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_SPI2_POS                   8 </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaf15c36ab20583de501bf8f970fccb7a6">  527</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_SPI2                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPI2_POS)) </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gabc11b34aa5cb92223f20ba32d293d598">  528</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_SPI2_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gac3e91fa01315c33ce85748cf0bc21fbd">  529</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_SPI2_EN                    (MXC_V_GCR_PCLK_DIS0_SPI2_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPI2_POS) </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga1e1565ea78b02ec8d07ed4449194c11f">  530</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_SPI2_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga909dfac4c418f02adf463d14e5f6cece">  531</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_SPI2_DIS                   (MXC_V_GCR_PCLK_DIS0_SPI2_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPI2_POS) </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gab26742b396b82e573bce16d57fc27508">  533</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_UART0_POS                  9 </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga50a88db21d0844f94240ea5b58d4f20a">  534</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_UART0                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_UART0_POS)) </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gad23d7377f1c0763bdbbc263434a77fb9">  535</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_UART0_EN                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga1674b4a471f0becf0058633822279392">  536</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_UART0_EN                   (MXC_V_GCR_PCLK_DIS0_UART0_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_UART0_POS) </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga580118a63cbcbe17700d4f66f83a77af">  537</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_UART0_DIS                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gae71c9b1d1c9cc8716c6078c21273e329">  538</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_UART0_DIS                  (MXC_V_GCR_PCLK_DIS0_UART0_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_UART0_POS) </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gacb2ea27848ee68bf7e3a8c4b6725b5a3">  540</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_UART1_POS                  10 </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gadd11064f523ed4d92ac33ace37dcab5f">  541</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_UART1                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_UART1_POS)) </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaba179f4d472953afeb0b5963ea580f50">  542</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_UART1_EN                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga6796e8682de3257ff761ed9c346909af">  543</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_UART1_EN                   (MXC_V_GCR_PCLK_DIS0_UART1_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_UART1_POS) </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga8dc2c11da23ef8d9ae960b0393009471">  544</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_UART1_DIS                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaff46b6999cd3a10e25243f9959441202">  545</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_UART1_DIS                  (MXC_V_GCR_PCLK_DIS0_UART1_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_UART1_POS) </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga759d77eb1fa3b99d9e6cd1f5c8f2ef09">  547</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_I2C0_POS                   13 </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga3e38001afe332c2769376228254b6a08">  548</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_I2C0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_I2C0_POS)) </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaf3dc96cc432af23d3a29a0ed88c34a94">  549</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_I2C0_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gadad814fba5f63802141051e6bfd9e0d8">  550</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_I2C0_EN                    (MXC_V_GCR_PCLK_DIS0_I2C0_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_I2C0_POS) </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga1f83e50bb7871c3c7271d2fcadee97ce">  551</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_I2C0_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gac0ef4ef42bd790bc42f960c9093e75ba">  552</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_I2C0_DIS                   (MXC_V_GCR_PCLK_DIS0_I2C0_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_I2C0_POS) </span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gafdfb2de4b7e41cc1596e95e7717b3f84">  554</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TPU_POS                    14 </span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaac1d09c11a0b2e2ab3e8d5c80cac4132">  555</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TPU                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_TPU_POS)) </span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaa17f9aa3370cc5bdc2b03ea29d5b6e7a">  556</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TPU_EN                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gab1fb15bf3e824de04c7890d12b2238cb">  557</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TPU_EN                     (MXC_V_GCR_PCLK_DIS0_TPU_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_TPU_POS) </span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga8cd76f857b11de53b96a1fdea31a4cd7">  558</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TPU_DIS                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga12d61cc12595aa407bd1054269389f4b">  559</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TPU_DIS                    (MXC_V_GCR_PCLK_DIS0_TPU_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_TPU_POS) </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga924629848c76fabdb9d182a6400f3d2e">  561</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TIMER0_POS                 15 </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaefdd08bcbfdfa0378e809614c80d281f">  562</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TIMER0                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER0_POS)) </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga006be4dd32d8f9ecde26aaedf55db451">  563</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TIMER0_EN                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gab94f9fe42a454a8bd847cc257bb4dbf1">  564</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TIMER0_EN                  (MXC_V_GCR_PCLK_DIS0_TIMER0_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER0_POS) </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gad9c1f90ff8d38807e0e0dea84574d7fa">  565</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TIMER0_DIS                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga8673a2862d9ccc00e181bf0f995ff475">  566</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TIMER0_DIS                 (MXC_V_GCR_PCLK_DIS0_TIMER0_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER0_POS) </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga76775ee6397680e58b67b737f39d11e0">  568</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TIMER1_POS                 16 </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga5dc3f98425a59900beb89800c971bf55">  569</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TIMER1                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER1_POS)) </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gacdedb0d349dc5a83d6ccb04547ec9847">  570</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TIMER1_EN                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga42847cdd5d94d058a25d101b87185297">  571</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TIMER1_EN                  (MXC_V_GCR_PCLK_DIS0_TIMER1_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER1_POS) </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gacf30d8067c9f48e1d881b75167582a05">  572</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TIMER1_DIS                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga66a99b1c92d48d2c92ccee317e5d0a65">  573</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TIMER1_DIS                 (MXC_V_GCR_PCLK_DIS0_TIMER1_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER1_POS) </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga4601a86087444318c4dff02ea72c6464">  575</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TIMER2_POS                 17 </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga5c3c0ea177b6023fd58025b489e0970e">  576</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TIMER2                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER2_POS)) </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga6135d00da3298b6b959c4f1ad14f8788">  577</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TIMER2_EN                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga9c2b52f964b932fafe162567dd8cde4e">  578</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TIMER2_EN                  (MXC_V_GCR_PCLK_DIS0_TIMER2_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER2_POS) </span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gadd43eb764e0b9a34baf0bcf3f3b92b3d">  579</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TIMER2_DIS                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga06d4bed3b2183bfde05c37ff547f0a87">  580</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TIMER2_DIS                 (MXC_V_GCR_PCLK_DIS0_TIMER2_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER2_POS) </span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga5f0eab9459dc07f4a802caa634646f42">  582</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TIMER3_POS                 18 </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga89abd1a4cd3cc78b4885f1384c4f1df4">  583</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TIMER3                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER3_POS)) </span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga36b7e6349de95885bf2fea7f28715d58">  584</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TIMER3_EN                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga1bf9327f4acfff07a5972975ee865008">  585</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TIMER3_EN                  (MXC_V_GCR_PCLK_DIS0_TIMER3_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER3_POS) </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga3bb2ef92f50638f571c1248628e4ab2f">  586</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TIMER3_DIS                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga96c0a0b4c3c21f2bbc36192dab56e0be">  587</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TIMER3_DIS                 (MXC_V_GCR_PCLK_DIS0_TIMER3_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER3_POS) </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gac76afefc2f8c75a393fd1ca0b2aaadf5">  589</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TIMER4_POS                 19 </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga96ded7f15db4db6cf7d7c0f2b8898de3">  590</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TIMER4                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER4_POS)) </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gac7eac34db66bbd5c7ca94e29750d27b3">  591</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TIMER4_EN                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga462d3251d6f2193926bf9c9f775a760b">  592</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TIMER4_EN                  (MXC_V_GCR_PCLK_DIS0_TIMER4_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER4_POS) </span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga1e12d31818297f314267fec3e39de24b">  593</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TIMER4_DIS                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga714ef3b62b33ac070145a48ed4e5c492">  594</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TIMER4_DIS                 (MXC_V_GCR_PCLK_DIS0_TIMER4_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER4_POS) </span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga646b5efa465ec3268eafc747b6ece5c4">  596</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TIMER5_POS                 20 </span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga812ff6f044e45cd4f5e9a6a7986ec601">  597</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_TIMER5                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER5_POS)) </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga5f82e7cf0daec081eda92e10df46b839">  598</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TIMER5_EN                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gad07986605cb748afc040928ac3fa3e58">  599</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TIMER5_EN                  (MXC_V_GCR_PCLK_DIS0_TIMER5_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER5_POS) </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga15782dbf62c8f63e11a9385ae17ec834">  600</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_TIMER5_DIS                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga23917863cacf30235b269cda5dce1e61">  601</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_TIMER5_DIS                 (MXC_V_GCR_PCLK_DIS0_TIMER5_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_TIMER5_POS) </span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaf7dcc66c7c5c8e8ebb42ef250db1b839">  603</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_ADC_POS                    23 </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga0224109eb8571d64b35f98baa72e91b8">  604</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_ADC                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_ADC_POS)) </span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga63ecaaf5ccc03f19b437c46f5214c730">  605</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_ADC_EN                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga5d9a838e2769b82db66580e098f1c3b3">  606</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_ADC_EN                     (MXC_V_GCR_PCLK_DIS0_ADC_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_ADC_POS) </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga6254002e8f5ef1ce4df5d34d9abd9161">  607</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_ADC_DIS                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga5e811058315667d1fa24e850bd90bbbf">  608</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_ADC_DIS                    (MXC_V_GCR_PCLK_DIS0_ADC_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_ADC_POS) </span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga3b4fd9c1d1b84044bb0983a16945aa13">  610</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_I2C1_POS                   28 </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gac6734974f49fa93b8b3b9e916a6e5930">  611</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_I2C1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_I2C1_POS)) </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga1e2fc4a63eb1080f9309168f44cf344f">  612</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_I2C1_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga5b2f7da0567b1fcab2cb865ca96471e2">  613</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_I2C1_EN                    (MXC_V_GCR_PCLK_DIS0_I2C1_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_I2C1_POS) </span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga5f5e6b7a5d75bf7b8277c5abed3e6f42">  614</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_I2C1_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga00dc756bcc09078d10d5e81ea099e71e">  615</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_I2C1_DIS                   (MXC_V_GCR_PCLK_DIS0_I2C1_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_I2C1_POS) </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaa1d72d1ef95a61d31cd3954d05c0fa7a">  617</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_PT_POS                     29 </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga8612eb4c2989537e4c61b7bc8f0cd487">  618</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_PT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_PT_POS)) </span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaff75b4a443837f05b93c378b3bdeb390">  619</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_PT_EN                      ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga6867055a669297c92ef58436bd38b08d">  620</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_PT_EN                      (MXC_V_GCR_PCLK_DIS0_PT_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_PT_POS) </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gae8370682400c953fe5024af413247f05">  621</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_PT_DIS                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gabbee6ee1d299f103bdc663ac1fd546f4">  622</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_PT_DIS                     (MXC_V_GCR_PCLK_DIS0_PT_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_PT_POS) </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga2e21999056ce6cfbb8070897cf6ebfd3">  624</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_SPIXIPF_POS                30 </span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga96760fb194bccf6c8d34f44da790eb92">  625</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_SPIXIPF                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPIXIPF_POS)) </span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga1ec7eecec759f0417c7a11ff0df8a000">  626</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_SPIXIPF_EN                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga6bb535ef0cb676a08b5f37b5a4eca060">  627</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_SPIXIPF_EN                 (MXC_V_GCR_PCLK_DIS0_SPIXIPF_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPIXIPF_POS) </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga7fbb7270a3b99f6a1f72f0a2b6e07da1">  628</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_SPIXIPF_DIS                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gafeef68e4381c6a99b78008d893a39aec">  629</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_SPIXIPF_DIS                (MXC_V_GCR_PCLK_DIS0_SPIXIPF_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPIXIPF_POS) </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gafa2f437e8dff016ec392ee52ba8a4a88">  631</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_SPIXIPM_POS                31 </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga89ab05183eb354eab3fda4ea2201995c">  632</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS0_SPIXIPM                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPIXIPM_POS)) </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gaf21648e82bba259b4d3abdd4d89dcaad">  633</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_SPIXIPM_EN                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga5bf2c5d8005ed7a92b0401df677dfc69">  634</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_SPIXIPM_EN                 (MXC_V_GCR_PCLK_DIS0_SPIXIPM_EN &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPIXIPM_POS) </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#gafb13b8d0eb8c65fdbbf2911e5cb43e1c">  635</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS0_SPIXIPM_DIS                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s0.html#ga159d1eadb3b48e0ad497a923800d62ca">  636</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS0_SPIXIPM_DIS                (MXC_V_GCR_PCLK_DIS0_SPIXIPM_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS0_SPIXIPM_POS) </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga439c813068c0e822bccfdae608dc8573">  646</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_FWS_POS                      0 </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga394edc461445b9052cffe65b4754aafd">  647</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_FWS                          ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_MEM_CLK_FWS_POS)) </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gae60cf1e27a748fa541ac6cb880491e2d">  649</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM0LS_POS                16 </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gad4048f783104625b871f39131bb5cb64">  650</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM0LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM0LS_POS)) </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga5b7227a2fe1f60433cdf8e9a4245ffe4">  651</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM0LS_ACTIVE             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga7703fffa74823c0eff9e141068c65237">  652</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM0LS_ACTIVE             (MXC_V_GCR_MEM_CLK_SYSRAM0LS_ACTIVE &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM0LS_POS) </span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga410403938b5110a25866535c92fff9b0">  653</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM0LS_LIGHT_SLEEP        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gaa89b1f70583570bbf4be6f18c7d9a3b1">  654</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM0LS_LIGHT_SLEEP        (MXC_V_GCR_MEM_CLK_SYSRAM0LS_LIGHT_SLEEP &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM0LS_POS) </span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gae8fa649f6e9cfd3721646ed5a6c9feb9">  656</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM1LS_POS                17 </span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga9f477bca78bd5791dac820b1deb2d8d6">  657</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM1LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM1LS_POS)) </span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga60e0df283d1c0d569abaa50a7bc96a4e">  658</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM1LS_ACTIVE             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga04aecf65391c966e6dadd98733afd462">  659</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM1LS_ACTIVE             (MXC_V_GCR_MEM_CLK_SYSRAM1LS_ACTIVE &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM1LS_POS) </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gad3412da5559108340ff503e1da32b56b">  660</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM1LS_LIGHT_SLEEP        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gad67819c31fe64b27c8f4cc0962fa24c8">  661</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM1LS_LIGHT_SLEEP        (MXC_V_GCR_MEM_CLK_SYSRAM1LS_LIGHT_SLEEP &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM1LS_POS) </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga84171af4b59da353da0875ec018796c5">  663</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM2LS_POS                18 </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga59ff39843b37febbdea716f6ea6a9ea5">  664</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM2LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM2LS_POS)) </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gaad2aff0b347c51e5acf22cb865d387be">  665</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM2LS_ACTIVE             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gaf82acc1f682b7a0373e26dd61a97ad2b">  666</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM2LS_ACTIVE             (MXC_V_GCR_MEM_CLK_SYSRAM2LS_ACTIVE &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM2LS_POS) </span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga6c854f039d26014f54ca5fb15217d3ea">  667</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM2LS_LIGHT_SLEEP        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gacc04ad69594070058f1365130ae6005d">  668</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM2LS_LIGHT_SLEEP        (MXC_V_GCR_MEM_CLK_SYSRAM2LS_LIGHT_SLEEP &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM2LS_POS) </span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga2718cb9b0f279ce233490a7c59b53cb3">  670</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM3LS_POS                19 </span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gabe01779643649aa4f156424e3956a7a3">  671</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM3LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM3LS_POS)) </span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gaf628766d927935651696f1bb1e45e03b">  672</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM3LS_ACTIVE             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga2054d5f63b6b376e238dbad8ccf50650">  673</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM3LS_ACTIVE             (MXC_V_GCR_MEM_CLK_SYSRAM3LS_ACTIVE &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM3LS_POS) </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga087658154f7c209cc1850994e81e0f60">  674</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM3LS_LIGHT_SLEEP        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gac34c61ba7dd09ab0c20da1e8b6cec60d">  675</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM3LS_LIGHT_SLEEP        (MXC_V_GCR_MEM_CLK_SYSRAM3LS_LIGHT_SLEEP &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM3LS_POS) </span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gac7dd8bb843275e75c03ce025d59a0d31">  677</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM4LS_POS                20 </span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga049c7355dbdcd0ea3001c0b74f12fd21">  678</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM4LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM4LS_POS)) </span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga92135299a2b050da54975f20ca921b07">  679</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM4LS_ACTIVE             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga2e82c4e488c9d3213cf60ccd8c38bed6">  680</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM4LS_ACTIVE             (MXC_V_GCR_MEM_CLK_SYSRAM4LS_ACTIVE &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM4LS_POS) </span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gafbc00fa6d170423aa013c55ad702550d">  681</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM4LS_LIGHT_SLEEP        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga808823d9954d9378854e5c8276c48b07">  682</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM4LS_LIGHT_SLEEP        (MXC_V_GCR_MEM_CLK_SYSRAM4LS_LIGHT_SLEEP &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM4LS_POS) </span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga907f96361fdf8940c1065625810a8911">  684</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM5LS_POS                21 </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gaaf4e5fc5724167ffcf8ff7b5447ca68b">  685</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM5LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM5LS_POS)) </span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gace4a1be5c0efc17cfcdb41fd3e833fe7">  686</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM5LS_ACTIVE             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga9a63e7c9465ffd581fb66c57e147d98d">  687</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM5LS_ACTIVE             (MXC_V_GCR_MEM_CLK_SYSRAM5LS_ACTIVE &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM5LS_POS) </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga73fc37fda184dc052b0ba14a299ff258">  688</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM5LS_LIGHT_SLEEP        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gabbfecb944bd675937a7ee6ee06fb3128">  689</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM5LS_LIGHT_SLEEP        (MXC_V_GCR_MEM_CLK_SYSRAM5LS_LIGHT_SLEEP &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM5LS_POS) </span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga446fa34e540516872747765f0559a62a">  691</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM6LS_POS                22 </span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gacf171a70de2da24de3873ae8abd92ac2">  692</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SYSRAM6LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM6LS_POS)) </span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gab1586ca4bdb8126bbf102d7a22f39e9c">  693</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM6LS_ACTIVE             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gabfac55ec07b92a825393c4d3f60a9fdb">  694</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM6LS_ACTIVE             (MXC_V_GCR_MEM_CLK_SYSRAM6LS_ACTIVE &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM6LS_POS) </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga228ecfcc52e9f559a8e5d94bf5def404">  695</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SYSRAM6LS_LIGHT_SLEEP        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga5f369a25ca5f77968acf24ac5be96d20">  696</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SYSRAM6LS_LIGHT_SLEEP        (MXC_V_GCR_MEM_CLK_SYSRAM6LS_LIGHT_SLEEP &lt;&lt; MXC_F_GCR_MEM_CLK_SYSRAM6LS_POS) </span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga94a8301afacbfc651fa950026826e600">  698</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_ICACHELS_POS                 24 </span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga69f7e4eab7da3775bbaab8504b9bb39f">  699</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_ICACHELS                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_CLK_ICACHELS_POS)) </span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gaa322773a068d0663ad1136b1402fed65">  700</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_ICACHELS_ACTIVE              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga0f234bc04b44f64539ffba91476a635d">  701</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_ICACHELS_ACTIVE              (MXC_V_GCR_MEM_CLK_ICACHELS_ACTIVE &lt;&lt; MXC_F_GCR_MEM_CLK_ICACHELS_POS) </span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gad8aee2e67efe8bf98efbbfd59846808d">  702</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_ICACHELS_LIGHT_SLEEP         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga69f06bd6dc33e6cc613796a977976aa5">  703</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_ICACHELS_LIGHT_SLEEP         (MXC_V_GCR_MEM_CLK_ICACHELS_LIGHT_SLEEP &lt;&lt; MXC_F_GCR_MEM_CLK_ICACHELS_POS) </span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga7a7d7768a6f56f1c6af085d04337f389">  705</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_ICACHEXIPLS_POS              25 </span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga387296e4d39c6ecb52cb68fddb481afe">  706</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_ICACHEXIPLS                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_CLK_ICACHEXIPLS_POS)) </span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gaeaf635997afb8ddd85d5f4461fa843a9">  707</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_ICACHEXIPLS_ACTIVE           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga00dcf73f7b6050a4a50f35ab94495d38">  708</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_ICACHEXIPLS_ACTIVE           (MXC_V_GCR_MEM_CLK_ICACHEXIPLS_ACTIVE &lt;&lt; MXC_F_GCR_MEM_CLK_ICACHEXIPLS_POS) </span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga67e65b509d07921c6bc325ab4d82fdc0">  709</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_ICACHEXIPLS_LIGHT_SLEEP      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga9b203152008a167a938089ab538778bd">  710</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_ICACHEXIPLS_LIGHT_SLEEP      (MXC_V_GCR_MEM_CLK_ICACHEXIPLS_LIGHT_SLEEP &lt;&lt; MXC_F_GCR_MEM_CLK_ICACHEXIPLS_POS) </span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga9f78d100f6851f1b8722174938898f55">  712</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SCACHELS_POS                 26 </span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gaffd8bcd4fa68ffd669915128d29bb2ac">  713</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_SCACHELS                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_CLK_SCACHELS_POS)) </span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga4638d242df0577082042571434fbe583">  714</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SCACHELS_ACTIVE              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga7bcc99cce8d91e255e9b95a4d0e79157">  715</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SCACHELS_ACTIVE              (MXC_V_GCR_MEM_CLK_SCACHELS_ACTIVE &lt;&lt; MXC_F_GCR_MEM_CLK_SCACHELS_POS) </span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga9122ebe13fb8427ccc203c4c8a8eda04">  716</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_SCACHELS_LIGHT_SLEEP         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga8270c3acc01d712cfe2e28b2f5fc04ca">  717</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_SCACHELS_LIGHT_SLEEP         (MXC_V_GCR_MEM_CLK_SCACHELS_LIGHT_SLEEP &lt;&lt; MXC_F_GCR_MEM_CLK_SCACHELS_POS) </span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga191bda13eefce1954d26a51ef279dcd6">  719</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_CRYPTOLS_POS                 27 </span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga86aca80e3aadf798ebb6d239816001e7">  720</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_CRYPTOLS                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_CLK_CRYPTOLS_POS)) </span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga08a6b722cb0340ced10d3d4219e3a99f">  721</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_CRYPTOLS_ACTIVE              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga4f3511da61fe32f8add243ca4008a029">  722</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_CRYPTOLS_ACTIVE              (MXC_V_GCR_MEM_CLK_CRYPTOLS_ACTIVE &lt;&lt; MXC_F_GCR_MEM_CLK_CRYPTOLS_POS) </span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga305551578c1bc7ad3b973d577c7a38c9">  723</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_CRYPTOLS_LIGHT_SLEEP         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gaf2ebb696e453635273a30c2d1be6bb3c">  724</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_CRYPTOLS_LIGHT_SLEEP         (MXC_V_GCR_MEM_CLK_CRYPTOLS_LIGHT_SLEEP &lt;&lt; MXC_F_GCR_MEM_CLK_CRYPTOLS_POS) </span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gaaeca182ecefc331631161e1d1a64b8b4">  726</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_USBLS_POS                    28 </span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga3973cff37c6f812c1ec2e570ed8e5a66">  727</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_USBLS                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_CLK_USBLS_POS)) </span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga4cd2a402b592096a823101e0b08eda7e">  728</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_USBLS_ACTIVE                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga2d2f1d455afff74e8392ab955fc45589">  729</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_USBLS_ACTIVE                 (MXC_V_GCR_MEM_CLK_USBLS_ACTIVE &lt;&lt; MXC_F_GCR_MEM_CLK_USBLS_POS) </span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga1a97b889c044c5108a5a68d5de5929c7">  730</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_USBLS_LIGHT_SLEEP            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga1e3fae58636ce8821a9da9d3a089a682">  731</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_USBLS_LIGHT_SLEEP            (MXC_V_GCR_MEM_CLK_USBLS_LIGHT_SLEEP &lt;&lt; MXC_F_GCR_MEM_CLK_USBLS_POS) </span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga438737dbde516cc99a6ba0500c55f81a">  733</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_ROMLS_POS                    29 </span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gab0f143354a96da72701db8483164b11d">  734</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_CLK_ROMLS                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_CLK_ROMLS_POS)) </span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga6d9e8c4adac9a38a245c24ceebcc8f91">  735</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_ROMLS_ACTIVE                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga361f87d81546e7a815709057a4adb2dc">  736</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_ROMLS_ACTIVE                 (MXC_V_GCR_MEM_CLK_ROMLS_ACTIVE &lt;&lt; MXC_F_GCR_MEM_CLK_ROMLS_POS) </span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#ga62ac4093b672e6edee3472fdf25a554c">  737</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_CLK_ROMLS_LIGHT_SLEEP            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___c_l_k.html#gadc0e49b28440c7601ec1cf5b18caf4db">  738</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_CLK_ROMLS_LIGHT_SLEEP            (MXC_V_GCR_MEM_CLK_ROMLS_LIGHT_SLEEP &lt;&lt; MXC_F_GCR_MEM_CLK_ROMLS_POS) </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga6562df78a8ac223be3646eeb9e098260">  748</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM0Z_POS                  0 </span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gaaaf3e9162e67f0c957eac9d92bedf4a8">  749</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM0Z                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM0Z_POS)) </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga844bf838995a72bab95c775d5e76957a">  750</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM0Z_NOP                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gae36199602bf6de22d3fbcde82328e02c">  751</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM0Z_NOP                  (MXC_V_GCR_MEM_ZERO_SRAM0Z_NOP &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM0Z_POS) </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga7857a0de1f10424f161753792352053c">  752</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM0Z_START                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga0e13c1cebc1bc26190ec862bfa0ac248">  753</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM0Z_START                (MXC_V_GCR_MEM_ZERO_SRAM0Z_START &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM0Z_POS) </span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga957a6fa6411d0d8f10eda33bff2d3962">  755</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM1Z_POS                  1 </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gacce2cf8819f622d92ee5337c93bff4d2">  756</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM1Z                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM1Z_POS)) </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga9d3b4070ac60e477f5b02c7730f3af2e">  757</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM1Z_NOP                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gaca5610b7084fc11fc2b0966325f45a71">  758</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM1Z_NOP                  (MXC_V_GCR_MEM_ZERO_SRAM1Z_NOP &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM1Z_POS) </span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga40265c9f2c2586ab8fc164ae142baebb">  759</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM1Z_START                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga288e05d9c9390765423fec8ad965d01f">  760</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM1Z_START                (MXC_V_GCR_MEM_ZERO_SRAM1Z_START &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM1Z_POS) </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gabb947581cc94e2433fc3ce20e268aea8">  762</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM2Z_POS                  2 </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gab531a6a651a799df0b21a82117b554d0">  763</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM2Z                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM2Z_POS)) </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga0b442a1431eb3562c793facc26345c2c">  764</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM2Z_NOP                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga100a0b505c27b13698d60a6f25ad5598">  765</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM2Z_NOP                  (MXC_V_GCR_MEM_ZERO_SRAM2Z_NOP &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM2Z_POS) </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga5b6bec4942ac9f075f689d724a9e6e4c">  766</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM2Z_START                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gae41715101ce1daf1d909ad3c1108e2a2">  767</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM2Z_START                (MXC_V_GCR_MEM_ZERO_SRAM2Z_START &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM2Z_POS) </span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga649d36301e3ec456c8a39d125059663b">  769</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM3Z_POS                  3 </span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga732db74c5250fc01ad65258a1e147b5a">  770</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM3Z                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM3Z_POS)) </span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga88b41f98475e7d8d739118919846d9a6">  771</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM3Z_NOP                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gaf9f8889774fb59e1ba76aa5e32b0d9cc">  772</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM3Z_NOP                  (MXC_V_GCR_MEM_ZERO_SRAM3Z_NOP &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM3Z_POS) </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gad08cbe3693f74004aa140260baf60ff3">  773</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM3Z_START                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga160e8ee158e6dc2d638bb7a0fa54797c">  774</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM3Z_START                (MXC_V_GCR_MEM_ZERO_SRAM3Z_START &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM3Z_POS) </span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga909446ff823281ca260ed11b7326852b">  776</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM4Z_POS                  4 </span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga083cf0eb9917393f47616457173a9426">  777</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM4Z                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM4Z_POS)) </span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga1cacd2968a64fcb97b418d3932c5b451">  778</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM4Z_NOP                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga44d4713161e52096400344321ec56a39">  779</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM4Z_NOP                  (MXC_V_GCR_MEM_ZERO_SRAM4Z_NOP &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM4Z_POS) </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga80f75e7091c95666dd7279fe61b75a61">  780</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM4Z_START                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gac4e8e32aec8e2c17dcfeeb3aa0569931">  781</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM4Z_START                (MXC_V_GCR_MEM_ZERO_SRAM4Z_START &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM4Z_POS) </span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga5b85cc260b80f24939ebda574e46cfca">  783</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM5Z_POS                  5 </span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gaf1b93861596a6519bea0edb056cb70f4">  784</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM5Z                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM5Z_POS)) </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga07466546b8b82479c5014288b52a5b6a">  785</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM5Z_NOP                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga9d897b66fe97b80941983c1f24cff2d8">  786</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM5Z_NOP                  (MXC_V_GCR_MEM_ZERO_SRAM5Z_NOP &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM5Z_POS) </span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga4f84619714c8861743294dc18afc7afa">  787</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM5Z_START                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gad23eb796998c18d8d1bc3546c976cc33">  788</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM5Z_START                (MXC_V_GCR_MEM_ZERO_SRAM5Z_START &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM5Z_POS) </span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gab7837e9cf0a2b90834b921dc50cef980">  790</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM6Z_POS                  6 </span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga5c4aade52b864e2980eeb1a4c2d380c9">  791</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SRAM6Z                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM6Z_POS)) </span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga26f382f4b930c379a29420fb6d73b45e">  792</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM6Z_NOP                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga3138a5188666daf9bdaf6e277935ac65">  793</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM6Z_NOP                  (MXC_V_GCR_MEM_ZERO_SRAM6Z_NOP &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM6Z_POS) </span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga44bb58d40fecc52311519bfb12513663">  794</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SRAM6Z_START                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga81eb1813072ad533e2390231d07df2c0">  795</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SRAM6Z_START                (MXC_V_GCR_MEM_ZERO_SRAM6Z_START &lt;&lt; MXC_F_GCR_MEM_ZERO_SRAM6Z_POS) </span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga634feea8fb1d17ec0bda8f77b7193cee">  797</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_ICACHEZ_POS                 8 </span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gae3c3563d773573306011821512b1a7f0">  798</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_ICACHEZ                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_ZERO_ICACHEZ_POS)) </span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga6c6bbecc83dc93a53243b90ace8ffba9">  799</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_ICACHEZ_NOP                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga9fc7792c5f91f27fcb59dcf87c8ba88b">  800</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_ICACHEZ_NOP                 (MXC_V_GCR_MEM_ZERO_ICACHEZ_NOP &lt;&lt; MXC_F_GCR_MEM_ZERO_ICACHEZ_POS) </span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga2c9325914e6429410ba0941bddbe68df">  801</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_ICACHEZ_START               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga3ff8e45dee45847c170b2d025c83d8cd">  802</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_ICACHEZ_START               (MXC_V_GCR_MEM_ZERO_ICACHEZ_START &lt;&lt; MXC_F_GCR_MEM_ZERO_ICACHEZ_POS) </span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga43be8cd3378ce90a4b07f06c727965c7">  804</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_ICACHEXIPZ_POS              9 </span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga01c606aa34a21cde9635d68ce9c1113a">  805</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_ICACHEXIPZ                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_ZERO_ICACHEXIPZ_POS)) </span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga79c64a90ca3f4f022d55016f05a989c9">  806</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_ICACHEXIPZ_NOP              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga7a31341aa7e201ce26c083d516ed9fbe">  807</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_ICACHEXIPZ_NOP              (MXC_V_GCR_MEM_ZERO_ICACHEXIPZ_NOP &lt;&lt; MXC_F_GCR_MEM_ZERO_ICACHEXIPZ_POS) </span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gabebe9fc07d90e13d23d80b0ddd1a058d">  808</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_ICACHEXIPZ_START            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gade24b593179feb635acb30c7fe889153">  809</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_ICACHEXIPZ_START            (MXC_V_GCR_MEM_ZERO_ICACHEXIPZ_START &lt;&lt; MXC_F_GCR_MEM_ZERO_ICACHEXIPZ_POS) </span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga722aca370eb4919366c400d86bc3a174">  811</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SCACHEDATAZ_POS             10 </span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga07e942774eaee61b37cb2db9e02944d0">  812</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SCACHEDATAZ                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_ZERO_SCACHEDATAZ_POS)) </span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gace760fd4d2e396996ffc11a5506a7c35">  813</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SCACHEDATAZ_NOP             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gac80640c7af02b17d792d2e05dae1346d">  814</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SCACHEDATAZ_NOP             (MXC_V_GCR_MEM_ZERO_SCACHEDATAZ_NOP &lt;&lt; MXC_F_GCR_MEM_ZERO_SCACHEDATAZ_POS) </span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga6915b2e276de8f5df7b6515abba26107">  815</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SCACHEDATAZ_START           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gaa2cfcff274a80322a5706251b7cbd649">  816</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SCACHEDATAZ_START           (MXC_V_GCR_MEM_ZERO_SCACHEDATAZ_START &lt;&lt; MXC_F_GCR_MEM_ZERO_SCACHEDATAZ_POS) </span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gae019819714632328c12556f765f214b1">  818</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SCACHETAGZ_POS              11 </span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga17ae8635a61081c84b0f06f2b0dda928">  819</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_SCACHETAGZ                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_ZERO_SCACHETAGZ_POS)) </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gaeb3a12a26338100e0b13801db7f2e8d0">  820</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SCACHETAGZ_NOP              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga36182203155c416b8d19b053bc44a445">  821</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SCACHETAGZ_NOP              (MXC_V_GCR_MEM_ZERO_SCACHETAGZ_NOP &lt;&lt; MXC_F_GCR_MEM_ZERO_SCACHETAGZ_POS) </span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga59e2813fb42513643890be643def09a0">  822</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_SCACHETAGZ_START            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gad1da2db01f0d329c34116f60127d27ac">  823</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_SCACHETAGZ_START            (MXC_V_GCR_MEM_ZERO_SCACHETAGZ_START &lt;&lt; MXC_F_GCR_MEM_ZERO_SCACHETAGZ_POS) </span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga4c840a266bed548e17a1a8aa04aea0dd">  825</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_CRYPTOZ_POS                 12 </span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gadd88a90766a3d35b0e079df9152cbb23">  826</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_CRYPTOZ                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_ZERO_CRYPTOZ_POS)) </span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gadc9067c3f940f11c02caa72a76681f17">  827</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_CRYPTOZ_NOP                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gaedbb8b6133808796d296e0ff1ba7293b">  828</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_CRYPTOZ_NOP                 (MXC_V_GCR_MEM_ZERO_CRYPTOZ_NOP &lt;&lt; MXC_F_GCR_MEM_ZERO_CRYPTOZ_POS) </span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga53c86a53aa8973434ddaee8c52fcc1b1">  829</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_CRYPTOZ_START               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga90284d406684d6cf6c9eec0213296103">  830</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_CRYPTOZ_START               (MXC_V_GCR_MEM_ZERO_CRYPTOZ_START &lt;&lt; MXC_F_GCR_MEM_ZERO_CRYPTOZ_POS) </span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga6a0ba2a692ea5e2b992fa3a6218da2fa">  832</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_USBFIFOZ_POS                13 </span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga3f1c5d46d558cf08091289c83f52bd57">  833</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEM_ZERO_USBFIFOZ                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEM_ZERO_USBFIFOZ_POS)) </span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gaed150191dc67c122bf40a3bdc8f99497">  834</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_USBFIFOZ_NOP                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga883490c21014379a6b57d46cba8a6e34">  835</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_USBFIFOZ_NOP                (MXC_V_GCR_MEM_ZERO_USBFIFOZ_NOP &lt;&lt; MXC_F_GCR_MEM_ZERO_USBFIFOZ_POS) </span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#ga3610257139086a670b8ffcc353960705">  836</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_MEM_ZERO_USBFIFOZ_START              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m___z_e_r_o.html#gab7c0e2695b1dd92fd0737e9bb5690609">  837</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_MEM_ZERO_USBFIFOZ_START              (MXC_V_GCR_MEM_ZERO_USBFIFOZ_START &lt;&lt; MXC_F_GCR_MEM_ZERO_USBFIFOZ_POS) </span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#gab15222859ea7ad452b6c40ece1b046dc">  847</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYS_STAT_ICELOCK_POS                 0 </span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#ga8abe69303759b0e35cefd42096907524">  848</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYS_STAT_ICELOCK                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYS_STAT_ICELOCK_POS)) </span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#ga887c90503901a79b070b6f5ea3e811d5">  849</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYS_STAT_ICELOCK_UNLOCKED            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#gae7f176d0247a28dfabe9d0d3429f5b87">  850</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYS_STAT_ICELOCK_UNLOCKED            (MXC_V_GCR_SYS_STAT_ICELOCK_UNLOCKED &lt;&lt; MXC_F_GCR_SYS_STAT_ICELOCK_POS) </span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#gacb25fbb0401401c8fc431ee046edae8e">  851</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYS_STAT_ICELOCK_LOCKED              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#ga37aba917b5db30947064dd4118c0c3da">  852</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYS_STAT_ICELOCK_LOCKED              (MXC_V_GCR_SYS_STAT_ICELOCK_LOCKED &lt;&lt; MXC_F_GCR_SYS_STAT_ICELOCK_POS) </span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#gac9221712e4856e4d76f8a2d92d3e41d9">  854</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYS_STAT_CODEINTERR_POS              1 </span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#gad1a20be5dee8c91c4ad1130d29ea1a4b">  855</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYS_STAT_CODEINTERR                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYS_STAT_CODEINTERR_POS)) </span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#ga5442dfa9392644a63f30aedfc9230c1c">  856</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYS_STAT_CODEINTERR_NOERR            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#ga4b37634a6f273cda20b1e6068eba55bc">  857</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYS_STAT_CODEINTERR_NOERR            (MXC_V_GCR_SYS_STAT_CODEINTERR_NOERR &lt;&lt; MXC_F_GCR_SYS_STAT_CODEINTERR_POS) </span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#ga18dbd981a30fd10f34ec79236667e6e0">  858</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYS_STAT_CODEINTERR_ERR              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#ga154770c52796e8abe784893d9f834f85">  859</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYS_STAT_CODEINTERR_ERR              (MXC_V_GCR_SYS_STAT_CODEINTERR_ERR &lt;&lt; MXC_F_GCR_SYS_STAT_CODEINTERR_POS) </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#ga474f3b5450a551e4072e42b1ca79b7c0">  861</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYS_STAT_SCMEMF_POS                  5 </span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#ga94d6839367ef21062e663b1e02d19bc8">  862</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYS_STAT_SCMEMF                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYS_STAT_SCMEMF_POS)) </span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#ga7faedd81b901aa994b08cac7a7f63245">  863</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYS_STAT_SCMEMF_NOERR                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#gaf654831419be9bd05e9e81f58e92035e">  864</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYS_STAT_SCMEMF_NOERR                (MXC_V_GCR_SYS_STAT_SCMEMF_NOERR &lt;&lt; MXC_F_GCR_SYS_STAT_SCMEMF_POS) </span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#ga8d651bea9737d561eae0cbdb85fa252f">  865</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYS_STAT_SCMEMF_MEMFAULT             ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t.html#ga7af7c433ddb887c76162d71a5d40fd5c">  866</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYS_STAT_SCMEMF_MEMFAULT             (MXC_V_GCR_SYS_STAT_SCMEMF_MEMFAULT &lt;&lt; MXC_F_GCR_SYS_STAT_SCMEMF_POS) </span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gafcbe7213d21acfc851d75e94ea135524">  876</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_I2C1_POS                        0 </span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gafaa6b353e6b1ba5ce1536b5d46be89bb">  877</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_I2C1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_I2C1_POS)) </span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaa45bae7fc09e21bfd36ee7fb382d2ce3">  879</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_PT_POS                          1 </span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga1b1c70244fba5c3c8f67e71323afbfac">  880</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_PT                              ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_PT_POS)) </span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga1abe070154032dca77bf9c11a78c0064">  882</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SPIXIP_POS                      3 </span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaf4e6ab03385b3a62624f0b66919daf26">  883</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SPIXIP                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SPIXIP_POS)) </span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga634411864743155ed6a592d110e2f5f7">  885</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_XSPIM_POS                       4 </span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaa52c124bbe02f706030220cb6b0e70d5">  886</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_XSPIM                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_XSPIM_POS)) </span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga4f8c266c212501fd11cab9185184768c">  888</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_GPIO3_POS                       5 </span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga18ff300c84ba13d2e4fcc9cef7538ce1">  889</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_GPIO3                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_GPIO3_POS)) </span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gae5bb25f56dcb1053a2785ffcc4b32ced">  891</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SDHC_POS                        6 </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaf0fd7b7f10e9063ad16cdfc1eb424cf6">  892</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SDHC                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SDHC_POS)) </span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga38ac24a1245f927270c7b7a7894e2f93">  894</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_OWIRE_POS                       7 </span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga758005f95c07fe5ae76092b2503a97ee">  895</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_OWIRE                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_OWIRE_POS)) </span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga507bd57e76f5409560ac4e7d4ed049ab">  897</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_WDT1_POS                        8 </span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga31133572beb2b27dc5836af6bf1675ac">  898</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_WDT1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_WDT1_POS)) </span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga4ba1ecc1119685e7ba3a5b41667d1b4c">  900</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SPI3_POS                        9 </span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga3775a48ff297b6886ea221ee82130e79">  901</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SPI3                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SPI3_POS)) </span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaa02dad84759768f98d2051ea97e874bd">  903</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_I2S_POS                         10 </span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga7783123ea2de597257ea75bb11a250d5">  904</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_I2S                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_I2S_POS)) </span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga89506d3a1664fd3b773c5edd711b8916">  906</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_XIPR_POS                        15 </span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga0a299af4a0e994ef4bbca24ad5c7cfc6">  907</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_XIPR                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_XIPR_POS)) </span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga21b0f3ccca6833aff8e25d69878cf438">  909</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SEMA_POS                        16 </span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga0bed929a8e9c894c94239d458ed7f496">  910</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SEMA                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SEMA_POS)) </span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gae67d49f6d24b0d2ab2dfa9d8305286e2">  920</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_UART2_POS                  1 </span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gad8cc912396c7b83e555ed875ebec12d6">  921</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_UART2                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_UART2_POS)) </span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga933db4c27ba416fe41ca841678048b60">  922</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_UART2_EN                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga8826659e9ea09789f788d9f8149439e3">  923</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_UART2_EN                   (MXC_V_GCR_PCLK_DIS1_UART2_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_UART2_POS) </span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gae6675edf3ebe5978ad587a0122b78f0d">  924</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_UART2_DIS                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga81008241b956080613f24fc4d88fbf73">  925</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_UART2_DIS                  (MXC_V_GCR_PCLK_DIS1_UART2_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_UART2_POS) </span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gaabe1ce5237e9ff145fccae59df02db23">  927</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_TRNG_POS                   2 </span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gaa7ab4db83f2aa576d73785ea9d77908a">  928</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_TRNG                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_TRNG_POS)) </span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gabae065c1d8894b83be8ec80eb38aa959">  929</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_TRNG_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gab9e450aa09884f56c447717899b41b4f">  930</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_TRNG_EN                    (MXC_V_GCR_PCLK_DIS1_TRNG_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_TRNG_POS) </span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga281b2142ccabf16f00fdd8228e615411">  931</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_TRNG_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gad9db56172428719a5b73296599082f4f">  932</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_TRNG_DIS                   (MXC_V_GCR_PCLK_DIS1_TRNG_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_TRNG_POS) </span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga1b07287dfedd6237531be3b8080f42e0">  934</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SFLC_POS                   3 </span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga9ca1c391ee61b0fc0ce449ac9d72f56f">  935</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SFLC                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_SFLC_POS)) </span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga6f08f4921ca55dbe59e5e78a8cd2538c">  936</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SFLC_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga53cd80b2232f6373edb3470e0cfe4999">  937</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SFLC_EN                    (MXC_V_GCR_PCLK_DIS1_SFLC_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_SFLC_POS) </span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga8bdb54b440ab265a17222998d1670d7f">  938</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SFLC_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gaba921bf3a72d100d8f15d94c0c37e3ea">  939</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SFLC_DIS                   (MXC_V_GCR_PCLK_DIS1_SFLC_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_SFLC_POS) </span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gab98ba5f0c254942c5dd7f3b6a3d9595d">  941</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_HBC_POS                    4 </span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga529bc240baf899afb6aff9341d8179b1">  942</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_HBC                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_HBC_POS)) </span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga0d1167b05232097c07b7793b0f221d5e">  943</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_HBC_EN                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gad82eed0f0c69342598ea4ecac89d790c">  944</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_HBC_EN                     (MXC_V_GCR_PCLK_DIS1_HBC_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_HBC_POS) </span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga68469d9fbc4caa2f182655e4d08cb84b">  945</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_HBC_DIS                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gae12b4e7bf34effd5a420bd140ac2c0ca">  946</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_HBC_DIS                    (MXC_V_GCR_PCLK_DIS1_HBC_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_HBC_POS) </span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga7c6e284d09ce3ec9973c2177ba218b40">  948</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_GPIO3_POS                  6 </span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gaab86039ac91086221dea282d7214f430">  949</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_GPIO3                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_GPIO3_POS)) </span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga171ea9a985a6609bf024e601eacdeb53">  950</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_GPIO3_EN                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga61571b454f06d262897d655f4e50123f">  951</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_GPIO3_EN                   (MXC_V_GCR_PCLK_DIS1_GPIO3_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_GPIO3_POS) </span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga457185daa88553cc66b17978cabb904e">  952</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_GPIO3_DIS                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga994218857f2117222c992402aaf83c33">  953</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_GPIO3_DIS                  (MXC_V_GCR_PCLK_DIS1_GPIO3_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_GPIO3_POS) </span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gaba0d27a0046aa10080fbfb92efd3a872">  955</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SCACHE_POS                 7 </span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gad78f0176ad0690a14b54f50097896893">  956</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SCACHE                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_SCACHE_POS)) </span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga95c177fd0ade268cb6133180ae8929e2">  957</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SCACHE_EN                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga65909ac8326b5b84583c0a48bc1902ac">  958</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SCACHE_EN                  (MXC_V_GCR_PCLK_DIS1_SCACHE_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_SCACHE_POS) </span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga66ca8dbce515dc0e8be396f766d6479d">  959</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SCACHE_DIS                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga5a8816a6c21a96beecb3ef7ccb852f51">  960</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SCACHE_DIS                 (MXC_V_GCR_PCLK_DIS1_SCACHE_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_SCACHE_POS) </span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga1fd06f79adb1336dd80e11228ca8c9e1">  962</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SDMA_POS                   8 </span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gac8cdd857d7b39812e26a693cd5afcc5e">  963</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SDMA                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_SDMA_POS)) </span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gac4093d1f6998113b3399dcf5a101bf5e">  964</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SDMA_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga22fd8dc6bf7e961868be8b996970c91b">  965</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SDMA_EN                    (MXC_V_GCR_PCLK_DIS1_SDMA_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_SDMA_POS) </span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga268813d062c52ffe950d2fd81c5498b1">  966</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SDMA_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga8d3b61e7d76937a3524b3315eff5fe1b">  967</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SDMA_DIS                   (MXC_V_GCR_PCLK_DIS1_SDMA_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_SDMA_POS) </span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga3c8f8ce2883edc158342ee1d48813494">  969</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SEMA_POS                   9 </span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga54675913687d687401e3d49f9cc1603c">  970</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SEMA                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_SEMA_POS)) </span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga84f578e86010e8b21984851c5cdf972e">  971</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SEMA_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gaec918dc15662e67bdf7ad833eb464970">  972</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SEMA_EN                    (MXC_V_GCR_PCLK_DIS1_SEMA_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_SEMA_POS) </span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gacd2aa188c767417bef04a304b273e272">  973</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SEMA_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga4decd9bc67c1e26c525117e1ead92df1">  974</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SEMA_DIS                   (MXC_V_GCR_PCLK_DIS1_SEMA_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_SEMA_POS) </span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga35b3a2f8356869f6730bdc0c9b01e37a">  976</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SDHC_POS                   10 </span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga60cedcc17b3214ed7d96a6275297f9c7">  977</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SDHC                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_SDHC_POS)) </span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga2321be05839e6a1bb71b8d78e1008dcf">  978</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SDHC_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga8eba640e68a6d2910f614e535777ac56">  979</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SDHC_EN                    (MXC_V_GCR_PCLK_DIS1_SDHC_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_SDHC_POS) </span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gaec565664e216bd33d02a9e356326b7e8">  980</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SDHC_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga294e2b376377c5d4831f18d419e2e13b">  981</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SDHC_DIS                   (MXC_V_GCR_PCLK_DIS1_SDHC_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_SDHC_POS) </span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gafa9e7d31fece1468a9da72654dbae554">  983</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_ICACHE_POS                 11 </span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga5ad95b2e86ac0ae1736cd3384f37edc2">  984</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_ICACHE                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_ICACHE_POS)) </span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga985c64609d36eaf211c1e47d34653b0e">  985</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_ICACHE_EN                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga562f35f2e6512e505213c482c1348d89">  986</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_ICACHE_EN                  (MXC_V_GCR_PCLK_DIS1_ICACHE_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_ICACHE_POS) </span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gac2b1be35f0da9cbea67f62313b739e19">  987</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_ICACHE_DIS                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga8aef5a5e57ffce16006a2892455bd0f2">  988</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_ICACHE_DIS                 (MXC_V_GCR_PCLK_DIS1_ICACHE_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_ICACHE_POS) </span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gab294d5ffee7d9cc0b82dea44b99d90df">  990</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_ICACHEXIPF_POS             12 </span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gad455b5e6c8ce280722d6e742ad573ac1">  991</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_ICACHEXIPF                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_ICACHEXIPF_POS)) </span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gacf68f2514c7e3a34b390d6aed1fee063">  992</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_ICACHEXIPF_EN              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga1293016d435fa17c1a9eea40ceb04c26">  993</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_ICACHEXIPF_EN              (MXC_V_GCR_PCLK_DIS1_ICACHEXIPF_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_ICACHEXIPF_POS) </span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gafe48671755db69d8218480be648ca118">  994</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_ICACHEXIPF_DIS             ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga61bf3c305a4e8d1723040cb55680ae86">  995</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_ICACHEXIPF_DIS             (MXC_V_GCR_PCLK_DIS1_ICACHEXIPF_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_ICACHEXIPF_POS) </span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gaa63117c31ac8f8dd110f1db6145fa090">  997</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_OW_POS                     13 </span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gac60a3f50aedffbbd6c4681c55df8b48c">  998</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_OW                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_OW_POS)) </span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga25afda7852ae37640fc08a5b32faad15">  999</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_OW_EN                      ((uint32_t)0x0UL) </span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga603e14568b34b6c49988dcd9f02aa0ac"> 1000</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_OW_EN                      (MXC_V_GCR_PCLK_DIS1_OW_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_OW_POS) </span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga3a1743eb0599ca9205ba8afa3bf0822d"> 1001</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_OW_DIS                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga9215332526b1a9cbcc0f2769276492dd"> 1002</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_OW_DIS                     (MXC_V_GCR_PCLK_DIS1_OW_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_OW_POS) </span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga3ab9f288a7313e036e6ada3e683697ba"> 1004</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SPI3_POS                   14 </span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga21d29b07e759b520cf65558dc17ff842"> 1005</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SPI3                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_SPI3_POS)) </span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga53b7fce7c0f8fe783bf037966d2e7732"> 1006</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SPI3_EN                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga248651e50de36422242ca71801c8d1bd"> 1007</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SPI3_EN                    (MXC_V_GCR_PCLK_DIS1_SPI3_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_SPI3_POS) </span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga675f372a3b66436ba2bcf2ef07f4ffe9"> 1008</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SPI3_DIS                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga5d3a7a64a1c88da1bf99239986e5c85c"> 1009</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SPI3_DIS                   (MXC_V_GCR_PCLK_DIS1_SPI3_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_SPI3_POS) </span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga47dbcc3fe2cf059a7166d0263c36ccd1"> 1011</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_I2S_POS                    15 </span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga72ac27ae719816bd42efada55e2337d5"> 1012</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_I2S                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_I2S_POS)) </span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga6dad47d53bcdbc83b12da045017434b3"> 1013</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_I2S_EN                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gad6199412d8baf68e3a89360818b639d3"> 1014</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_I2S_EN                     (MXC_V_GCR_PCLK_DIS1_I2S_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_I2S_POS) </span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga26db1ef316384189326b88ddddeabb08"> 1015</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_I2S_DIS                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gad6c54746816567bc71498d567e58a8aa"> 1016</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_I2S_DIS                    (MXC_V_GCR_PCLK_DIS1_I2S_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_I2S_POS) </span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga0041189e1b6e53edea8391ae1268fc83"> 1018</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SPIXIPR_POS                20 </span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga9aca29c2309b7757b629e49b235baf71"> 1019</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLK_DIS1_SPIXIPR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLK_DIS1_SPIXIPR_POS)) </span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga5699ea26e43166ac991327cdc6c74354"> 1020</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SPIXIPR_EN                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#gaf46c81792913fa6604cbeadfecce004a"> 1021</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SPIXIPR_EN                 (MXC_V_GCR_PCLK_DIS1_SPIXIPR_EN &lt;&lt; MXC_F_GCR_PCLK_DIS1_SPIXIPR_POS) </span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga109b0a8c0d513b6818876daf8658b0be"> 1022</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLK_DIS1_SPIXIPR_DIS                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k___d_i_s1.html#ga706611b49eed41236355b9e7340a7797"> 1023</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLK_DIS1_SPIXIPR_DIS                (MXC_V_GCR_PCLK_DIS1_SPIXIPR_DIS &lt;&lt; MXC_F_GCR_PCLK_DIS1_SPIXIPR_POS) </span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#gaba87ef5e8cae86c91440e5ac4149b4e1"> 1033</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_DMAEVENT_POS                0 </span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#gab5aae28edc34d5b736201e97377ad8be"> 1034</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_DMAEVENT                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENT_EN_DMAEVENT_POS)) </span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga4150396b2d527ab88623cc941c3bac51"> 1035</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_EVENT_EN_DMAEVENT_DIS                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga47e1e72e499ff5fed92c42fba38e3f87"> 1036</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_EVENT_EN_DMAEVENT_DIS                (MXC_V_GCR_EVENT_EN_DMAEVENT_DIS &lt;&lt; MXC_F_GCR_EVENT_EN_DMAEVENT_POS) </span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga32e88fb0ae85368a06bc2cff4e1bbd65"> 1037</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_EVENT_EN_DMAEVENT_EN                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga2787cb6b844862636aa7c8606622a81f"> 1038</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_EVENT_EN_DMAEVENT_EN                 (MXC_V_GCR_EVENT_EN_DMAEVENT_EN &lt;&lt; MXC_F_GCR_EVENT_EN_DMAEVENT_POS) </span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#gaa8a8d753e6ae6d2f65e8fe7d675504bb"> 1040</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_RXEVENT_POS                 1 </span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga9bf4bd8bdef1bf37e0e3a2feb4cd9af1"> 1041</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_RXEVENT                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENT_EN_RXEVENT_POS)) </span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#gadc9431777e1ca1068dc1e6a81ff6fb65"> 1042</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_EVENT_EN_RXEVENT_DIS                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga08fa089af3f5ed6ef149ed53f47462ce"> 1043</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_EVENT_EN_RXEVENT_DIS                 (MXC_V_GCR_EVENT_EN_RXEVENT_DIS &lt;&lt; MXC_F_GCR_EVENT_EN_RXEVENT_POS) </span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga2b48dc5dc760c8220e5aa0186178d45d"> 1044</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_EVENT_EN_RXEVENT_EN                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga64e7e2e526e3655565df2a47b7b93514"> 1045</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_EVENT_EN_RXEVENT_EN                  (MXC_V_GCR_EVENT_EN_RXEVENT_EN &lt;&lt; MXC_F_GCR_EVENT_EN_RXEVENT_POS) </span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga79e179044a2d63e781c1dfe10c8ae6e9"> 1047</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_TXEVENT_POS                 2 </span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#gad6ccffc0cc666dec69c18306f9cb4658"> 1048</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_TXEVENT                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENT_EN_TXEVENT_POS)) </span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga3e0da9e209ba42eb944cf08af14c896b"> 1049</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_EVENT_EN_TXEVENT_DIS                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga2358f3500e08c028eece3dee721d6f91"> 1050</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_EVENT_EN_TXEVENT_DIS                 (MXC_V_GCR_EVENT_EN_TXEVENT_DIS &lt;&lt; MXC_F_GCR_EVENT_EN_TXEVENT_POS) </span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga2c79829def01fc82c152e7d20184052f"> 1051</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_EVENT_EN_TXEVENT_EN                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#gaaf218761a209f6b3eb61d1517cf577c0"> 1052</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_EVENT_EN_TXEVENT_EN                  (MXC_V_GCR_EVENT_EN_TXEVENT_EN &lt;&lt; MXC_F_GCR_EVENT_EN_TXEVENT_POS) </span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___g_c_r___r_e_v.html#gab44a9dd0f751aeb084dcb6b3264214aa"> 1062</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_REV_REVISION_POS                     0 </span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___g_c_r___r_e_v.html#ga46eb1bc663612e8ffd65a04e144d15b0"> 1063</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_REV_REVISION                         ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_GCR_REV_REVISION_POS)) </span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#ga50355860b18c327d504f407e88712d9d"> 1073</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYS_STAT_IE_ICEULIE_POS              0 </span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#gac4489a6b7b58b2dbc60a8d87fadf45c7"> 1074</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYS_STAT_IE_ICEULIE                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYS_STAT_IE_ICEULIE_POS)) </span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#ga38d701e6a0155444c2816cf0bb4329ea"> 1075</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYS_STAT_IE_ICEULIE_DIS              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#ga22a37663a8065bddd628243d44f93693"> 1076</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYS_STAT_IE_ICEULIE_DIS              (MXC_V_GCR_SYS_STAT_IE_ICEULIE_DIS &lt;&lt; MXC_F_GCR_SYS_STAT_IE_ICEULIE_POS) </span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#gae8ce5044e9de29aeb6d16c41fceb2824"> 1077</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYS_STAT_IE_ICEULIE_EN               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#gac1cbd4a4428e7912617ee4e1679035b5"> 1078</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYS_STAT_IE_ICEULIE_EN               (MXC_V_GCR_SYS_STAT_IE_ICEULIE_EN &lt;&lt; MXC_F_GCR_SYS_STAT_IE_ICEULIE_POS) </span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#gae1ac8c0a3ae57a2f7e0df400dfdb2d99"> 1080</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYS_STAT_IE_CIEIE_POS                1 </span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#ga1e6b8b8020e7f895317b337bad4a58a2"> 1081</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYS_STAT_IE_CIEIE                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYS_STAT_IE_CIEIE_POS)) </span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#gadd4ff8f99bc98d1ca4d0cb9d7acb6063"> 1082</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYS_STAT_IE_CIEIE_DIS                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#ga9bf92f13498f0dc8f38b70578d8fb8d9"> 1083</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYS_STAT_IE_CIEIE_DIS                (MXC_V_GCR_SYS_STAT_IE_CIEIE_DIS &lt;&lt; MXC_F_GCR_SYS_STAT_IE_CIEIE_POS) </span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#ga454a81bc5e52f145d2f460b41ade0f59"> 1084</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYS_STAT_IE_CIEIE_EN                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#ga97dda00a5c6a2ad875f2baa2988cdcde"> 1085</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYS_STAT_IE_CIEIE_EN                 (MXC_V_GCR_SYS_STAT_IE_CIEIE_EN &lt;&lt; MXC_F_GCR_SYS_STAT_IE_CIEIE_POS) </span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#ga0642462fd342a993e1fb257478279b6e"> 1087</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYS_STAT_IE_SCMFIE_POS               5 </span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#gade485eb71edcfd30b7ee810189214ee5"> 1088</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYS_STAT_IE_SCMFIE                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYS_STAT_IE_SCMFIE_POS)) </span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#ga60af8b82e72b3d66711ccbbaedcadb37"> 1089</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYS_STAT_IE_SCMFIE_DIS               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#gaea7b8cf456462ca600b5fd66be17aee6"> 1090</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYS_STAT_IE_SCMFIE_DIS               (MXC_V_GCR_SYS_STAT_IE_SCMFIE_DIS &lt;&lt; MXC_F_GCR_SYS_STAT_IE_SCMFIE_POS) </span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#gacb748dbeacb926c563e46b5b184a02cc"> 1091</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYS_STAT_IE_SCMFIE_EN                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html#ga0d2567dc103ea0541db920682f001391"> 1092</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYS_STAT_IE_SCMFIE_EN                (MXC_V_GCR_SYS_STAT_IE_SCMFIE_EN &lt;&lt; MXC_F_GCR_SYS_STAT_IE_SCMFIE_POS) </span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;}</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32650_INCLUDE_GCR_REGS_H_</span></div><div class="ttc" id="group__gcr__registers_html_a8fc2deabbb742a1a4a2713655a6b2e0c"><div class="ttname"><a href="group__gcr__registers.html#a8fc2deabbb742a1a4a2713655a6b2e0c">mxc_gcr_regs_t::sys_stat_ie</a></div><div class="ttdeci">__IO uint32_t sys_stat_ie</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:93</div></div>
<div class="ttc" id="group__gcr__registers_html_a7bf448a29a77c4291bcbd4d06fa4db0d"><div class="ttname"><a href="group__gcr__registers.html#a7bf448a29a77c4291bcbd4d06fa4db0d">mxc_gcr_regs_t::rev</a></div><div class="ttdeci">__I uint32_t rev</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:92</div></div>
<div class="ttc" id="group__gcr__registers_html_adc8233520cbd8bda2478c39b86ca7ebf"><div class="ttname"><a href="group__gcr__registers.html#adc8233520cbd8bda2478c39b86ca7ebf">mxc_gcr_regs_t::mem_clk</a></div><div class="ttdeci">__IO uint32_t mem_clk</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:85</div></div>
<div class="ttc" id="group__gcr__registers_html_a91532795f47c891cfbac84f430326b8c"><div class="ttname"><a href="group__gcr__registers.html#a91532795f47c891cfbac84f430326b8c">mxc_gcr_regs_t::pclk_dis0</a></div><div class="ttdeci">__IO uint32_t pclk_dis0</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:84</div></div>
<div class="ttc" id="group__gcr__registers_html_a18b9ad046ea6077702803bc2e5fb6454"><div class="ttname"><a href="group__gcr__registers.html#a18b9ad046ea6077702803bc2e5fb6454">mxc_gcr_regs_t::pclk_dis1</a></div><div class="ttdeci">__IO uint32_t pclk_dis1</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:90</div></div>
<div class="ttc" id="group__gcr__registers_html_a5557fd03ed7398e31f6611c6b0e23bd6"><div class="ttname"><a href="group__gcr__registers.html#a5557fd03ed7398e31f6611c6b0e23bd6">mxc_gcr_regs_t::rst0</a></div><div class="ttdeci">__IO uint32_t rst0</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:78</div></div>
<div class="ttc" id="group__gcr__registers_html_a0992c1de5c5cdb5bf8a0945c9492fff8"><div class="ttname"><a href="group__gcr__registers.html#a0992c1de5c5cdb5bf8a0945c9492fff8">mxc_gcr_regs_t::event_en</a></div><div class="ttdeci">__IO uint32_t event_en</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:91</div></div>
<div class="ttc" id="group__gcr__registers_html_ada5918f24659d7a6b300b0c0a61ad160"><div class="ttname"><a href="group__gcr__registers.html#ada5918f24659d7a6b300b0c0a61ad160">mxc_gcr_regs_t::pmr</a></div><div class="ttdeci">__IO uint32_t pmr</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:80</div></div>
<div class="ttc" id="group__gcr__registers_html_ab279e5304ce5d97badf8ad3e201f65ae"><div class="ttname"><a href="group__gcr__registers.html#ab279e5304ce5d97badf8ad3e201f65ae">mxc_gcr_regs_t::clk_ctrl</a></div><div class="ttdeci">__IO uint32_t clk_ctrl</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:79</div></div>
<div class="ttc" id="group__gcr__registers_html_structmxc__gcr__regs__t"><div class="ttname"><a href="group__gcr__registers.html#structmxc__gcr__regs__t">mxc_gcr_regs_t</a></div><div class="ttdef"><b>Definition:</b> gcr_regs.h:76</div></div>
<div class="ttc" id="group__gcr__registers_html_ae1b4175765059418079435bdeb905542"><div class="ttname"><a href="group__gcr__registers.html#ae1b4175765059418079435bdeb905542">mxc_gcr_regs_t::sys_stat</a></div><div class="ttdeci">__IO uint32_t sys_stat</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:88</div></div>
<div class="ttc" id="group__gcr__registers_html_aa20185f27fffbec3311f25dd4ed63ed5"><div class="ttname"><a href="group__gcr__registers.html#aa20185f27fffbec3311f25dd4ed63ed5">mxc_gcr_regs_t::rst1</a></div><div class="ttdeci">__IO uint32_t rst1</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:89</div></div>
<div class="ttc" id="group__gcr__registers_html_a8a95516f31965293415d5c4946c94f17"><div class="ttname"><a href="group__gcr__registers.html#a8a95516f31965293415d5c4946c94f17">mxc_gcr_regs_t::mem_zero</a></div><div class="ttdeci">__IO uint32_t mem_zero</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:86</div></div>
<div class="ttc" id="group__gcr__registers_html_a5f664fe0f3d93dab91cd3fa4c0e51fe0"><div class="ttname"><a href="group__gcr__registers.html#a5f664fe0f3d93dab91cd3fa4c0e51fe0">mxc_gcr_regs_t::scon</a></div><div class="ttdeci">__IO uint32_t scon</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:77</div></div>
<div class="ttc" id="group__gcr__registers_html_a025d0635ddfdb7e95b04580fbdc370cd"><div class="ttname"><a href="group__gcr__registers.html#a025d0635ddfdb7e95b04580fbdc370cd">mxc_gcr_regs_t::pclk_div</a></div><div class="ttdeci">__IO uint32_t pclk_div</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:82</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_e2bdd9dc7b9a352f3f4a533908e5e3e0.html">MAX32650</a></li><li class="navelem"><a class="el" href="dir_e851be3a3e5719b09cf5e3a2932ccf9c.html">Include</a></li><li class="navelem"><a class="el" href="gcr__regs_8h.html">gcr_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 14:46:54 for MAX32650 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
