System_bus_design
A synthesizable single cycle system bus structure demonstrated with 03 master nodes and 03 slave nodes. Handles priority based transfers. Implemented on zedboard with UART enabed testing framework
