<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1209" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1209{left:96px;bottom:47px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2_1209{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1209{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1209{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1209{left:96px;bottom:1025px;letter-spacing:-0.25px;word-spacing:-0.05px;}
#t6_1209{left:289px;bottom:1025px;letter-spacing:-0.3px;word-spacing:0.1px;}
#t7_1209{left:96px;bottom:970px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t8_1209{left:96px;bottom:949px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t9_1209{left:96px;bottom:927px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_1209{left:96px;bottom:892px;letter-spacing:0.1px;word-spacing:-0.44px;}
#tb_1209{left:96px;bottom:871px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_1209{left:96px;bottom:849px;letter-spacing:0.14px;word-spacing:-0.46px;}
#td_1209{left:96px;bottom:814px;letter-spacing:0.13px;word-spacing:-0.38px;}
#te_1209{left:96px;bottom:793px;letter-spacing:0.12px;}
#tf_1209{left:96px;bottom:758px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tg_1209{left:96px;bottom:736px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_1209{left:781px;bottom:736px;}
#ti_1209{left:794px;bottom:738px;}
#tj_1209{left:803px;bottom:736px;letter-spacing:0.08px;}
#tk_1209{left:96px;bottom:715px;letter-spacing:0.13px;word-spacing:-0.63px;}
#tl_1209{left:96px;bottom:694px;letter-spacing:0.11px;word-spacing:-0.63px;}
#tm_1209{left:165px;bottom:694px;}
#tn_1209{left:182px;bottom:694px;letter-spacing:0.14px;word-spacing:-0.68px;}
#to_1209{left:570px;bottom:694px;}
#tp_1209{left:583px;bottom:694px;letter-spacing:0.12px;word-spacing:-0.65px;}
#tq_1209{left:96px;bottom:672px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tr_1209{left:388px;bottom:672px;}
#ts_1209{left:398px;bottom:672px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tt_1209{left:96px;bottom:651px;letter-spacing:0.12px;word-spacing:-0.51px;}
#tu_1209{left:96px;bottom:629px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tv_1209{left:96px;bottom:594px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tw_1209{left:96px;bottom:564px;}
#tx_1209{left:124px;bottom:564px;letter-spacing:0.13px;word-spacing:-0.44px;}
#ty_1209{left:325px;bottom:564px;letter-spacing:0.17px;}
#tz_1209{left:467px;bottom:564px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t10_1209{left:124px;bottom:542px;letter-spacing:0.11px;word-spacing:-0.41px;}
#t11_1209{left:242px;bottom:542px;}
#t12_1209{left:255px;bottom:542px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t13_1209{left:598px;bottom:542px;}
#t14_1209{left:604px;bottom:542px;letter-spacing:-0.06px;word-spacing:-0.26px;}
#t15_1209{left:96px;bottom:515px;}
#t16_1209{left:124px;bottom:515px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t17_1209{left:678px;bottom:515px;}
#t18_1209{left:691px;bottom:515px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t19_1209{left:764px;bottom:515px;}
#t1a_1209{left:777px;bottom:515px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t1b_1209{left:124px;bottom:493px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1c_1209{left:390px;bottom:493px;}
#t1d_1209{left:403px;bottom:493px;letter-spacing:0.1px;word-spacing:-0.4px;}
#t1e_1209{left:505px;bottom:493px;}
#t1f_1209{left:514px;bottom:493px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t1g_1209{left:124px;bottom:472px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1h_1209{left:187px;bottom:472px;}
#t1i_1209{left:193px;bottom:472px;letter-spacing:0.14px;word-spacing:-0.33px;}
#t1j_1209{left:96px;bottom:437px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1k_1209{left:96px;bottom:402px;letter-spacing:0.13px;word-spacing:-0.59px;}
#t1l_1209{left:96px;bottom:380px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1m_1209{left:271px;bottom:154px;letter-spacing:0.17px;word-spacing:0.48px;}
#t1n_1209{left:345px;bottom:154px;}
#t1o_1209{left:351px;bottom:154px;letter-spacing:0.12px;}
#t1p_1209{left:384px;bottom:154px;letter-spacing:0.2px;}
#t1q_1209{left:108px;bottom:347px;letter-spacing:-0.13px;}
#t1r_1209{left:543px;bottom:347px;letter-spacing:-0.13px;}
#t1s_1209{left:569px;bottom:347px;letter-spacing:-0.13px;}
#t1t_1209{left:823px;bottom:347px;}
#t1u_1209{left:305px;bottom:314px;letter-spacing:-0.12px;}
#t1v_1209{left:645px;bottom:314px;letter-spacing:-0.15px;}
#t1w_1209{left:96px;bottom:252px;letter-spacing:-0.12px;}
#t1x_1209{left:145px;bottom:252px;letter-spacing:-0.15px;}
#t1y_1209{left:279px;bottom:252px;letter-spacing:-0.12px;}
#t1z_1209{left:595px;bottom:250px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t20_1209{left:662px;bottom:257px;}
#t21_1209{left:96px;bottom:231px;letter-spacing:-0.13px;}
#t22_1209{left:145px;bottom:231px;letter-spacing:-0.13px;}
#t23_1209{left:96px;bottom:211px;letter-spacing:-0.13px;}
#t24_1209{left:145px;bottom:211px;letter-spacing:-0.15px;}
#t25_1209{left:279px;bottom:211px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t26_1209{left:595px;bottom:211px;letter-spacing:-0.19px;}
#t27_1209{left:96px;bottom:191px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t28_1209{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1209{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1209{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1209{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1209{font-size:31px;font-family:Arial-Bold_61q;color:#000;}
.s5_1209{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_1209{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_1209{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.s8_1209{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s9_1209{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.sa_1209{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.sb_1209{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.sc_1209{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sd_1209{font-size:14px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.se_1209{font-size:11px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sf_1209{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1209" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1209Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1209" style="-webkit-user-select: none;"><object width="935" height="1210" data="1209/1209.svg" type="image/svg+xml" id="pdf1209" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1209" class="t s1_1209">OS-Visible Workarounds </span><span id="t2_1209" class="t s2_1209">754 </span>
<span id="t3_1209" class="t s3_1209">24593—Rev. 3.41—June 2023 </span><span id="t4_1209" class="t s3_1209">AMD64 Technology </span>
<span id="t5_1209" class="t s4_1209">Appendix E </span><span id="t6_1209" class="t s4_1209">OS-Visible Workarounds </span>
<span id="t7_1209" class="t s5_1209">Operating system software may provide a workaround for a hardware erratum. These operating </span>
<span id="t8_1209" class="t s5_1209">system-visible workarounds are provisional and should be removed or disabled when the erratum is </span>
<span id="t9_1209" class="t s5_1209">corrected in a subsequent hardware release. </span>
<span id="ta_1209" class="t s5_1209">The OS-Visible Workaround (OSVW) architecture provides a means by which operating system </span>
<span id="tb_1209" class="t s5_1209">software may determining the status of a known erratum for the hardware on which the software is </span>
<span id="tc_1209" class="t s5_1209">running. Support for the OSVW mechanism is indicated by CPUID Fn8000_0001_ECX[OSVW] = 1. </span>
<span id="td_1209" class="t s5_1209">See Section 3.3, "Processor Feature Identification," on page 71 for information on using the CPUID </span>
<span id="te_1209" class="t s5_1209">instruction. </span>
<span id="tf_1209" class="t s5_1209">Each hardware erratum is assigned a unique OSVW ID number. OSVW ID numbers start at 0 and are </span>
<span id="tg_1209" class="t s5_1209">assigned sequentially up to the most recently identified erratum which is assigned the number </span><span id="th_1209" class="t s6_1209">m</span><span id="ti_1209" class="t s7_1209">−</span><span id="tj_1209" class="t s5_1209">1. </span>
<span id="tk_1209" class="t s5_1209">The OSVW mechanism encodes the status of each erratum for a given hardware system in a bit vector </span>
<span id="tl_1209" class="t s5_1209">of length </span><span id="tm_1209" class="t s6_1209">m </span><span id="tn_1209" class="t s5_1209">accessed through OSVM MSRs 1–N. The state of bit </span><span id="to_1209" class="t s6_1209">n </span><span id="tp_1209" class="t s5_1209">of the vector indicates the status of </span>
<span id="tq_1209" class="t s5_1209">the erratum with the OSVW ID number </span><span id="tr_1209" class="t s6_1209">n</span><span id="ts_1209" class="t s5_1209">. The OSVW ID number for the erratum and the bit position </span>
<span id="tt_1209" class="t s5_1209">within the erratum status bit vector, once assigned, are global across all AMD processors; the OSVW </span>
<span id="tu_1209" class="t s5_1209">ID and bit position will not be re-used. </span>
<span id="tv_1209" class="t s5_1209">The OSVW MSRs are defined as follows: </span>
<span id="tw_1209" class="t s8_1209">• </span><span id="tx_1209" class="t s5_1209">OSVW MSR0 contains the </span><span id="ty_1209" class="t s6_1209">OSVW_ID_Length </span><span id="tz_1209" class="t s5_1209">field, used to indicate the total number of valid </span>
<span id="t10_1209" class="t s5_1209">OSVW ID bits (</span><span id="t11_1209" class="t s6_1209">m</span><span id="t12_1209" class="t s5_1209">). The format of this MSR is shown in Figure E</span><span id="t13_1209" class="t s9_1209">-</span><span id="t14_1209" class="t s5_1209">1 below. </span>
<span id="t15_1209" class="t s8_1209">• </span><span id="t16_1209" class="t s5_1209">OSVW MSR 1 and following contain the erratum status bit vector of length </span><span id="t17_1209" class="t s6_1209">m</span><span id="t18_1209" class="t s5_1209">. Each bit </span><span id="t19_1209" class="t s6_1209">n </span><span id="t1a_1209" class="t s5_1209">of this </span>
<span id="t1b_1209" class="t s5_1209">vector encodes the status of erratum </span><span id="t1c_1209" class="t s6_1209">n </span><span id="t1d_1209" class="t s5_1209">(OSVW ID = </span><span id="t1e_1209" class="t s6_1209">n</span><span id="t1f_1209" class="t s5_1209">). The format of these MSRs is shown in </span>
<span id="t1g_1209" class="t s5_1209">Figure E</span><span id="t1h_1209" class="t s9_1209">-</span><span id="t1i_1209" class="t s5_1209">2 on page 755. </span>
<span id="t1j_1209" class="t s5_1209">The bank of OSVW MSRs is located at address C001_0140h, starting with OSVW MSR0. </span>
<span id="t1k_1209" class="t s5_1209">The OSVW MSRs should be treated as read-only registers for the OS. The OS should never write into </span>
<span id="t1l_1209" class="t s5_1209">these registers. Hardware allows platform firmware writes to these registers. </span>
<span id="t1m_1209" class="t sa_1209">Figure E</span><span id="t1n_1209" class="t sb_1209">-</span><span id="t1o_1209" class="t sa_1209">1. </span><span id="t1p_1209" class="t sa_1209">OSVW MSR0: OSVW_ID_Length </span>
<span id="t1q_1209" class="t sc_1209">63 </span><span id="t1r_1209" class="t sc_1209">16 </span><span id="t1s_1209" class="t sc_1209">15 </span><span id="t1t_1209" class="t sc_1209">0 </span>
<span id="t1u_1209" class="t sc_1209">Reserved </span><span id="t1v_1209" class="t sc_1209">OSVW_ID_Length </span>
<span id="t1w_1209" class="t sd_1209">Bits </span><span id="t1x_1209" class="t sd_1209">Mnemonic </span><span id="t1y_1209" class="t sd_1209">Description </span>
<span id="t1z_1209" class="t sd_1209">Access type </span>
<span id="t20_1209" class="t se_1209">1 </span>
<span id="t21_1209" class="t sc_1209">63:16 </span><span id="t22_1209" class="t sc_1209">Reserved </span>
<span id="t23_1209" class="t sc_1209">15:0 </span><span id="t24_1209" class="t sc_1209">OSVW_ID_Length </span><span id="t25_1209" class="t sc_1209">Total length of the status vector OSVW_E in bits. </span><span id="t26_1209" class="t sc_1209">R/W </span>
<span id="t27_1209" class="t sc_1209">Note 1: MSR should be treated as read-only by operating system software. </span>
<span id="t28_1209" class="t sf_1209">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
