VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN VMMWTA_Example ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 0 0 ) ( 1000000.0 610000.0 ) ;

TRACKS X 7 DO 714 STEP 1400 LAYER METAL4 ;
TRACKS Y 7 DO 436 STEP 1400 LAYER METAL4 ;
TRACKS X 6 DO 714 STEP 1400 LAYER METAL3 ;
TRACKS Y 6 DO 436 STEP 1400 LAYER METAL3 ;
TRACKS X 5 DO 714 STEP 1400 LAYER METAL2 ;
TRACKS Y 5 DO 436 STEP 1400 LAYER METAL2 ;
TRACKS X 4 DO 714 STEP 1400 LAYER METAL1 ;
TRACKS Y 4 DO 436 STEP 1400 LAYER METAL1 ;
TRACKS X 3 DO 714 STEP 1400 LAYER METAL4 ;
TRACKS Y 3 DO 436 STEP 1400 LAYER METAL4 ;
TRACKS X 2 DO 714 STEP 1400 LAYER METAL3 ;
TRACKS Y 2 DO 436 STEP 1400 LAYER METAL3 ;
TRACKS X 1 DO 714 STEP 1400 LAYER METAL2 ;
TRACKS Y 1 DO 436 STEP 1400 LAYER METAL2 ;
TRACKS X 0 DO 714 STEP 1400 LAYER METAL1 ;
TRACKS Y 0 DO 436 STEP 1400 LAYER METAL1 ;

COMPONENTS 40 ;
- I_0_0 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 308700 203330 ) N ;
- I_0_1 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 328820 203330 ) N ;
- I_0_2 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 334970 203330 ) N ;
- I_0_3 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 308700 225330 ) N ;
- I_0_4 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 328820 225330 ) N ;
- I_0_5 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 334970 225330 ) N ;
- I_0_6 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 308700 247330 ) N ;
- I_0_7 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 328820 247330 ) N ;
- I_0_8 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 334970 247330 ) N ;
- I_0_9 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 308700 269330 ) N ;
- I_0_10 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 328820 269330 ) N ;
- I_0_11 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 334970 269330 ) N ;
- I_0_12 TSMC350nm_drainSelect01d3 + PLACED ( 355090 203330 ) N ;
- I_0_13 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 371750 203330 ) N ;
- I_0_14 TSMC350nm_drainSelect01d3 + PLACED ( 355090 225330 ) N ;
- I_0_15 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 371750 225330 ) N ;
- I_0_16 TSMC350nm_drainSelect01d3 + PLACED ( 355090 247330 ) N ;
- I_0_17 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 371750 247330 ) N ;
- I_0_18 TSMC350nm_drainSelect01d3 + PLACED ( 355090 269330 ) N ;
- I_0_19 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 371750 269330 ) N ;
- I_0_22 TSMC350nm_IndirectSwitches + PLACED ( 382060 291330 ) N ;
- I_0_23 TSMC350nm_IndirectSwitches + PLACED ( 409520 291330 ) N ;
- I_0_24 TSMC350nm_IndirectSwitches + PLACED ( 436980 291330 ) N ;
- I_0_25 TSMC350nm_IndirectSwitches + PLACED ( 464440 291330 ) N ;
- I_0_26 TSMC350nm_IndirectSwitches + PLACED ( 491900 291330 ) N ;
- I_0_27 TSMC350nm_IndirectSwitches + PLACED ( 519360 291330 ) N ;
- I_0_28 TSMC350nm_IndirectSwitches + PLACED ( 546820 291330 ) N ;
- I_0_29 TSMC350nm_IndirectSwitches + PLACED ( 574280 291330 ) N ;
- I_0_30 TSMC350nm_VinjDecode2to4_htile + PLACED ( 382060 321730 ) N ;
- I_0_31 TSMC350nm_VinjDecode2to4_htile + PLACED ( 436980 321730 ) N ;
- I_0_32 TSMC350nm_VinjDecode2to4_htile + PLACED ( 491900 321730 ) N ;
- I_0_33 TSMC350nm_VinjDecode2to4_htile + PLACED ( 546820 321730 ) N ;
- I_0_34 TSMC350nm_VinjDecode2to4_htile_A_bridge + PLACED ( 382060 343730 ) N ;
- I_0_35 TSMC350nm_VinjDecode2to4_htile_B_bridge + PLACED ( 436980 343730 ) N ;
- I_0_36 TSMC350nm_VinjDecode2to4_htile_C_bridge + PLACED ( 491900 343730 ) N ;
- I_0_37 TSMC350nm_VinjDecode2to4_htile_D_bridge + PLACED ( 546820 343730 ) N ;
- I_0_38 TSMC350nm_VinjDecode2to4_htile + PLACED ( 382060 353730 ) N ;
- I_0_39 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 436980 353730 ) N ;
- I_0_40 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 491900 353730 ) N ;
- I_0_41 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 546820 353730 ) N ;
END COMPONENTS

