Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Sep 15 20:36:40 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_ek_impl_1.twr lab3_ek_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 166.667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 57.7744%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
sync_R__i1/D                            |           No arrival time
sync_R__i0/D                            |           No arrival time
{sync_R__i0/SR   sync_R__i1/SR}         |           No arrival time
sync_R__i2/D                            |           No arrival time
sync_R__i3/D                            |           No arrival time
{sync_R__i3/SR   sync_R__i2/SR}         |           No arrival time
{scanner1/state_FSM_i8/SR   scanner1/state_FSM_i7/SR}                           
                                        |           No arrival time
{scanner1/state_FSM_i6/SR   scanner1/state_FSM_i5/SR}                           
                                        |           No arrival time
{scanner1/state_FSM_i4/SR   scanner1/state_FSM_i3/SR}                           
                                        |           No arrival time
{scanner1/state_FSM_i2/SR   scanner1/state_FSM_i1/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        15
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
R[0]                                    |                     input
R[1]                                    |                     input
R[2]                                    |                     input
R[3]                                    |                     input
reset                                   |                     input
seg_power[0]                            |                    output
seg_power[1]                            |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
bank/i523_4_lut/A	->	bank/i523_4_lut/Z

++++ Loop2
bank/i517_4_lut/A	->	bank/i517_4_lut/Z

++++ Loop3
bank/i513_4_lut/A	->	bank/i513_4_lut/Z

++++ Loop4
bank/i519_4_lut/A	->	bank/i519_4_lut/Z

++++ Loop5
bank/i515_4_lut/A	->	bank/i515_4_lut/Z

++++ Loop6
bank/i521_4_lut/A	->	bank/i521_4_lut/Z

++++ Loop7
bank/i505_4_lut/A	->	bank/i505_4_lut/Z

++++ Loop8
bank/i859_4_lut/A	->	bank/i859_4_lut/Z

++++ Loop9
scanner1/i501_3_lut_4_lut/A	->	scanner1/i501_3_lut_4_lut/Z

++++ Loop10
scanner1/i509_3_lut_4_lut/A	->	scanner1/i509_3_lut_4_lut/Z

++++ Loop11
scanner1/i969_4_lut/C	->	scanner1/i969_4_lut/Z

++++ Loop12
scanner1/i631_3_lut/B	->	scanner1/i631_3_lut/Z

++++ Loop13
scanner1/i16_4_lut/D	->	scanner1/i16_4_lut/Z

++++ Loop14
scanner1/i511_3_lut/A	->	scanner1/i511_3_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 166.667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |         166.667 ns |          6.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
debouncer/debounce_counter/count_241__i23/SR              
                                         |  151.849 ns 
bank/state_FSM_i3/D                      |  152.115 ns 
bank/state_FSM_i2/D                      |  152.168 ns 
bank/state_FSM_i1/D                      |  152.432 ns 
counter2/count_240__i23/SR               |  152.934 ns 
{debouncer/debounce_counter/count_241__i13/SR   debouncer/debounce_counter/count_241__i14/SR}              
                                         |  152.960 ns 
{debouncer/debounce_counter/count_241__i15/SR   debouncer/debounce_counter/count_241__i16/SR}              
                                         |  152.960 ns 
{debouncer/debounce_counter/count_241__i17/SR   debouncer/debounce_counter/count_241__i18/SR}              
                                         |  152.960 ns 
{debouncer/debounce_counter/count_241__i19/SR   debouncer/debounce_counter/count_241__i20/SR}              
                                         |  152.960 ns 
{debouncer/debounce_counter/count_241__i21/SR   debouncer/debounce_counter/count_241__i22/SR}              
                                         |  152.960 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : debouncer/debounce_counter/count_241__i21/Q  (SLICE_R22C5D)
Path End         : debouncer/debounce_counter/count_241__i23/SR  (SLICE_R22C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 77.5% (route), 22.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 151.848 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  39      
{debouncer/debounce_counter/count_241__i21/CK   debouncer/debounce_counter/count_241__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
debouncer/debounce_counter/count_241__i21/CK->debouncer/debounce_counter/count_241__i21/Q
                                          SLICE_R22C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
debouncer/debounce_counter/count[21]                         NET DELAY           3.186                 10.073  2       
debouncer/debounce_counter/i12_4_lut/C->debouncer/debounce_counter/i12_4_lut/Z
                                          SLICE_R21C3A       B0_TO_F0_DELAY      0.449                 10.522  1       
debouncer/debounce_counter/n30                               NET DELAY           2.168                 12.690  1       
debouncer/debounce_counter/i17_4_lut/C->debouncer/debounce_counter/i17_4_lut/Z
                                          SLICE_R21C4B       D0_TO_F0_DELAY      0.476                 13.166  1       
debouncer/debounce_counter/n1927                             NET DELAY           0.304                 13.470  1       
debouncer/debounce_counter/i6_4_lut/C->debouncer/debounce_counter/i6_4_lut/Z
                                          SLICE_R21C4B       C1_TO_F1_DELAY      0.449                 13.919  2       
debouncer/debounce_counter/n535                              NET DELAY           2.168                 16.087  2       
debouncer/debounce_counter/i2209_2_lut/A->debouncer/debounce_counter/i2209_2_lut/Z
                                          SLICE_R21C4C       D1_TO_F1_DELAY      0.449                 16.536  13      
debouncer/debounce_counter/n333                              NET DELAY           3.252                 19.788  13      
debouncer/debounce_counter/count_241__i23/SR
                                                             ENDPOINT            0.000                 19.788  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  39      
debouncer/debounce_counter/count_241__i23/CK
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(19.787)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  151.848  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scanner1/state_FSM_i2/Q  (SLICE_R16C5B)
Path End         : bank/state_FSM_i3/D  (SLICE_R17C4A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 152.114 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  39      
{scanner1/state_FSM_i2/CK   scanner1/state_FSM_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
scanner1/state_FSM_i2/CK->scanner1/state_FSM_i2/Q
                                          SLICE_R16C5B       CLK_TO_Q0_DELAY     1.388                  6.887  6       
scanner1/n155                                                NET DELAY           3.278                 10.165  6       
i3_4_lut/B->i3_4_lut/Z                    SLICE_R18C3A       A0_TO_F0_DELAY      0.449                 10.614  4       
scanner1/n252                                                NET DELAY           2.432                 13.046  4       
scanner1/i1_2_lut_3_lut/A->scanner1/i1_2_lut_3_lut/Z
                                          SLICE_R17C2B       C0_TO_F0_DELAY      0.449                 13.495  2       
scanner1/key_press_N_101                                     NET DELAY           2.168                 15.663  2       
scanner1/i16_4_lut/A->scanner1/i16_4_lut/Z
                                          SLICE_R16C3B       D0_TO_F0_DELAY      0.476                 16.139  1       
scanner1/n757                                                NET DELAY           0.304                 16.443  1       
scanner1/i631_3_lut/A->scanner1/i631_3_lut/Z
                                          SLICE_R16C3B       C1_TO_F1_DELAY      0.449                 16.892  5       
bank/key_press                                               NET DELAY           2.485                 19.377  5       
bank/i369_3_lut/C->bank/i369_3_lut/Z      SLICE_R17C4A       B1_TO_F1_DELAY      0.476                 19.853  1       
bank/n477                                                    NET DELAY           0.000                 19.853  1       
bank/state_FSM_i3/D                                          ENDPOINT            0.000                 19.853  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  39      
bank/state_FSM_i3/CK                                         CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(19.852)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  152.114  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scanner1/state_FSM_i2/Q  (SLICE_R16C5B)
Path End         : bank/state_FSM_i2/D  (SLICE_R17C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 74.2% (route), 25.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 152.167 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  39      
{scanner1/state_FSM_i2/CK   scanner1/state_FSM_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
scanner1/state_FSM_i2/CK->scanner1/state_FSM_i2/Q
                                          SLICE_R16C5B       CLK_TO_Q0_DELAY     1.388                  6.887  6       
scanner1/n155                                                NET DELAY           3.278                 10.165  6       
i3_4_lut/B->i3_4_lut/Z                    SLICE_R18C3A       A0_TO_F0_DELAY      0.449                 10.614  4       
scanner1/n252                                                NET DELAY           2.432                 13.046  4       
scanner1/i1_2_lut_3_lut/A->scanner1/i1_2_lut_3_lut/Z
                                          SLICE_R17C2B       C0_TO_F0_DELAY      0.449                 13.495  2       
scanner1/key_press_N_101                                     NET DELAY           2.168                 15.663  2       
scanner1/i16_4_lut/A->scanner1/i16_4_lut/Z
                                          SLICE_R16C3B       D0_TO_F0_DELAY      0.476                 16.139  1       
scanner1/n757                                                NET DELAY           0.304                 16.443  1       
scanner1/i631_3_lut/A->scanner1/i631_3_lut/Z
                                          SLICE_R16C3B       C1_TO_F1_DELAY      0.449                 16.892  5       
bank/key_press                                               NET DELAY           2.432                 19.324  5       
bank/i203_2_lut/A->bank/i203_2_lut/Z      SLICE_R17C4C       C0_TO_F0_DELAY      0.476                 19.800  1       
bank/n294                                                    NET DELAY           0.000                 19.800  1       
bank/state_FSM_i2/D                                          ENDPOINT            0.000                 19.800  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  39      
{bank/state_FSM_i2/CK   bank/state_FSM_i1/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(19.799)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  152.167  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scanner1/state_FSM_i2/Q  (SLICE_R16C5B)
Path End         : bank/state_FSM_i1/D  (SLICE_R17C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 73.7% (route), 26.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 152.431 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  39      
{scanner1/state_FSM_i2/CK   scanner1/state_FSM_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
scanner1/state_FSM_i2/CK->scanner1/state_FSM_i2/Q
                                          SLICE_R16C5B       CLK_TO_Q0_DELAY     1.388                  6.887  6       
scanner1/n155                                                NET DELAY           3.278                 10.165  6       
i3_4_lut/B->i3_4_lut/Z                    SLICE_R18C3A       A0_TO_F0_DELAY      0.449                 10.614  4       
scanner1/n252                                                NET DELAY           2.432                 13.046  4       
scanner1/i1_2_lut_3_lut/A->scanner1/i1_2_lut_3_lut/Z
                                          SLICE_R17C2B       C0_TO_F0_DELAY      0.449                 13.495  2       
scanner1/key_press_N_101                                     NET DELAY           2.168                 15.663  2       
scanner1/i16_4_lut/A->scanner1/i16_4_lut/Z
                                          SLICE_R16C3B       D0_TO_F0_DELAY      0.476                 16.139  1       
scanner1/n757                                                NET DELAY           0.304                 16.443  1       
scanner1/i631_3_lut/A->scanner1/i631_3_lut/Z
                                          SLICE_R16C3B       C1_TO_F1_DELAY      0.449                 16.892  5       
bank/key_press                                               NET DELAY           2.168                 19.060  5       
bank/i372_3_lut/A->bank/i372_3_lut/Z      SLICE_R17C4C       D1_TO_F1_DELAY      0.476                 19.536  1       
bank/n481                                                    NET DELAY           0.000                 19.536  1       
bank/state_FSM_i1/D                                          ENDPOINT            0.000                 19.536  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  39      
{bank/state_FSM_i2/CK   bank/state_FSM_i1/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(19.535)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  152.431  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_240__i16/Q  (SLICE_R13C5A)
Path End         : counter2/count_240__i23/SR  (SLICE_R13C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.7% (route), 24.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 152.933 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  39      
{counter2/count_240__i15/CK   counter2/count_240__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter2/count_240__i16/CK->counter2/count_240__i16/Q
                                          SLICE_R13C5A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter2/count[16]                                           NET DELAY           2.022                  8.909  2       
counter2/i6_2_lut/B->counter2/i6_2_lut/Z  SLICE_R14C5C       C0_TO_F0_DELAY      0.449                  9.358  1       
counter2/n26                                                 NET DELAY           2.168                 11.526  1       
counter2/i17_4_lut/C->counter2/i17_4_lut/Z
                                          SLICE_R14C5D       D1_TO_F1_DELAY      0.449                 11.975  1       
counter2/n37                                                 NET DELAY           2.168                 14.143  1       
counter2/i2_4_lut/B->counter2/i2_4_lut/Z  SLICE_R14C4B       D1_TO_F1_DELAY      0.476                 14.619  2       
debouncer/debounce_counter/n7                                NET DELAY           0.304                 14.923  2       
debouncer/debounce_counter/i2230_2_lut/B->debouncer/debounce_counter/i2230_2_lut/Z
                                          SLICE_R14C4C       C0_TO_F0_DELAY      0.449                 15.372  13      
debouncer/debounce_counter/n329                              NET DELAY           3.331                 18.703  13      
counter2/count_240__i23/SR                                   ENDPOINT            0.000                 18.703  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  39      
counter2/count_240__i23/CK                                   CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.702)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  152.933  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debouncer/debounce_counter/count_241__i21/Q  (SLICE_R22C5D)
Path End         : {debouncer/debounce_counter/count_241__i13/SR   debouncer/debounce_counter/count_241__i14/SR}  (SLICE_R22C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 152.959 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  39      
{debouncer/debounce_counter/count_241__i21/CK   debouncer/debounce_counter/count_241__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
debouncer/debounce_counter/count_241__i21/CK->debouncer/debounce_counter/count_241__i21/Q
                                          SLICE_R22C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
debouncer/debounce_counter/count[21]                         NET DELAY           3.186                 10.073  2       
debouncer/debounce_counter/i12_4_lut/C->debouncer/debounce_counter/i12_4_lut/Z
                                          SLICE_R21C3A       B0_TO_F0_DELAY      0.449                 10.522  1       
debouncer/debounce_counter/n30                               NET DELAY           2.168                 12.690  1       
debouncer/debounce_counter/i17_4_lut/C->debouncer/debounce_counter/i17_4_lut/Z
                                          SLICE_R21C4B       D0_TO_F0_DELAY      0.476                 13.166  1       
debouncer/debounce_counter/n1927                             NET DELAY           0.304                 13.470  1       
debouncer/debounce_counter/i6_4_lut/C->debouncer/debounce_counter/i6_4_lut/Z
                                          SLICE_R21C4B       C1_TO_F1_DELAY      0.449                 13.919  2       
debouncer/debounce_counter/n535                              NET DELAY           2.168                 16.087  2       
debouncer/debounce_counter/i2209_2_lut/A->debouncer/debounce_counter/i2209_2_lut/Z
                                          SLICE_R21C4C       D1_TO_F1_DELAY      0.449                 16.536  13      
debouncer/debounce_counter/n333                              NET DELAY           2.141                 18.677  13      
{debouncer/debounce_counter/count_241__i13/SR   debouncer/debounce_counter/count_241__i14/SR}
                                                             ENDPOINT            0.000                 18.677  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  39      
{debouncer/debounce_counter/count_241__i13/CK   debouncer/debounce_counter/count_241__i14/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.676)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  152.959  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debouncer/debounce_counter/count_241__i21/Q  (SLICE_R22C5D)
Path End         : {debouncer/debounce_counter/count_241__i15/SR   debouncer/debounce_counter/count_241__i16/SR}  (SLICE_R22C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 152.959 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  39      
{debouncer/debounce_counter/count_241__i21/CK   debouncer/debounce_counter/count_241__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
debouncer/debounce_counter/count_241__i21/CK->debouncer/debounce_counter/count_241__i21/Q
                                          SLICE_R22C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
debouncer/debounce_counter/count[21]                         NET DELAY           3.186                 10.073  2       
debouncer/debounce_counter/i12_4_lut/C->debouncer/debounce_counter/i12_4_lut/Z
                                          SLICE_R21C3A       B0_TO_F0_DELAY      0.449                 10.522  1       
debouncer/debounce_counter/n30                               NET DELAY           2.168                 12.690  1       
debouncer/debounce_counter/i17_4_lut/C->debouncer/debounce_counter/i17_4_lut/Z
                                          SLICE_R21C4B       D0_TO_F0_DELAY      0.476                 13.166  1       
debouncer/debounce_counter/n1927                             NET DELAY           0.304                 13.470  1       
debouncer/debounce_counter/i6_4_lut/C->debouncer/debounce_counter/i6_4_lut/Z
                                          SLICE_R21C4B       C1_TO_F1_DELAY      0.449                 13.919  2       
debouncer/debounce_counter/n535                              NET DELAY           2.168                 16.087  2       
debouncer/debounce_counter/i2209_2_lut/A->debouncer/debounce_counter/i2209_2_lut/Z
                                          SLICE_R21C4C       D1_TO_F1_DELAY      0.449                 16.536  13      
debouncer/debounce_counter/n333                              NET DELAY           2.141                 18.677  13      
{debouncer/debounce_counter/count_241__i15/SR   debouncer/debounce_counter/count_241__i16/SR}
                                                             ENDPOINT            0.000                 18.677  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  39      
{debouncer/debounce_counter/count_241__i15/CK   debouncer/debounce_counter/count_241__i16/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.676)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  152.959  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debouncer/debounce_counter/count_241__i21/Q  (SLICE_R22C5D)
Path End         : {debouncer/debounce_counter/count_241__i17/SR   debouncer/debounce_counter/count_241__i18/SR}  (SLICE_R22C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 152.959 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  39      
{debouncer/debounce_counter/count_241__i21/CK   debouncer/debounce_counter/count_241__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
debouncer/debounce_counter/count_241__i21/CK->debouncer/debounce_counter/count_241__i21/Q
                                          SLICE_R22C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
debouncer/debounce_counter/count[21]                         NET DELAY           3.186                 10.073  2       
debouncer/debounce_counter/i12_4_lut/C->debouncer/debounce_counter/i12_4_lut/Z
                                          SLICE_R21C3A       B0_TO_F0_DELAY      0.449                 10.522  1       
debouncer/debounce_counter/n30                               NET DELAY           2.168                 12.690  1       
debouncer/debounce_counter/i17_4_lut/C->debouncer/debounce_counter/i17_4_lut/Z
                                          SLICE_R21C4B       D0_TO_F0_DELAY      0.476                 13.166  1       
debouncer/debounce_counter/n1927                             NET DELAY           0.304                 13.470  1       
debouncer/debounce_counter/i6_4_lut/C->debouncer/debounce_counter/i6_4_lut/Z
                                          SLICE_R21C4B       C1_TO_F1_DELAY      0.449                 13.919  2       
debouncer/debounce_counter/n535                              NET DELAY           2.168                 16.087  2       
debouncer/debounce_counter/i2209_2_lut/A->debouncer/debounce_counter/i2209_2_lut/Z
                                          SLICE_R21C4C       D1_TO_F1_DELAY      0.449                 16.536  13      
debouncer/debounce_counter/n333                              NET DELAY           2.141                 18.677  13      
{debouncer/debounce_counter/count_241__i17/SR   debouncer/debounce_counter/count_241__i18/SR}
                                                             ENDPOINT            0.000                 18.677  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  39      
{debouncer/debounce_counter/count_241__i17/CK   debouncer/debounce_counter/count_241__i18/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.676)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  152.959  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debouncer/debounce_counter/count_241__i21/Q  (SLICE_R22C5D)
Path End         : {debouncer/debounce_counter/count_241__i19/SR   debouncer/debounce_counter/count_241__i20/SR}  (SLICE_R22C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 152.959 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  39      
{debouncer/debounce_counter/count_241__i21/CK   debouncer/debounce_counter/count_241__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
debouncer/debounce_counter/count_241__i21/CK->debouncer/debounce_counter/count_241__i21/Q
                                          SLICE_R22C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
debouncer/debounce_counter/count[21]                         NET DELAY           3.186                 10.073  2       
debouncer/debounce_counter/i12_4_lut/C->debouncer/debounce_counter/i12_4_lut/Z
                                          SLICE_R21C3A       B0_TO_F0_DELAY      0.449                 10.522  1       
debouncer/debounce_counter/n30                               NET DELAY           2.168                 12.690  1       
debouncer/debounce_counter/i17_4_lut/C->debouncer/debounce_counter/i17_4_lut/Z
                                          SLICE_R21C4B       D0_TO_F0_DELAY      0.476                 13.166  1       
debouncer/debounce_counter/n1927                             NET DELAY           0.304                 13.470  1       
debouncer/debounce_counter/i6_4_lut/C->debouncer/debounce_counter/i6_4_lut/Z
                                          SLICE_R21C4B       C1_TO_F1_DELAY      0.449                 13.919  2       
debouncer/debounce_counter/n535                              NET DELAY           2.168                 16.087  2       
debouncer/debounce_counter/i2209_2_lut/A->debouncer/debounce_counter/i2209_2_lut/Z
                                          SLICE_R21C4C       D1_TO_F1_DELAY      0.449                 16.536  13      
debouncer/debounce_counter/n333                              NET DELAY           2.141                 18.677  13      
{debouncer/debounce_counter/count_241__i19/SR   debouncer/debounce_counter/count_241__i20/SR}
                                                             ENDPOINT            0.000                 18.677  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  39      
{debouncer/debounce_counter/count_241__i19/CK   debouncer/debounce_counter/count_241__i20/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.676)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  152.959  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debouncer/debounce_counter/count_241__i21/Q  (SLICE_R22C5D)
Path End         : {debouncer/debounce_counter/count_241__i21/SR   debouncer/debounce_counter/count_241__i22/SR}  (SLICE_R22C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 152.959 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                  5.499  39      
{debouncer/debounce_counter/count_241__i21/CK   debouncer/debounce_counter/count_241__i22/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
debouncer/debounce_counter/count_241__i21/CK->debouncer/debounce_counter/count_241__i21/Q
                                          SLICE_R22C5D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
debouncer/debounce_counter/count[21]                         NET DELAY           3.186                 10.073  2       
debouncer/debounce_counter/i12_4_lut/C->debouncer/debounce_counter/i12_4_lut/Z
                                          SLICE_R21C3A       B0_TO_F0_DELAY      0.449                 10.522  1       
debouncer/debounce_counter/n30                               NET DELAY           2.168                 12.690  1       
debouncer/debounce_counter/i17_4_lut/C->debouncer/debounce_counter/i17_4_lut/Z
                                          SLICE_R21C4B       D0_TO_F0_DELAY      0.476                 13.166  1       
debouncer/debounce_counter/n1927                             NET DELAY           0.304                 13.470  1       
debouncer/debounce_counter/i6_4_lut/C->debouncer/debounce_counter/i6_4_lut/Z
                                          SLICE_R21C4B       C1_TO_F1_DELAY      0.449                 13.919  2       
debouncer/debounce_counter/n535                              NET DELAY           2.168                 16.087  2       
debouncer/debounce_counter/i2209_2_lut/A->debouncer/debounce_counter/i2209_2_lut/Z
                                          SLICE_R21C4C       D1_TO_F1_DELAY      0.449                 16.536  13      
debouncer/debounce_counter/n333                              NET DELAY           2.141                 18.677  13      
{debouncer/debounce_counter/count_241__i21/SR   debouncer/debounce_counter/count_241__i22/SR}
                                                             ENDPOINT            0.000                 18.677  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  39      
debouncer/debounce_counter/clk                               NET DELAY           5.499                172.165  39      
{debouncer/debounce_counter/count_241__i21/CK   debouncer/debounce_counter/count_241__i22/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.529)                171.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.636  
Arrival Time                                                                                        -(18.676)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  152.959  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
bank/state_FSM_i3/D                      |    1.743 ns 
debouncer/debounce_counter/new_clk/D     |    1.743 ns 
counter2/count_240__i16/D                |    1.913 ns 
counter2/count_240__i17/D                |    1.913 ns 
counter2/count_240__i18/D                |    1.913 ns 
counter2/count_240__i19/D                |    1.913 ns 
counter2/count_240__i20/D                |    1.913 ns 
counter2/count_240__i21/D                |    1.913 ns 
counter2/count_240__i22/D                |    1.913 ns 
counter2/count_240__i23/D                |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : bank/state_FSM_i2/Q  (SLICE_R17C4C)
Path End         : bank/state_FSM_i3/D  (SLICE_R17C4A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{bank/state_FSM_i2/CK   bank/state_FSM_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
bank/state_FSM_i2/CK->bank/state_FSM_i2/Q
                                          SLICE_R17C4C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
bank/n278[1]                                                 NET DELAY        0.712                  4.575  1       
bank/i369_3_lut/B->bank/i369_3_lut/Z      SLICE_R17C4A       D1_TO_F1_DELAY   0.252                  4.827  1       
bank/n477                                                    NET DELAY        0.000                  4.827  1       
bank/state_FSM_i3/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
bank/state_FSM_i3/CK                                         CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debouncer/debounce_counter/new_clk/Q  (SLICE_R21C4D)
Path End         : debouncer/debounce_counter/new_clk/D  (SLICE_R21C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
debouncer/debounce_counter/new_clk/CK                        CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debouncer/debounce_counter/new_clk/CK->debouncer/debounce_counter/new_clk/Q
                                          SLICE_R21C4D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
debouncer/debounce_counter/debounce_wait                     NET DELAY        0.712                  4.575  2       
debouncer/debounce_counter/i1_2_lut/A->debouncer/debounce_counter/i1_2_lut/Z
                                          SLICE_R21C4D       D0_TO_F0_DELAY   0.252                  4.827  1       
debouncer/debounce_counter/n539                              NET DELAY        0.000                  4.827  1       
debouncer/debounce_counter/new_clk/D                         ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
debouncer/debounce_counter/new_clk/CK                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_240__i16/Q  (SLICE_R13C5A)
Path End         : counter2/count_240__i16/D  (SLICE_R13C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i15/CK   counter2/count_240__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_240__i16/CK->counter2/count_240__i16/Q
                                          SLICE_R13C5A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[16]                                           NET DELAY        0.882                  4.745  2       
counter2/count_240_add_4_17/C1->counter2/count_240_add_4_17/S1
                                          SLICE_R13C5A       C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[16]                                            NET DELAY        0.000                  4.997  1       
counter2/count_240__i16/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i15/CK   counter2/count_240__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_240__i17/Q  (SLICE_R13C5B)
Path End         : counter2/count_240__i17/D  (SLICE_R13C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i17/CK   counter2/count_240__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_240__i17/CK->counter2/count_240__i17/Q
                                          SLICE_R13C5B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[17]                                           NET DELAY        0.882                  4.745  2       
counter2/count_240_add_4_19/C0->counter2/count_240_add_4_19/S0
                                          SLICE_R13C5B       C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[17]                                            NET DELAY        0.000                  4.997  1       
counter2/count_240__i17/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i17/CK   counter2/count_240__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_240__i18/Q  (SLICE_R13C5B)
Path End         : counter2/count_240__i18/D  (SLICE_R13C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i17/CK   counter2/count_240__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_240__i18/CK->counter2/count_240__i18/Q
                                          SLICE_R13C5B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[18]                                           NET DELAY        0.882                  4.745  2       
counter2/count_240_add_4_19/C1->counter2/count_240_add_4_19/S1
                                          SLICE_R13C5B       C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[18]                                            NET DELAY        0.000                  4.997  1       
counter2/count_240__i18/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i17/CK   counter2/count_240__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_240__i19/Q  (SLICE_R13C5C)
Path End         : counter2/count_240__i19/D  (SLICE_R13C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i19/CK   counter2/count_240__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_240__i19/CK->counter2/count_240__i19/Q
                                          SLICE_R13C5C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[19]                                           NET DELAY        0.882                  4.745  2       
counter2/count_240_add_4_21/C0->counter2/count_240_add_4_21/S0
                                          SLICE_R13C5C       C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[19]                                            NET DELAY        0.000                  4.997  1       
counter2/count_240__i19/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i19/CK   counter2/count_240__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_240__i20/Q  (SLICE_R13C5C)
Path End         : counter2/count_240__i20/D  (SLICE_R13C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i19/CK   counter2/count_240__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_240__i20/CK->counter2/count_240__i20/Q
                                          SLICE_R13C5C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[20]                                           NET DELAY        0.882                  4.745  2       
counter2/count_240_add_4_21/C1->counter2/count_240_add_4_21/S1
                                          SLICE_R13C5C       C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[20]                                            NET DELAY        0.000                  4.997  1       
counter2/count_240__i20/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i19/CK   counter2/count_240__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_240__i21/Q  (SLICE_R13C5D)
Path End         : counter2/count_240__i21/D  (SLICE_R13C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i21/CK   counter2/count_240__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_240__i21/CK->counter2/count_240__i21/Q
                                          SLICE_R13C5D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[21]                                           NET DELAY        0.882                  4.745  2       
counter2/count_240_add_4_23/C0->counter2/count_240_add_4_23/S0
                                          SLICE_R13C5D       C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[21]                                            NET DELAY        0.000                  4.997  1       
counter2/count_240__i21/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i21/CK   counter2/count_240__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_240__i22/Q  (SLICE_R13C5D)
Path End         : counter2/count_240__i22/D  (SLICE_R13C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i21/CK   counter2/count_240__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_240__i22/CK->counter2/count_240__i22/Q
                                          SLICE_R13C5D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter2/count[22]                                           NET DELAY        0.882                  4.745  2       
counter2/count_240_add_4_23/C1->counter2/count_240_add_4_23/S1
                                          SLICE_R13C5D       C1_TO_F1_DELAY   0.252                  4.997  1       
counter2/n101[22]                                            NET DELAY        0.000                  4.997  1       
counter2/count_240__i22/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
{counter2/count_240__i21/CK   counter2/count_240__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter2/count_240__i23/Q  (SLICE_R13C6A)
Path End         : counter2/count_240__i23/D  (SLICE_R13C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
counter2/count_240__i23/CK                                   CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter2/count_240__i23/CK->counter2/count_240__i23/Q
                                          SLICE_R13C6A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter2/count[23]                                           NET DELAY        0.882                  4.745  2       
counter2/count_240_add_4_25/C0->counter2/count_240_add_4_25/S0
                                          SLICE_R13C6A       C0_TO_F0_DELAY   0.252                  4.997  1       
counter2/n101[23]                                            NET DELAY        0.000                  4.997  1       
counter2/count_240__i23/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  40      
debouncer/debounce_counter/clk                               NET DELAY        3.084                  3.084  40      
counter2/count_240__i23/CK                                   CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



