Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Sep 17 12:14:53 2021
| Host         : DESKTOP-7S00QLE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spi_register_bank_top_control_sets_placed.rpt
| Design       : spi_register_bank_top
| Device       : xc7a35ti
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            5 |
| Yes          | No                    | No                     |              32 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              51 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | spi_slave_inst_a/MISO_next                | spi_slave_inst_a/p_0_in                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | spi_slave_inst_a/msgbitcnt_reg[5]_i_1_n_0 | spi_slave_inst_a/p_0_in                         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | spi_slave_inst_a/readwritedata_cnt_next   | spi_slave_inst_a/p_0_in                         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                           | spi_slave_inst_a/addrcmnd_cnt_reg_reg[2]_0      |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG |                                           | spi_slave_inst_a/readwritedata_cnt_reg_reg[2]_0 |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | spi_slave_inst_a/WRITE_DATA_next          | spi_slave_inst_a/p_0_in                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | string_module1_enable_reg                 |                                                 |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | string_module2_enable_reg                 |                                                 |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | spi_slave_inst_a/msgbitcnt_next17_out     | spi_slave_inst_a/p_0_in                         |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG |                                           |                                                 |               11 |             36 |         3.27 |
+----------------+-------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


