$comment
	File created using the following command:
		vcd file Shifter8bit.msim.vcd -direction
$end
$date
	Fri Apr 17 15:24:56 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Shifter8bit_vlg_vec_tst $end
$var reg 8 ! B [7:0] $end
$var reg 1 " IL $end
$var reg 1 # IR $end
$var reg 1 $ S0 $end
$var reg 1 % S1 $end
$var wire 1 & H [7] $end
$var wire 1 ' H [6] $end
$var wire 1 ( H [5] $end
$var wire 1 ) H [4] $end
$var wire 1 * H [3] $end
$var wire 1 + H [2] $end
$var wire 1 , H [1] $end
$var wire 1 - H [0] $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 5 B[7]~input_o $end
$var wire 1 6 IR~input_o $end
$var wire 1 7 S1~input_o $end
$var wire 1 8 S0~input_o $end
$var wire 1 9 B[6]~input_o $end
$var wire 1 : inst2|inst~0_combout $end
$var wire 1 ; B[5]~input_o $end
$var wire 1 < inst3|inst~0_combout $end
$var wire 1 = B[4]~input_o $end
$var wire 1 > inst4|inst~0_combout $end
$var wire 1 ? B[3]~input_o $end
$var wire 1 @ inst5|inst~0_combout $end
$var wire 1 A B[2]~input_o $end
$var wire 1 B inst6|inst~0_combout $end
$var wire 1 C B[1]~input_o $end
$var wire 1 D inst7|inst~0_combout $end
$var wire 1 E B[0]~input_o $end
$var wire 1 F inst8|inst~0_combout $end
$var wire 1 G IL~input_o $end
$var wire 1 H inst9|inst~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10011001 !
0"
0#
0$
0%
1-
0,
0+
1*
1)
0(
0'
1&
0.
1/
x0
11
12
13
04
15
06
07
08
09
1:
0;
0<
1=
0>
1?
1@
0A
1B
0C
0D
1E
0F
0G
1H
$end
#100000
1$
18
0H
1D
0@
1<
0:
0&
1'
0)
1+
0-
#200000
1%
0$
17
08
1F
0D
0B
1@
1>
0<
0'
1(
1)
0*
0+
1,
#300000
1$
18
1H
1D
1B
1<
1:
1&
1'
1*
1+
1-
#400000
1"
1#
0%
0$
1G
16
07
08
0F
0D
0>
0<
0'
0(
0+
0,
#500000
1$
18
0H
1D
0@
1<
1'
0)
1+
0-
#600000
1%
0$
17
08
1H
1F
0D
0B
1@
1>
0<
0:
0&
0'
1(
1)
0*
0+
1,
1-
#700000
1$
18
1D
1B
1<
1:
1&
1'
1*
1+
#800000
