\doxysubsubsubsection{MSI Clock Range}
\hypertarget{group__RCC__MSI__Clock__Range}{}\label{group__RCC__MSI__Clock__Range}\index{MSI Clock Range@{MSI Clock Range}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__MSI__Clock__Range_ga3a266a56e6a43bdaef4bbcc1eee4c360}{RCC\+\_\+\+MSIRANGE\+\_\+0}}~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+0
\item 
\#define \mbox{\hyperlink{group__RCC__MSI__Clock__Range_ga90601d6a9beb6a00245ecbf193d0ece5}{RCC\+\_\+\+MSIRANGE\+\_\+1}}~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+1
\item 
\#define \mbox{\hyperlink{group__RCC__MSI__Clock__Range_gafa12a5d5063914b4aa66c8f12324926e}{RCC\+\_\+\+MSIRANGE\+\_\+2}}~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+2
\item 
\#define \mbox{\hyperlink{group__RCC__MSI__Clock__Range_ga2eb0f8e9e5800747454d52f5497dea57}{RCC\+\_\+\+MSIRANGE\+\_\+3}}~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+3
\item 
\#define \mbox{\hyperlink{group__RCC__MSI__Clock__Range_gab5ca16a71f018ae2ceb5bcef29434f1c}{RCC\+\_\+\+MSIRANGE\+\_\+4}}~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+4
\item 
\#define \mbox{\hyperlink{group__RCC__MSI__Clock__Range_gabcd068b50d4fdfb3529272fbb169ebb1}{RCC\+\_\+\+MSIRANGE\+\_\+5}}~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+5
\item 
\#define \mbox{\hyperlink{group__RCC__MSI__Clock__Range_ga7f6e3de13b041244869fba14585c43fe}{RCC\+\_\+\+MSIRANGE\+\_\+6}}~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+6
\item 
\#define \mbox{\hyperlink{group__RCC__MSI__Clock__Range_gaf0095aea854bcebdeaf424884611fdf7}{RCC\+\_\+\+MSIRANGE\+\_\+7}}~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+7
\item 
\#define \mbox{\hyperlink{group__RCC__MSI__Clock__Range_ga2486a2c68d9d1660cee46db8ff2d8a7e}{RCC\+\_\+\+MSIRANGE\+\_\+8}}~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+8
\item 
\#define \mbox{\hyperlink{group__RCC__MSI__Clock__Range_gabff618662f94da794a4c4485d2c46eb0}{RCC\+\_\+\+MSIRANGE\+\_\+9}}~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+9
\item 
\#define \mbox{\hyperlink{group__RCC__MSI__Clock__Range_ga74f652762f6663ff0255004a5dcaf249}{RCC\+\_\+\+MSIRANGE\+\_\+10}}~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+10
\item 
\#define \mbox{\hyperlink{group__RCC__MSI__Clock__Range_gac64bbb470bd6b2658b0723453bcfcff4}{RCC\+\_\+\+MSIRANGE\+\_\+11}}~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+11
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__MSI__Clock__Range_ga3a266a56e6a43bdaef4bbcc1eee4c360}\label{group__RCC__MSI__Clock__Range_ga3a266a56e6a43bdaef4bbcc1eee4c360} 
\index{MSI Clock Range@{MSI Clock Range}!RCC\_MSIRANGE\_0@{RCC\_MSIRANGE\_0}}
\index{RCC\_MSIRANGE\_0@{RCC\_MSIRANGE\_0}!MSI Clock Range@{MSI Clock Range}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MSIRANGE\_0}{RCC\_MSIRANGE\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MSIRANGE\+\_\+0~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+0}

MSI = 100 KHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00534}{534}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MSI__Clock__Range_ga90601d6a9beb6a00245ecbf193d0ece5}\label{group__RCC__MSI__Clock__Range_ga90601d6a9beb6a00245ecbf193d0ece5} 
\index{MSI Clock Range@{MSI Clock Range}!RCC\_MSIRANGE\_1@{RCC\_MSIRANGE\_1}}
\index{RCC\_MSIRANGE\_1@{RCC\_MSIRANGE\_1}!MSI Clock Range@{MSI Clock Range}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MSIRANGE\_1}{RCC\_MSIRANGE\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MSIRANGE\+\_\+1~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+1}

MSI = 200 KHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00535}{535}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MSI__Clock__Range_ga74f652762f6663ff0255004a5dcaf249}\label{group__RCC__MSI__Clock__Range_ga74f652762f6663ff0255004a5dcaf249} 
\index{MSI Clock Range@{MSI Clock Range}!RCC\_MSIRANGE\_10@{RCC\_MSIRANGE\_10}}
\index{RCC\_MSIRANGE\_10@{RCC\_MSIRANGE\_10}!MSI Clock Range@{MSI Clock Range}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MSIRANGE\_10}{RCC\_MSIRANGE\_10}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MSIRANGE\+\_\+10~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+10}

MSI = 32 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00544}{544}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MSI__Clock__Range_gac64bbb470bd6b2658b0723453bcfcff4}\label{group__RCC__MSI__Clock__Range_gac64bbb470bd6b2658b0723453bcfcff4} 
\index{MSI Clock Range@{MSI Clock Range}!RCC\_MSIRANGE\_11@{RCC\_MSIRANGE\_11}}
\index{RCC\_MSIRANGE\_11@{RCC\_MSIRANGE\_11}!MSI Clock Range@{MSI Clock Range}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MSIRANGE\_11}{RCC\_MSIRANGE\_11}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MSIRANGE\+\_\+11~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+11}

MSI = 48 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00545}{545}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MSI__Clock__Range_gafa12a5d5063914b4aa66c8f12324926e}\label{group__RCC__MSI__Clock__Range_gafa12a5d5063914b4aa66c8f12324926e} 
\index{MSI Clock Range@{MSI Clock Range}!RCC\_MSIRANGE\_2@{RCC\_MSIRANGE\_2}}
\index{RCC\_MSIRANGE\_2@{RCC\_MSIRANGE\_2}!MSI Clock Range@{MSI Clock Range}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MSIRANGE\_2}{RCC\_MSIRANGE\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MSIRANGE\+\_\+2~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+2}

MSI = 400 KHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00536}{536}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MSI__Clock__Range_ga2eb0f8e9e5800747454d52f5497dea57}\label{group__RCC__MSI__Clock__Range_ga2eb0f8e9e5800747454d52f5497dea57} 
\index{MSI Clock Range@{MSI Clock Range}!RCC\_MSIRANGE\_3@{RCC\_MSIRANGE\_3}}
\index{RCC\_MSIRANGE\_3@{RCC\_MSIRANGE\_3}!MSI Clock Range@{MSI Clock Range}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MSIRANGE\_3}{RCC\_MSIRANGE\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MSIRANGE\+\_\+3~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+3}

MSI = 800 KHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00537}{537}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MSI__Clock__Range_gab5ca16a71f018ae2ceb5bcef29434f1c}\label{group__RCC__MSI__Clock__Range_gab5ca16a71f018ae2ceb5bcef29434f1c} 
\index{MSI Clock Range@{MSI Clock Range}!RCC\_MSIRANGE\_4@{RCC\_MSIRANGE\_4}}
\index{RCC\_MSIRANGE\_4@{RCC\_MSIRANGE\_4}!MSI Clock Range@{MSI Clock Range}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MSIRANGE\_4}{RCC\_MSIRANGE\_4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MSIRANGE\+\_\+4~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+4}

MSI = 1 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00538}{538}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MSI__Clock__Range_gabcd068b50d4fdfb3529272fbb169ebb1}\label{group__RCC__MSI__Clock__Range_gabcd068b50d4fdfb3529272fbb169ebb1} 
\index{MSI Clock Range@{MSI Clock Range}!RCC\_MSIRANGE\_5@{RCC\_MSIRANGE\_5}}
\index{RCC\_MSIRANGE\_5@{RCC\_MSIRANGE\_5}!MSI Clock Range@{MSI Clock Range}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MSIRANGE\_5}{RCC\_MSIRANGE\_5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MSIRANGE\+\_\+5~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+5}

MSI = 2 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00539}{539}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MSI__Clock__Range_ga7f6e3de13b041244869fba14585c43fe}\label{group__RCC__MSI__Clock__Range_ga7f6e3de13b041244869fba14585c43fe} 
\index{MSI Clock Range@{MSI Clock Range}!RCC\_MSIRANGE\_6@{RCC\_MSIRANGE\_6}}
\index{RCC\_MSIRANGE\_6@{RCC\_MSIRANGE\_6}!MSI Clock Range@{MSI Clock Range}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MSIRANGE\_6}{RCC\_MSIRANGE\_6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MSIRANGE\+\_\+6~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+6}

MSI = 4 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00540}{540}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MSI__Clock__Range_gaf0095aea854bcebdeaf424884611fdf7}\label{group__RCC__MSI__Clock__Range_gaf0095aea854bcebdeaf424884611fdf7} 
\index{MSI Clock Range@{MSI Clock Range}!RCC\_MSIRANGE\_7@{RCC\_MSIRANGE\_7}}
\index{RCC\_MSIRANGE\_7@{RCC\_MSIRANGE\_7}!MSI Clock Range@{MSI Clock Range}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MSIRANGE\_7}{RCC\_MSIRANGE\_7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MSIRANGE\+\_\+7~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+7}

MSI = 8 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00541}{541}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MSI__Clock__Range_ga2486a2c68d9d1660cee46db8ff2d8a7e}\label{group__RCC__MSI__Clock__Range_ga2486a2c68d9d1660cee46db8ff2d8a7e} 
\index{MSI Clock Range@{MSI Clock Range}!RCC\_MSIRANGE\_8@{RCC\_MSIRANGE\_8}}
\index{RCC\_MSIRANGE\_8@{RCC\_MSIRANGE\_8}!MSI Clock Range@{MSI Clock Range}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MSIRANGE\_8}{RCC\_MSIRANGE\_8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MSIRANGE\+\_\+8~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+8}

MSI = 16 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00542}{542}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MSI__Clock__Range_gabff618662f94da794a4c4485d2c46eb0}\label{group__RCC__MSI__Clock__Range_gabff618662f94da794a4c4485d2c46eb0} 
\index{MSI Clock Range@{MSI Clock Range}!RCC\_MSIRANGE\_9@{RCC\_MSIRANGE\_9}}
\index{RCC\_MSIRANGE\_9@{RCC\_MSIRANGE\_9}!MSI Clock Range@{MSI Clock Range}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MSIRANGE\_9}{RCC\_MSIRANGE\_9}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MSIRANGE\+\_\+9~LL\+\_\+\+RCC\+\_\+\+MSIRANGE\+\_\+9}

MSI = 24 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00543}{543}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

