
ldm_gcc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <main>:
   0:	e05f000f 	subs	r0, pc, pc
   4:	e59fd000 	ldr	sp, [pc]	; c <val>
   8:	ea000000 	b	10 <next>

0000000c <val>:
   c:	befffae8 	.word	0xbefffae8

00000010 <next>:
  10:	e59f1000 	ldr	r1, [pc]	; 18 <val1>
  14:	ea000000 	b	1c <next1>

00000018 <val1>:
  18:	d8f16ad9 	.word	0xd8f16ad9

0000001c <next1>:
  1c:	e59f2000 	ldr	r2, [pc]	; 24 <val2>
  20:	ea000000 	b	28 <next2>

00000024 <val2>:
  24:	c386bbc2 	.word	0xc386bbc2

00000028 <next2>:
  28:	e59f3000 	ldr	r3, [pc]	; 30 <val3>
  2c:	ea000000 	b	34 <next3>

00000030 <val3>:
  30:	414c3424 	.word	0x414c3424

00000034 <next3>:
  34:	e59f4000 	ldr	r4, [pc]	; 3c <val4>
  38:	ea000000 	b	40 <next4>

0000003c <val4>:
  3c:	7ed4d578 	.word	0x7ed4d578

00000040 <next4>:
  40:	e59f5000 	ldr	r5, [pc]	; 48 <val5>
  44:	ea000000 	b	4c <next5>

00000048 <val5>:
  48:	7311d8af 	.word	0x7311d8af

0000004c <next5>:
  4c:	e59f6000 	ldr	r6, [pc]	; 54 <val6>
  50:	ea000000 	b	58 <next6>

00000054 <val6>:
  54:	a6cecc0c 	.word	0xa6cecc0c

00000058 <next6>:
  58:	e59f7000 	ldr	r7, [pc]	; 60 <val7>
  5c:	ea000000 	b	64 <next7>

00000060 <val7>:
  60:	c9e9c606 	.word	0xc9e9c606

00000064 <next7>:
  64:	e59f8000 	ldr	r8, [pc]	; 6c <val8>
  68:	ea000000 	b	70 <next8>

0000006c <val8>:
  6c:	18072e90 	.word	0x18072e90

00000070 <next8>:
  70:	e59f9000 	ldr	r9, [pc]	; 78 <val9>
  74:	ea000000 	b	7c <next9>

00000078 <val9>:
  78:	0741c7bd 	.word	0x0741c7bd

0000007c <next9>:
  7c:	e59fa000 	ldr	sl, [pc]	; 84 <val10>
  80:	ea000000 	b	88 <next10>

00000084 <val10>:
  84:	d5f4b3ac 	.word	0xd5f4b3ac

00000088 <next10>:
  88:	e59fb000 	ldr	fp, [pc]	; 90 <val11>
  8c:	ea000000 	b	94 <next11>

00000090 <val11>:
  90:	6ec9d294 	.word	0x6ec9d294

00000094 <next11>:
  94:	e59fc000 	ldr	ip, [pc]	; 9c <val12>
  98:	ea000000 	b	a0 <next12>

0000009c <val12>:
  9c:	c324c998 	.word	0xc324c998

000000a0 <next12>:
  a0:	e59fe000 	ldr	lr, [pc]	; a8 <val14>
  a4:	ea000000 	b	ac <next14>

000000a8 <val14>:
  a8:	008a05b7 	.word	0x008a05b7

000000ac <next14>:
  ac:	e59f1000 	ldr	r1, [pc]	; b4 <val15>
  b0:	ea000000 	b	b8 <next15>

000000b4 <val15>:
  b4:	00000002 	.word	0x00000002

000000b8 <next15>:
  b8:	e50d1000 	str	r1, [sp, #-0]
  bc:	e59f1000 	ldr	r1, [pc]	; c4 <val16>
  c0:	ea000000 	b	c8 <next16>

000000c4 <val16>:
  c4:	00000003 	.word	0x00000003

000000c8 <next16>:
  c8:	e50d1004 	str	r1, [sp, #-4]
  cc:	e59f1000 	ldr	r1, [pc]	; d4 <val17>
  d0:	ea000000 	b	d8 <next17>

000000d4 <val17>:
  d4:	00000005 	.word	0x00000005

000000d8 <next17>:
  d8:	e50d1008 	str	r1, [sp, #-8]
  dc:	e59f1000 	ldr	r1, [pc]	; e4 <val18>
  e0:	ea000000 	b	e8 <next18>

000000e4 <val18>:
  e4:	00000007 	.word	0x00000007

000000e8 <next18>:
  e8:	e50d100c 	str	r1, [sp, #-12]
  ec:	e59f1000 	ldr	r1, [pc]	; f4 <val19>
  f0:	ea000000 	b	f8 <next19>

000000f4 <val19>:
  f4:	0000000b 	.word	0x0000000b

000000f8 <next19>:
  f8:	e50d1010 	str	r1, [sp, #-16]
  fc:	e59f1000 	ldr	r1, [pc]	; 104 <val20>
 100:	ea000000 	b	108 <next20>

00000104 <val20>:
 104:	0000000d 	.word	0x0000000d

00000108 <next20>:
 108:	e50d1014 	str	r1, [sp, #-20]
 10c:	e59f1000 	ldr	r1, [pc]	; 114 <val21>
 110:	ea000000 	b	118 <next21>

00000114 <val21>:
 114:	00000011 	.word	0x00000011

00000118 <next21>:
 118:	e50d1018 	str	r1, [sp, #-24]
 11c:	e59f1000 	ldr	r1, [pc]	; 124 <val22>
 120:	ea000000 	b	128 <next22>

00000124 <val22>:
 124:	00000013 	.word	0x00000013

00000128 <next22>:
 128:	e50d101c 	str	r1, [sp, #-28]
 12c:	e59f1000 	ldr	r1, [pc]	; 134 <val23>
 130:	ea000000 	b	138 <next23>

00000134 <val23>:
 134:	00000017 	.word	0x00000017

00000138 <next23>:
 138:	e50d1020 	str	r1, [sp, #-32]
 13c:	e59f1000 	ldr	r1, [pc]	; 144 <val24>
 140:	ea000000 	b	148 <next24>

00000144 <val24>:
 144:	0000001b 	.word	0x0000001b

00000148 <next24>:
 148:	e50d1024 	str	r1, [sp, #-36]	; 0x24
 14c:	e59f1000 	ldr	r1, [pc]	; 154 <val25>
 150:	ea000000 	b	158 <next25>

00000154 <val25>:
 154:	0000001d 	.word	0x0000001d

00000158 <next25>:
 158:	e50d1028 	str	r1, [sp, #-40]	; 0x28
 15c:	e59f1000 	ldr	r1, [pc]	; 164 <val26>
 160:	ea000000 	b	168 <next26>

00000164 <val26>:
 164:	0000001f 	.word	0x0000001f

00000168 <next26>:
 168:	e50d102c 	str	r1, [sp, #-44]	; 0x2c
 16c:	e59f1000 	ldr	r1, [pc]	; 174 <val27>
 170:	ea000000 	b	178 <next27>

00000174 <val27>:
 174:	00000025 	.word	0x00000025

00000178 <next27>:
 178:	e50d1030 	str	r1, [sp, #-48]	; 0x30
 17c:	e59f1000 	ldr	r1, [pc]	; 184 <val28>
 180:	ea000000 	b	188 <next28>

00000184 <val28>:
 184:	00000029 	.word	0x00000029

00000188 <next28>:
 188:	e50d1034 	str	r1, [sp, #-52]	; 0x34
 18c:	e59f1000 	ldr	r1, [pc]	; 194 <val29>
 190:	ea000000 	b	198 <next29>

00000194 <val29>:
 194:	0000002b 	.word	0x0000002b

00000198 <next29>:
 198:	e50d1038 	str	r1, [sp, #-56]	; 0x38
 19c:	e59f1000 	ldr	r1, [pc]	; 1a4 <val30>
 1a0:	ea000000 	b	1a8 <next30>

000001a4 <val30>:
 1a4:	0000002f 	.word	0x0000002f

000001a8 <next30>:
 1a8:	e50d103c 	str	r1, [sp, #-60]	; 0x3c
 1ac:	e59f1000 	ldr	r1, [pc]	; 1b4 <val31>
 1b0:	ea000000 	b	1b8 <next31>

000001b4 <val31>:
 1b4:	00000035 	.word	0x00000035

000001b8 <next31>:
 1b8:	e50d1040 	str	r1, [sp, #-64]	; 0x40
 1bc:	e59f1000 	ldr	r1, [pc]	; 1c4 <val32>
 1c0:	ea000000 	b	1c8 <next32>

000001c4 <val32>:
 1c4:	00000039 	.word	0x00000039

000001c8 <next32>:
 1c8:	e50d1044 	str	r1, [sp, #-68]	; 0x44
 1cc:	e83d5fff 	ldmda	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 1d0:	e0811001 	add	r1, r1, r1
 1d4:	e0811002 	add	r1, r1, r2
 1d8:	e0400000 	sub	r0, r0, r0
 1dc:	e2802002 	add	r2, r0, #2
 1e0:	e0030293 	mul	r3, r3, r2
 1e4:	e0811003 	add	r1, r1, r3
 1e8:	e2802003 	add	r2, r0, #3
 1ec:	e0040294 	mul	r4, r4, r2
 1f0:	e0811004 	add	r1, r1, r4
 1f4:	e2802004 	add	r2, r0, #4
 1f8:	e0050295 	mul	r5, r5, r2
 1fc:	e0811005 	add	r1, r1, r5
 200:	e2802005 	add	r2, r0, #5
 204:	e0060296 	mul	r6, r6, r2
 208:	e0811006 	add	r1, r1, r6
 20c:	e2802006 	add	r2, r0, #6
 210:	e0070297 	mul	r7, r7, r2
 214:	e0811007 	add	r1, r1, r7
 218:	e2802007 	add	r2, r0, #7
 21c:	e0080298 	mul	r8, r8, r2
 220:	e0811008 	add	r1, r1, r8
 224:	e2802008 	add	r2, r0, #8
 228:	e0090299 	mul	r9, r9, r2
 22c:	e0811009 	add	r1, r1, r9
 230:	e2802009 	add	r2, r0, #9
 234:	e00a029a 	mul	sl, sl, r2
 238:	e081100a 	add	r1, r1, sl
 23c:	e280200a 	add	r2, r0, #10
 240:	e00b029b 	mul	fp, fp, r2
 244:	e081100b 	add	r1, r1, fp
 248:	e280200b 	add	r2, r0, #11
 24c:	e00c029c 	mul	ip, ip, r2
 250:	e081100c 	add	r1, r1, ip
 254:	e280200c 	add	r2, r0, #12
 258:	e00d029d 	mul	sp, sp, r2
 25c:	e081100d 	add	r1, r1, sp
 260:	e280200d 	add	r2, r0, #13
 264:	e00e029e 	mul	lr, lr, r2
 268:	e081100e 	add	r1, r1, lr
 26c:	e081100d 	add	r1, r1, sp
 270:	e51fd26c 	ldr	sp, [pc, #-620]	; c <val>
 274:	091d0710 	ldmdbeq	sp, {r4, r8, r9, sl}
 278:	e280200e 	add	r2, r0, #14
 27c:	e0040294 	mul	r4, r4, r2
 280:	e0811004 	add	r1, r1, r4
 284:	e280200f 	add	r2, r0, #15
 288:	e0080298 	mul	r8, r8, r2
 28c:	e0811008 	add	r1, r1, r8
 290:	e2802010 	add	r2, r0, #16
 294:	e0090299 	mul	r9, r9, r2
 298:	e0811009 	add	r1, r1, r9
 29c:	e2802011 	add	r2, r0, #17
 2a0:	e00a029a 	mul	sl, sl, r2
 2a4:	e081100a 	add	r1, r1, sl
 2a8:	e88d7fff 	stm	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}
 2ac:	e0811001 	add	r1, r1, r1
 2b0:	e0811002 	add	r1, r1, r2
 2b4:	e0400000 	sub	r0, r0, r0
 2b8:	e2802002 	add	r2, r0, #2
 2bc:	e0030293 	mul	r3, r3, r2
 2c0:	e0811003 	add	r1, r1, r3
 2c4:	e2802003 	add	r2, r0, #3
 2c8:	e0040294 	mul	r4, r4, r2
 2cc:	e0811004 	add	r1, r1, r4
 2d0:	e2802004 	add	r2, r0, #4
 2d4:	e0050295 	mul	r5, r5, r2
 2d8:	e0811005 	add	r1, r1, r5
 2dc:	e2802005 	add	r2, r0, #5
 2e0:	e0060296 	mul	r6, r6, r2
 2e4:	e0811006 	add	r1, r1, r6
 2e8:	e2802006 	add	r2, r0, #6
 2ec:	e0070297 	mul	r7, r7, r2
 2f0:	e0811007 	add	r1, r1, r7
 2f4:	e2802007 	add	r2, r0, #7
 2f8:	e0080298 	mul	r8, r8, r2
 2fc:	e0811008 	add	r1, r1, r8
 300:	e2802008 	add	r2, r0, #8
 304:	e0090299 	mul	r9, r9, r2
 308:	e0811009 	add	r1, r1, r9
 30c:	e2802009 	add	r2, r0, #9
 310:	e00a029a 	mul	sl, sl, r2
 314:	e081100a 	add	r1, r1, sl
 318:	e280200a 	add	r2, r0, #10
 31c:	e00b029b 	mul	fp, fp, r2
 320:	e081100b 	add	r1, r1, fp
 324:	e280200b 	add	r2, r0, #11
 328:	e00c029c 	mul	ip, ip, r2
 32c:	e081100c 	add	r1, r1, ip
 330:	e280200c 	add	r2, r0, #12
 334:	e00d029d 	mul	sp, sp, r2
 338:	e081100d 	add	r1, r1, sp
 33c:	e280200d 	add	r2, r0, #13
 340:	e00e029e 	mul	lr, lr, r2
 344:	e081100e 	add	r1, r1, lr
 348:	e51fd344 	ldr	sp, [pc, #-836]	; c <val>
 34c:	e89d0001 	ldm	sp, {r0}
 350:	e0855005 	add	r5, r5, r5
 354:	e9bd000c 	ldmib	sp!, {r2, r3}

00000358 <end>:
 358:	eafffffe 	b	358 <end>
