============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Dec 13 2025  01:51:50 pm
  Module:                 alu_32bit
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (990236 ps) Late External Delay Assertion at pin f_o[31]
     Startpoint: (R) sel_i[0]
          Clock: (R) clk
       Endpoint: (F) f_o[31]
          Clock: (R) clk

                      Capture       Launch     
        Clock Edge:+  1000000            0     
        Drv Adjust:+        0            0     
       Src Latency:+        0            0     
       Net Latency:+        0 (I)        0 (I) 
           Arrival:=  1000000            0     
                                               
      Output Delay:-       30                  
     Required Time:=   999970                  
      Launch Clock:-        0                  
       Input Delay:-       10                  
         Data Path:-     9724                  
             Slack:=   990236                  

Exceptions/Constraints:
  input_delay               10             in_del_1 
  output_delay              30             ou_del_1 

#-----------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                                (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  sel_i[0]                                                -       -      R     (arrival)      1    0.2     0     0      10    (-,-) 
  drc_buf_sp8652/Y                                        -       A->Y   R     BUFX2         36    8.6   104   116     126    (-,-) 
  u_alu_0_u_arithmetic_circuit/u_mux4x1/g31__5107/Y       -       B->Y   R     MX2XL          1    0.6    36   188     314    (-,-) 
  u_alu_0_u_arithmetic_circuit/u_full_adder/g72__2398/CO  -       CI->CO R     ADDFX1         1    0.6    39   185     499    (-,-) 
  u_alu_1_u_arithmetic_circuit/u_full_adder/g72__6260/CO  -       CI->CO R     ADDFX1         1    0.6    39   186     685    (-,-) 
  u_alu_2_u_arithmetic_circuit/u_full_adder/g72__8428/CO  -       CI->CO R     ADDFX1         1    0.6    39   186     871    (-,-) 
  u_alu_3_u_arithmetic_circuit/u_full_adder/g72__6783/CO  -       CI->CO R     ADDFX1         1    0.6    39   186    1057    (-,-) 
  u_alu_4_u_arithmetic_circuit/u_full_adder/g72__1617/CO  -       CI->CO R     ADDFX1         1    0.6    39   186    1243    (-,-) 
  u_alu_5_u_arithmetic_circuit/u_full_adder/g72__1705/CO  -       CI->CO R     ADDFX1         1    0.6    39   186    1429    (-,-) 
  u_alu_6_u_arithmetic_circuit/u_full_adder/g72__8246/CO  -       CI->CO R     ADDFX1         1    0.6    39   186    1615    (-,-) 
  u_alu_7_u_arithmetic_circuit/u_full_adder/g72__6131/CO  -       CI->CO R     ADDFX1         1    0.6    39   186    1801    (-,-) 
  u_alu_8_u_arithmetic_circuit/u_full_adder/g72__5115/CO  -       CI->CO R     ADDFX1         1    0.6    39   186    1987    (-,-) 
  u_alu_9_u_arithmetic_circuit/u_full_adder/g72__4733/CO  -       CI->CO R     ADDFX1         1    0.6    39   186    2173    (-,-) 
  u_alu_10_u_arithmetic_circuit/u_full_adder/g72__9315/CO -       CI->CO R     ADDFX1         1    0.6    39   186    2359    (-,-) 
  u_alu_11_u_arithmetic_circuit/u_full_adder/g72__2883/CO -       CI->CO R     ADDFX1         1    0.6    39   186    2545    (-,-) 
  u_alu_12_u_arithmetic_circuit/u_full_adder/g72__1666/CO -       CI->CO R     ADDFX1         1    0.6    39   186    2731    (-,-) 
  u_alu_13_u_arithmetic_circuit/u_full_adder/g72__6417/CO -       CI->CO R     ADDFX1         1    0.6    39   186    2917    (-,-) 
  u_alu_14_u_arithmetic_circuit/u_full_adder/g72__2398/CO -       CI->CO R     ADDFX1         1    0.6    39   186    3103    (-,-) 
  u_alu_15_u_arithmetic_circuit/u_full_adder/g72__6260/CO -       CI->CO R     ADDFX1         1    0.6    39   186    3289    (-,-) 
  u_alu_16_u_arithmetic_circuit/u_full_adder/g72__8428/CO -       CI->CO R     ADDFX1         1    0.6    39   186    3475    (-,-) 
  u_alu_17_u_arithmetic_circuit/u_full_adder/g72__6783/CO -       CI->CO R     ADDFX1         1    0.6    39   186    3661    (-,-) 
  u_alu_18_u_arithmetic_circuit/u_full_adder/g72__1617/CO -       CI->CO R     ADDFX1         1    0.6    39   186    3847    (-,-) 
  u_alu_19_u_arithmetic_circuit/u_full_adder/g72__1705/CO -       CI->CO R     ADDFX1         1    0.6    39   186    4033    (-,-) 
  u_alu_20_u_arithmetic_circuit/u_full_adder/g72__8246/CO -       CI->CO R     ADDFX1         1    0.6    39   186    4219    (-,-) 
  u_alu_21_u_arithmetic_circuit/u_full_adder/g72__6131/CO -       CI->CO R     ADDFX1         1    0.6    39   186    4405    (-,-) 
  u_alu_22_u_arithmetic_circuit/u_full_adder/g72__5115/CO -       CI->CO R     ADDFX1         1    0.6    39   186    4591    (-,-) 
  u_alu_23_u_arithmetic_circuit/u_full_adder/g72__4733/CO -       CI->CO R     ADDFX1         1    0.6    39   186    4777    (-,-) 
  u_alu_24_u_arithmetic_circuit/u_full_adder/g72__9315/CO -       CI->CO R     ADDFX1         1    0.6    39   186    4963    (-,-) 
  u_alu_25_u_arithmetic_circuit/u_full_adder/g72__2883/CO -       CI->CO R     ADDFX1         1    0.6    39   186    5149    (-,-) 
  u_alu_26_u_arithmetic_circuit/u_full_adder/g72__1666/CO -       CI->CO R     ADDFX1         1    0.6    39   186    5335    (-,-) 
  u_alu_27_u_arithmetic_circuit/u_full_adder/g72__6417/CO -       CI->CO R     ADDFX1         1    0.6    39   186    5521    (-,-) 
  u_alu_28_u_arithmetic_circuit/u_full_adder/g72__2398/CO -       CI->CO R     ADDFX1         1    0.6    39   186    5707    (-,-) 
  u_alu_29_u_arithmetic_circuit/u_full_adder/g72__6260/CO -       CI->CO R     ADDFX1         1    0.6    39   186    5893    (-,-) 
  u_alu_30_u_arithmetic_circuit/u_full_adder/g72__8428/CO -       CI->CO R     ADDFX1         1    0.6    39   186    6079    (-,-) 
  u_alu_31_u_arithmetic_circuit/u_full_adder/g72__6783/S  -       CI->S  F     ADDFX1         1    0.2    32   264    6343    (-,-) 
  g8199__7098/Y                                           -       A1->Y  F     AO22XL         1    0.2    27   135    6479    (-,-) 
  g7997__2802/Y                                           -       B->Y   F     OR2X1          1    1.8    61   121    6599    (-,-) 
  drc_bufs8295/Y                                          -       A->Y   F     CLKBUFX20      1 4000.0  5454  3135    9734    (-,-) 
  f_o[31]                                                 <<<     -      F     (port)         -      -     -     0    9734    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

