
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint /home/zazu/vivado_projects/z045_hls_16_8_vivado_2019/z045_hls_16_8_vivado_2019.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1405.656 ; gain = 0.000 ; free physical = 2438 ; free virtual = 6214
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Netlist 29-17] Analyzing 24118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2654.344 ; gain = 0.000 ; free physical = 1105 ; free virtual = 4882
Restored from archive | CPU: 0.250000 secs | Memory: 1.790482 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2654.344 ; gain = 0.000 ; free physical = 1105 ; free virtual = 4882
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2654.344 ; gain = 0.000 ; free physical = 1180 ; free virtual = 4958
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 428 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 390 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2654.344 ; gain = 1248.688 ; free physical = 1180 ; free virtual = 4958
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zazu/fpga-inference/pretraining/hls4ml_project_16_8/myproject_prj/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-86] Your Implementation license expires in 13 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.379 ; gain = 64.031 ; free physical = 1164 ; free virtual = 4941

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1afb8e36a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 2955.473 ; gain = 229.094 ; free physical = 842 ; free virtual = 4620

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 13 inverter(s) to 81 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1629cee90

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.312 ; gain = 57.027 ; free physical = 1017 ; free virtual = 4795
INFO: [Opt 31-389] Phase Retarget created 148 cells and removed 321 cells
INFO: [Opt 31-1021] In phase Retarget, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 21 inverter(s) to 26 load pin(s).
Phase 2 Constant propagation | Checksum: 16afcbe15

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3115.312 ; gain = 57.027 ; free physical = 1015 ; free virtual = 4793
INFO: [Opt 31-389] Phase Constant propagation created 835 cells and removed 1804 cells
INFO: [Opt 31-1021] In phase Constant propagation, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2721caa60

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3115.312 ; gain = 57.027 ; free physical = 1014 ; free virtual = 4792
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 1277 cells
INFO: [Opt 31-1021] In phase Sweep, 103 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 221e17ede

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3115.312 ; gain = 57.027 ; free physical = 1014 ; free virtual = 4792
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 221e17ede

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3115.312 ; gain = 57.027 ; free physical = 1014 ; free virtual = 4792
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 258d9f1d6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 3115.312 ; gain = 57.027 ; free physical = 1009 ; free virtual = 4787
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             148  |             321  |                                             71  |
|  Constant propagation         |             835  |            1804  |                                             26  |
|  Sweep                        |               8  |            1277  |                                            103  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             30  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3115.312 ; gain = 0.000 ; free physical = 1009 ; free virtual = 4787
Ending Logic Optimization Task | Checksum: 1abcb4c43

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 3115.312 ; gain = 57.027 ; free physical = 1010 ; free virtual = 4788

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.975 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 2099e80dd

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.89 . Memory (MB): peak = 4159.719 ; gain = 0.000 ; free physical = 1108 ; free virtual = 4491
Ending Power Optimization Task | Checksum: 2099e80dd

Time (s): cpu = 00:02:11 ; elapsed = 00:00:49 . Memory (MB): peak = 4159.719 ; gain = 1044.406 ; free physical = 1300 ; free virtual = 4682

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2099e80dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4159.719 ; gain = 0.000 ; free physical = 1300 ; free virtual = 4683

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4159.719 ; gain = 0.000 ; free physical = 1303 ; free virtual = 4686
Ending Netlist Obfuscation Task | Checksum: 23d04d696

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4159.719 ; gain = 0.000 ; free physical = 1303 ; free virtual = 4686
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:40 ; elapsed = 00:01:43 . Memory (MB): peak = 4159.719 ; gain = 1505.375 ; free physical = 1303 ; free virtual = 4686
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4159.719 ; gain = 0.000 ; free physical = 1303 ; free virtual = 4686
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4159.719 ; gain = 0.000 ; free physical = 1296 ; free virtual = 4682
INFO: [Common 17-1381] The checkpoint '/home/zazu/vivado_projects/z045_hls_16_8_vivado_2019/z045_hls_16_8_vivado_2019.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 4159.719 ; gain = 0.000 ; free physical = 1283 ; free virtual = 4702
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zazu/vivado_projects/z045_hls_16_8_vivado_2019/z045_hls_16_8_vivado_2019.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 4215.746 ; gain = 56.027 ; free physical = 1244 ; free virtual = 4667
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-86] Your Implementation license expires in 13 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 1233 ; free virtual = 4656
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18b12e448

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 1233 ; free virtual = 4656
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 1231 ; free virtual = 4654

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cf377186

Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 951 ; free virtual = 4379

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9cd0c4c8

Time (s): cpu = 00:02:21 ; elapsed = 00:00:55 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 651 ; free virtual = 4080

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9cd0c4c8

Time (s): cpu = 00:02:22 ; elapsed = 00:00:55 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 651 ; free virtual = 4080
Phase 1 Placer Initialization | Checksum: 9cd0c4c8

Time (s): cpu = 00:02:22 ; elapsed = 00:00:56 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 652 ; free virtual = 4082

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 681fa93e

Time (s): cpu = 00:03:04 ; elapsed = 00:01:11 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 550 ; free virtual = 3981

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 547 ; free virtual = 3981

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 10cde4896

Time (s): cpu = 00:07:18 ; elapsed = 00:02:59 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 544 ; free virtual = 3978
Phase 2.2 Global Placement Core | Checksum: 9c49f424

Time (s): cpu = 00:07:29 ; elapsed = 00:03:05 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 534 ; free virtual = 3969
Phase 2 Global Placement | Checksum: 9c49f424

Time (s): cpu = 00:07:29 ; elapsed = 00:03:05 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 583 ; free virtual = 4017

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 37db96ee

Time (s): cpu = 00:08:15 ; elapsed = 00:03:20 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 538 ; free virtual = 3972

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16d91c487

Time (s): cpu = 00:11:08 ; elapsed = 00:04:12 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 190 ; free virtual = 3625

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 177bd3814

Time (s): cpu = 00:11:13 ; elapsed = 00:04:14 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 190 ; free virtual = 3625

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: dc74a4c3

Time (s): cpu = 00:11:16 ; elapsed = 00:04:15 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 190 ; free virtual = 3625

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: b3e8c522

Time (s): cpu = 00:11:48 ; elapsed = 00:04:47 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 140 ; free virtual = 3575

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 194e5a061

Time (s): cpu = 00:11:59 ; elapsed = 00:04:58 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 152 ; free virtual = 3587

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 156c4420d

Time (s): cpu = 00:12:01 ; elapsed = 00:04:59 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 152 ; free virtual = 3587
Phase 3 Detail Placement | Checksum: 156c4420d

Time (s): cpu = 00:12:02 ; elapsed = 00:05:00 . Memory (MB): peak = 4215.746 ; gain = 0.000 ; free physical = 152 ; free virtual = 3588

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: df65ba94

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/and_ln203_reg_11890, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/grp_myproject_fu_229/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_1_fu_30/myproject_axi_mul_6ns_16s_22_2_0_U154/myproject_axi_mul_6ns_16s_22_2_0_MulnS_6_U/icmp_ln19_reg_1047_pp0_iter5_reg_reg[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/shl_ln203_reg_1183[1087]_i_1_n_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/shl_ln203_reg_1183[3135]_i_1_n_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/shl_ln203_reg_1183[5183]_i_1_n_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 5 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 5, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: df65ba94

Time (s): cpu = 00:13:51 ; elapsed = 00:05:34 . Memory (MB): peak = 4262.176 ; gain = 46.430 ; free physical = 244 ; free virtual = 3679
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.975. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12e180da4

Time (s): cpu = 00:13:53 ; elapsed = 00:05:36 . Memory (MB): peak = 4262.176 ; gain = 46.430 ; free physical = 246 ; free virtual = 3681
Phase 4.1 Post Commit Optimization | Checksum: 12e180da4

Time (s): cpu = 00:13:55 ; elapsed = 00:05:38 . Memory (MB): peak = 4262.176 ; gain = 46.430 ; free physical = 246 ; free virtual = 3681

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12e180da4

Time (s): cpu = 00:13:58 ; elapsed = 00:05:39 . Memory (MB): peak = 4262.176 ; gain = 46.430 ; free physical = 252 ; free virtual = 3687

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12e180da4

Time (s): cpu = 00:13:59 ; elapsed = 00:05:41 . Memory (MB): peak = 4262.176 ; gain = 46.430 ; free physical = 261 ; free virtual = 3697

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4262.176 ; gain = 0.000 ; free physical = 261 ; free virtual = 3697
Phase 4.4 Final Placement Cleanup | Checksum: 1403021d0

Time (s): cpu = 00:14:01 ; elapsed = 00:05:42 . Memory (MB): peak = 4262.176 ; gain = 46.430 ; free physical = 261 ; free virtual = 3697
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1403021d0

Time (s): cpu = 00:14:02 ; elapsed = 00:05:44 . Memory (MB): peak = 4262.176 ; gain = 46.430 ; free physical = 261 ; free virtual = 3697
Ending Placer Task | Checksum: edfa9815

Time (s): cpu = 00:14:02 ; elapsed = 00:05:44 . Memory (MB): peak = 4262.176 ; gain = 46.430 ; free physical = 261 ; free virtual = 3697
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:14:14 ; elapsed = 00:05:52 . Memory (MB): peak = 4262.176 ; gain = 46.430 ; free physical = 454 ; free virtual = 3890
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4262.176 ; gain = 0.000 ; free physical = 454 ; free virtual = 3890
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 4294.191 ; gain = 0.000 ; free physical = 191 ; free virtual = 3778
INFO: [Common 17-1381] The checkpoint '/home/zazu/vivado_projects/z045_hls_16_8_vivado_2019/z045_hls_16_8_vivado_2019.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 4294.191 ; gain = 32.016 ; free physical = 561 ; free virtual = 3879
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4294.191 ; gain = 0.000 ; free physical = 531 ; free virtual = 3849
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4294.191 ; gain = 0.000 ; free physical = 551 ; free virtual = 3870
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4294.191 ; gain = 0.000 ; free physical = 553 ; free virtual = 3872
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-86] Your Implementation license expires in 13 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b701435d ConstDB: 0 ShapeSum: 36f954b8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cbcdf3a2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 4326.207 ; gain = 0.000 ; free physical = 455 ; free virtual = 3775
Post Restoration Checksum: NetGraph: a783d5c2 NumContArr: 244a1de0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cbcdf3a2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 4326.207 ; gain = 0.000 ; free physical = 410 ; free virtual = 3731

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cbcdf3a2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 4326.207 ; gain = 0.000 ; free physical = 342 ; free virtual = 3663

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cbcdf3a2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 4326.207 ; gain = 0.000 ; free physical = 342 ; free virtual = 3663
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: acd63f36

Time (s): cpu = 00:02:46 ; elapsed = 00:01:40 . Memory (MB): peak = 4363.691 ; gain = 37.484 ; free physical = 346 ; free virtual = 3547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.904  | TNS=0.000  | WHS=-0.474 | THS=-3306.459|

Phase 2 Router Initialization | Checksum: ce8007f9

Time (s): cpu = 00:03:50 ; elapsed = 00:02:03 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 484 ; free virtual = 3528

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 180074
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 180074
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e3dacb12

Time (s): cpu = 00:04:35 ; elapsed = 00:02:15 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 486 ; free virtual = 3530

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5112
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.904  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 216229fc0

Time (s): cpu = 00:06:42 ; elapsed = 00:03:19 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 447 ; free virtual = 3492
Phase 4 Rip-up And Reroute | Checksum: 216229fc0

Time (s): cpu = 00:06:42 ; elapsed = 00:03:20 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 447 ; free virtual = 3492

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 216229fc0

Time (s): cpu = 00:06:43 ; elapsed = 00:03:20 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 447 ; free virtual = 3492

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 216229fc0

Time (s): cpu = 00:06:43 ; elapsed = 00:03:21 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 447 ; free virtual = 3492
Phase 5 Delay and Skew Optimization | Checksum: 216229fc0

Time (s): cpu = 00:06:44 ; elapsed = 00:03:21 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 447 ; free virtual = 3492

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 238c0283f

Time (s): cpu = 00:07:03 ; elapsed = 00:03:26 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 447 ; free virtual = 3491
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.904  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 268601660

Time (s): cpu = 00:07:03 ; elapsed = 00:03:27 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 446 ; free virtual = 3490
Phase 6 Post Hold Fix | Checksum: 268601660

Time (s): cpu = 00:07:04 ; elapsed = 00:03:27 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 446 ; free virtual = 3490

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.2142 %
  Global Horizontal Routing Utilization  = 18.7888 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2259a312c

Time (s): cpu = 00:07:05 ; elapsed = 00:03:28 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 445 ; free virtual = 3489

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2259a312c

Time (s): cpu = 00:07:05 ; elapsed = 00:03:28 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 443 ; free virtual = 3488

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23539ae99

Time (s): cpu = 00:07:20 ; elapsed = 00:03:43 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 453 ; free virtual = 3497

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.904  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23539ae99

Time (s): cpu = 00:07:21 ; elapsed = 00:03:44 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 465 ; free virtual = 3510
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:21 ; elapsed = 00:03:44 . Memory (MB): peak = 4514.691 ; gain = 188.484 ; free physical = 622 ; free virtual = 3666

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:43 ; elapsed = 00:03:55 . Memory (MB): peak = 4514.691 ; gain = 220.500 ; free physical = 622 ; free virtual = 3666
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4514.691 ; gain = 0.000 ; free physical = 622 ; free virtual = 3666
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 4514.691 ; gain = 0.000 ; free physical = 184 ; free virtual = 3555
INFO: [Common 17-1381] The checkpoint '/home/zazu/vivado_projects/z045_hls_16_8_vivado_2019/z045_hls_16_8_vivado_2019.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 4514.691 ; gain = 0.000 ; free physical = 594 ; free virtual = 3637
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zazu/vivado_projects/z045_hls_16_8_vivado_2019/z045_hls_16_8_vivado_2019.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:34 ; elapsed = 00:00:41 . Memory (MB): peak = 4570.719 ; gain = 56.027 ; free physical = 516 ; free virtual = 3561
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/zazu/vivado_projects/z045_hls_16_8_vivado_2019/z045_hls_16_8_vivado_2019.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:24 ; elapsed = 00:00:37 . Memory (MB): peak = 4685.707 ; gain = 114.988 ; free physical = 576 ; free virtual = 3472
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
107 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:26 ; elapsed = 00:00:39 . Memory (MB): peak = 4685.707 ; gain = 0.000 ; free physical = 380 ; free virtual = 3291
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4685.707 ; gain = 0.000 ; free physical = 322 ; free virtual = 3243
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4685.707 ; gain = 0.000 ; free physical = 319 ; free virtual = 3240
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 19:15:21 2022...
