{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750837614284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750837614291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 15:46:54 2025 " "Processing started: Wed Jun 25 15:46:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750837614291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837614291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837614291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750837616640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750837616640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../ROM/ROM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ROM/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750837640071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/ram/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/ram/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750837640087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750837640099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640099 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CU.v(159) " "Verilog HDL Module Instantiation warning at CU.v(159): ignored dangling comma in List of Port Connections" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 159 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750837640105 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CU.v(169) " "Verilog HDL Module Instantiation warning at CU.v(169): ignored dangling comma in List of Port Connections" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 169 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750837640105 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CU.v(178) " "Verilog HDL Module Instantiation warning at CU.v(178): ignored dangling comma in List of Port Connections" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 178 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750837640105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/cu/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/cu/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750837640106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750837640120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750837640133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750837640195 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR CPU.v(25) " "Verilog HDL Always Construct warning at CPU.v(25): inferring latch(es) for variable \"IR\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750837640218 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] CPU.v(25) " "Inferred latch for \"IR\[0\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640218 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] CPU.v(25) " "Inferred latch for \"IR\[1\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640218 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] CPU.v(25) " "Inferred latch for \"IR\[2\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640218 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] CPU.v(25) " "Inferred latch for \"IR\[3\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640218 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] CPU.v(25) " "Inferred latch for \"IR\[4\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640218 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] CPU.v(25) " "Inferred latch for \"IR\[5\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640218 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] CPU.v(25) " "Inferred latch for \"IR\[6\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640218 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] CPU.v(25) " "Inferred latch for \"IR\[7\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640218 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] CPU.v(25) " "Inferred latch for \"IR\[8\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640218 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] CPU.v(25) " "Inferred latch for \"IR\[9\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640218 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] CPU.v(25) " "Inferred latch for \"IR\[10\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640219 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] CPU.v(25) " "Inferred latch for \"IR\[11\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640219 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] CPU.v(25) " "Inferred latch for \"IR\[12\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640219 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] CPU.v(25) " "Inferred latch for \"IR\[13\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640219 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] CPU.v(25) " "Inferred latch for \"IR\[14\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640219 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] CPU.v(25) " "Inferred latch for \"IR\[15\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640219 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm_inst " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm_inst\"" {  } { { "CPU.v" "fsm_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750837640221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.v(53) " "Verilog HDL assignment warning at FSM.v(53): truncated value with size 32 to match size of target (8)" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750837640236 "|CPU|FSM:fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:cu_inst " "Elaborating entity \"CU\" for hierarchy \"CU:cu_inst\"" {  } { { "CPU.v" "cu_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750837640238 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_data_in CU.v(30) " "Verilog HDL Always Construct warning at CU.v(30): inferring latch(es) for variable \"ram_data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750837640246 "|CPU|CU:cu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_a CU.v(30) " "Verilog HDL Always Construct warning at CU.v(30): inferring latch(es) for variable \"alu_a\", which holds its previous value in one or more paths through the always construct" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750837640246 "|CPU|CU:cu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_b CU.v(30) " "Verilog HDL Always Construct warning at CU.v(30): inferring latch(es) for variable \"alu_b\", which holds its previous value in one or more paths through the always construct" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750837640247 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[0\] CU.v(30) " "Inferred latch for \"alu_b\[0\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[1\] CU.v(30) " "Inferred latch for \"alu_b\[1\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[2\] CU.v(30) " "Inferred latch for \"alu_b\[2\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[3\] CU.v(30) " "Inferred latch for \"alu_b\[3\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[4\] CU.v(30) " "Inferred latch for \"alu_b\[4\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[5\] CU.v(30) " "Inferred latch for \"alu_b\[5\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[6\] CU.v(30) " "Inferred latch for \"alu_b\[6\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[7\] CU.v(30) " "Inferred latch for \"alu_b\[7\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[8\] CU.v(30) " "Inferred latch for \"alu_b\[8\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[9\] CU.v(30) " "Inferred latch for \"alu_b\[9\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[10\] CU.v(30) " "Inferred latch for \"alu_b\[10\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[11\] CU.v(30) " "Inferred latch for \"alu_b\[11\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[12\] CU.v(30) " "Inferred latch for \"alu_b\[12\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[13\] CU.v(30) " "Inferred latch for \"alu_b\[13\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640248 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[14\] CU.v(30) " "Inferred latch for \"alu_b\[14\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[15\] CU.v(30) " "Inferred latch for \"alu_b\[15\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[0\] CU.v(30) " "Inferred latch for \"alu_a\[0\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[1\] CU.v(30) " "Inferred latch for \"alu_a\[1\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[2\] CU.v(30) " "Inferred latch for \"alu_a\[2\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[3\] CU.v(30) " "Inferred latch for \"alu_a\[3\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[4\] CU.v(30) " "Inferred latch for \"alu_a\[4\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[5\] CU.v(30) " "Inferred latch for \"alu_a\[5\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[6\] CU.v(30) " "Inferred latch for \"alu_a\[6\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[7\] CU.v(30) " "Inferred latch for \"alu_a\[7\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[8\] CU.v(30) " "Inferred latch for \"alu_a\[8\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[9\] CU.v(30) " "Inferred latch for \"alu_a\[9\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[10\] CU.v(30) " "Inferred latch for \"alu_a\[10\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[11\] CU.v(30) " "Inferred latch for \"alu_a\[11\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[12\] CU.v(30) " "Inferred latch for \"alu_a\[12\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[13\] CU.v(30) " "Inferred latch for \"alu_a\[13\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[14\] CU.v(30) " "Inferred latch for \"alu_a\[14\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[15\] CU.v(30) " "Inferred latch for \"alu_a\[15\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[0\] CU.v(30) " "Inferred latch for \"ram_data_in\[0\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[1\] CU.v(30) " "Inferred latch for \"ram_data_in\[1\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[2\] CU.v(30) " "Inferred latch for \"ram_data_in\[2\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640249 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[3\] CU.v(30) " "Inferred latch for \"ram_data_in\[3\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640250 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[4\] CU.v(30) " "Inferred latch for \"ram_data_in\[4\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640250 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[5\] CU.v(30) " "Inferred latch for \"ram_data_in\[5\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640250 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[6\] CU.v(30) " "Inferred latch for \"ram_data_in\[6\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640250 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[7\] CU.v(30) " "Inferred latch for \"ram_data_in\[7\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640250 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[8\] CU.v(30) " "Inferred latch for \"ram_data_in\[8\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640250 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[9\] CU.v(30) " "Inferred latch for \"ram_data_in\[9\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640250 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[10\] CU.v(30) " "Inferred latch for \"ram_data_in\[10\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640250 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[11\] CU.v(30) " "Inferred latch for \"ram_data_in\[11\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640250 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[12\] CU.v(30) " "Inferred latch for \"ram_data_in\[12\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640250 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[13\] CU.v(30) " "Inferred latch for \"ram_data_in\[13\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640250 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[14\] CU.v(30) " "Inferred latch for \"ram_data_in\[14\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640250 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[15\] CU.v(30) " "Inferred latch for \"ram_data_in\[15\]\" at CU.v(30)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640250 "|CPU|CU:cu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CU:cu_inst\|ROM:rom_inst " "Elaborating entity \"ROM\" for hierarchy \"CU:cu_inst\|ROM:rom_inst\"" {  } { { "../CU/CU.v" "rom_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750837640275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM CU:cu_inst\|RAM:ram_inst " "Elaborating entity \"RAM\" for hierarchy \"CU:cu_inst\|RAM:ram_inst\"" {  } { { "../CU/CU.v" "ram_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750837640295 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out RAM.v(13) " "Verilog HDL Always Construct warning at RAM.v(13): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] RAM.v(13) " "Inferred latch for \"data_out\[0\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] RAM.v(13) " "Inferred latch for \"data_out\[1\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] RAM.v(13) " "Inferred latch for \"data_out\[2\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] RAM.v(13) " "Inferred latch for \"data_out\[3\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] RAM.v(13) " "Inferred latch for \"data_out\[4\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] RAM.v(13) " "Inferred latch for \"data_out\[5\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] RAM.v(13) " "Inferred latch for \"data_out\[6\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] RAM.v(13) " "Inferred latch for \"data_out\[7\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] RAM.v(13) " "Inferred latch for \"data_out\[8\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] RAM.v(13) " "Inferred latch for \"data_out\[9\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] RAM.v(13) " "Inferred latch for \"data_out\[10\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] RAM.v(13) " "Inferred latch for \"data_out\[11\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] RAM.v(13) " "Inferred latch for \"data_out\[12\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] RAM.v(13) " "Inferred latch for \"data_out\[13\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] RAM.v(13) " "Inferred latch for \"data_out\[14\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] RAM.v(13) " "Inferred latch for \"data_out\[15\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640312 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CU:cu_inst\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"CU:cu_inst\|ALU:alu_inst\"" {  } { { "../CU/CU.v" "alu_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750837640314 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(15) " "Inferred latch for \"result\[0\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(15) " "Inferred latch for \"result\[1\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(15) " "Inferred latch for \"result\[2\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(15) " "Inferred latch for \"result\[3\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(15) " "Inferred latch for \"result\[4\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(15) " "Inferred latch for \"result\[5\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(15) " "Inferred latch for \"result\[6\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(15) " "Inferred latch for \"result\[7\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(15) " "Inferred latch for \"result\[8\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(15) " "Inferred latch for \"result\[9\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(15) " "Inferred latch for \"result\[10\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(15) " "Inferred latch for \"result\[11\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(15) " "Inferred latch for \"result\[12\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640331 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(15) " "Inferred latch for \"result\[13\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640332 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(15) " "Inferred latch for \"result\[14\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640332 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(15) " "Inferred latch for \"result\[15\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837640332 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR\[9\] IR\[8\] " "Duplicate LATCH primitive \"IR\[9\]\" merged with LATCH primitive \"IR\[8\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR\[10\] IR\[8\] " "Duplicate LATCH primitive \"IR\[10\]\" merged with LATCH primitive \"IR\[8\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR\[11\] IR\[8\] " "Duplicate LATCH primitive \"IR\[11\]\" merged with LATCH primitive \"IR\[8\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[0\] CU:cu_inst\|alu_b\[0\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[0\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[0\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[1\] CU:cu_inst\|alu_b\[1\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[1\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[1\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[2\] CU:cu_inst\|alu_b\[2\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[2\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[2\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[3\] CU:cu_inst\|alu_b\[3\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[3\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[3\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[4\] CU:cu_inst\|alu_b\[4\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[4\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[4\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[5\] CU:cu_inst\|alu_b\[5\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[5\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[5\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[6\] CU:cu_inst\|alu_b\[6\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[6\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[6\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[7\] CU:cu_inst\|alu_b\[7\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[7\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[7\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[8\] CU:cu_inst\|alu_b\[8\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[8\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[8\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[9\] CU:cu_inst\|alu_b\[9\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[9\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[9\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_b\[10\] CU:cu_inst\|alu_a\[10\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_b\[10\]\" merged with LATCH primitive \"CU:cu_inst\|alu_a\[10\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[11\] CU:cu_inst\|alu_b\[11\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[11\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[11\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[12\] CU:cu_inst\|alu_b\[12\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[12\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[12\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[13\] CU:cu_inst\|alu_b\[13\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[13\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[13\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[14\] CU:cu_inst\|alu_b\[14\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[14\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[14\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:cu_inst\|alu_a\[15\] CU:cu_inst\|alu_b\[15\] " "Duplicate LATCH primitive \"CU:cu_inst\|alu_a\[15\]\" merged with LATCH primitive \"CU:cu_inst\|alu_b\[15\]\"" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750837641047 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1750837641047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[0\] " "Latch CU:cu_inst\|ram_data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641050 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[1\] " "Latch CU:cu_inst\|ram_data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641050 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[2\] " "Latch CU:cu_inst\|ram_data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641050 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[3\] " "Latch CU:cu_inst\|ram_data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641050 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[4\] " "Latch CU:cu_inst\|ram_data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641050 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[5\] " "Latch CU:cu_inst\|ram_data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641050 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[6\] " "Latch CU:cu_inst\|ram_data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[7\] " "Latch CU:cu_inst\|ram_data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[8\] " "Latch CU:cu_inst\|ram_data_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[9\] " "Latch CU:cu_inst\|ram_data_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[10\] " "Latch CU:cu_inst\|ram_data_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[11\] " "Latch CU:cu_inst\|ram_data_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[12\] " "Latch CU:cu_inst\|ram_data_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[13\] " "Latch CU:cu_inst\|ram_data_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[14\] " "Latch CU:cu_inst\|ram_data_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[15\] " "Latch CU:cu_inst\|ram_data_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[0\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[1\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[2\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[3\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641051 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[4\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641052 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[5\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641052 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[6\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641052 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[7\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641052 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[8\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641052 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[9\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641052 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[10\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641052 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[11\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641052 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[12\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641052 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[13\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641052 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[14\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[15\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm_inst\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm_inst\|current_state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[0\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[1\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[2\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[3\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[4\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[5\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[6\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[7\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[8\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[9\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[10\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[11\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[12\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641053 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[13\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641054 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[14\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641054 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[15\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750837641054 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750837641054 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rom_data\[4\] GND " "Pin \"rom_data\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750837641342 "|CPU|rom_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rom_data\[5\] GND " "Pin \"rom_data\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750837641342 "|CPU|rom_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_read_addr\[4\] GND " "Pin \"ram_read_addr\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750837641342 "|CPU|ram_read_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_read_addr\[5\] GND " "Pin \"ram_read_addr\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750837641342 "|CPU|ram_read_addr[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750837641342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "900 " "Implemented 900 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750837641834 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750837641834 ""} { "Info" "ICUT_CUT_TM_LCELLS" "821 " "Implemented 821 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750837641834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750837641834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750837642101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 15:47:22 2025 " "Processing ended: Wed Jun 25 15:47:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750837642101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750837642101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750837642101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750837642101 ""}
