#ifdef COREIR
#include "cgralib.h"
#include "coreir/libs/commonlib.h"
//#include "isl_utils.h"

COREIR_GEN_C_API_DEFINITION_FOR_LIBRARY(cgralib);

using CoreIR::Context, CoreIR::Namespace, CoreIR::RecordParams, CoreIR::Const, CoreIR::Values, CoreIR::Params, CoreIR::Generator, CoreIR::JsonType;
using namespace std;

CoreIR::Namespace* CoreIRLoadLibrary_cgralib(Context* c) {

  CoreIR::Namespace* cgralib = c->newNamespace("cgralib");


  //PE declaration
  CoreIR::Params PEGenParams = {{"op_kind",c->String()},{"width",c->Int()},{"numbitports",c->Int()},{"numdataports",c->Int()}};

  cgralib->newTypeGen("PEType",PEGenParams,[](Context* c, Values args) {
    uint width = args.at("width")->get<int>();
    uint numdataports = args.at("numdataports")->get<int>();
    uint numbitports = args.at("numbitports")->get<int>();
    return c->Record({
      {"data",c->Record({
        {"in",c->BitIn()->Arr(width)->Arr(numdataports)},
        {"out",c->Bit()->Arr(width)}
      })},
      {"bit",c->Record({
        {"in",c->BitIn()->Arr(numbitports)},
        {"out",c->Bit()}
      })}
    });
  });

  //Generates the mod params and the default mod args
  auto PEModParamFun = [](Context* c,Values genargs) -> std::pair<Params,Values> {
    Params p; //params
    Values d; //defaults
    string op_kind = genargs.at("op_kind")->get<string>();
    int numbitports = genargs.at("numbitports")->get<int>();
    int numdataports = genargs.at("numdataports")->get<int>();
    int width = genargs.at("width")->get<int>();
    if (op_kind == "alu" || op_kind == "combined") {
      p["alu_op"] = c->String();
      p["signed"] = c->Bool();
     for (int i=0; i<numdataports; ++i) {
        string mode = "data"+to_string(i)+"_mode";
        p[mode] = c->String();
        d[mode] = Const::make(c,"BYPASS");
        string value = "data"+to_string(i)+"_value";
        p[value] = c->BitVector(width);
        d[value] = Const::make(c,BitVector(width,0));
      }
    }
    if (op_kind == "bit" || op_kind == "combined") {
      p["flag_sel"] = c->String();
      p["lut_value"] = c->BitVector(1<<numbitports);
      d["lut_value"] = Const::make(c,BitVector(1<<numbitports,0));
      for (int i=0; i<numbitports; ++i) {
        string mode = "bit"+to_string(i)+"_mode";
        p[mode] = c->String();
        d[mode] = Const::make(c,"BYPASS");
        string value = "bit"+to_string(i)+"_value";
        p[value] = c->Bool();
        d[value] = Const::make(c,false);
      }
    }
    if (op_kind == "bit") {
      d["flag_sel"] = Const::make(c,"lut");
    }
    return {p,d};
  };

  Generator* PE = cgralib->newGeneratorDecl("PE",cgralib->getTypeGen("PEType"),PEGenParams);
  PE->addDefaultGenArgs({{"width",Const::make(c,16)},{"numdataports",Const::make(c,2)},{"numbitports",Const::make(c,3)}});
  PE->setModParamsGen(PEModParamFun);

  //Unary op declaration
  Params widthParams = {{"width",c->Int()}};
  cgralib->newTypeGen("unary",widthParams,[](Context* c, Values args) {
    uint width = args.at("width")->get<int>();
    return c->Record({
      {"in",c->BitIn()->Arr(width)},
      {"out",c->Bit()->Arr(width)},
    });
  });

  //IO Declaration
  Params modeParams = {{"mode",c->String()}};
  Generator* IO = cgralib->newGeneratorDecl("IO",cgralib->getTypeGen("unary"),widthParams);
  IO->setModParamsGen(modeParams);
  cgralib->newModuleDecl("BitIO",c->Record({{"in",c->BitIn()},{"out",c->Bit()}}),modeParams);

  //Mem declaration
  Params MemGenParams = {{"width",c->Int()},{"total_depth",c->Int()}};
  cgralib->newTypeGen("MemType",MemGenParams,[](Context* c, Values args) {
    uint width = args.at("width")->get<int>();
    return c->Record({
      {"addr", c->BitIn()->Arr(width)}, //both read and write addr
      {"wdata", c->BitIn()->Arr(width)},
      {"wen", c->BitIn()}, //upstream valid
      {"rdata", c->Bit()->Arr(width)},
      {"ren", c->BitIn()}, //Downstream ready
      {"almost_full", c->Bit()}, //Upstream ready
      {"almost_empty", c->Bit()}, //"downstream validish" Try not to use
      {"valid", c->Bit()}, //Downstream valid
      {"cg_en", c->BitIn()}, //Global stall
    });
  });
  auto MemModParamFun = [](Context* c,Values genargs) -> std::pair<Params,Values> {
    Params p; //params
    Values d; //defaults
    p["mode"] = c->String();

    p["depth"] = c->Int();
    d["depth"] = Const::make(c,1024);

    p["almost_count"] = c->Int(); //Will do almost full and empty
    d["almost_count"] = Const::make(c,0);

    p["tile_en"] = c->Bool(); //Always put 1
    d["tile_en"] = Const::make(c,true); //Always put 1

    p["chain_enable"] = c->Bool(); //tie to 0 inially.
    d["chain_enable"] = Const::make(c,false);

    p["init"] = JsonType::make(c);
    Json jdata;
    jdata["init"][0] = 0;
    d["init"] = Const::make(c,jdata);

    p["rate_matched"] = c->Bool();
    d["rate_matched"] = Const::make(c, false);
    p["stencil_width"] = c->Int();
    d["stencil_width"] = Const::make(c, 0);
    p["iter_cnt"] = c->Int();
    d["iter_cnt"] = Const::make(c, 0);
    p["dimensionality"] = c->Int();
    d["dimensionality"] = Const::make(c, 0);
    p["stride_0"] = c->Int();
    d["stride_0"] = Const::make(c, 0);
    p["range_0"] = c->Int();
    d["range_0"] = Const::make(c, 0);
    p["stride_1"] = c->Int();
    d["stride_1"] = Const::make(c, 0);
    p["range_1"] = c->Int();
    d["range_1"] = Const::make(c, 0);
    p["stride_2"] = c->Int();
    d["stride_2"] = Const::make(c, 0);
    p["range_2"] = c->Int();
    d["range_2"] = Const::make(c, 0);
    p["stride_3"] = c->Int();
    d["stride_3"] = Const::make(c, 0);
    p["range_3"] = c->Int();
    d["range_3"] = Const::make(c, 0);
    p["stride_4"] = c->Int();
    d["stride_4"] = Const::make(c, 0);
    p["range_4"] = c->Int();
    d["range_4"] = Const::make(c, 0);
    p["stride_5"] = c->Int();
    d["stride_5"] = Const::make(c, 0);
    p["range_5"] = c->Int();
    d["range_5"] = Const::make(c, 0);
    p["chain_en"] = c->Bool();
    d["chain_en"] = Const::make(c, false);
    p["chain_idx"] = c->Int();
    d["chain_idx"] = Const::make(c, 0);
    p["starting_addr"] = c->Int();
    d["starting_addr"] = Const::make(c, 0);

    return {p,d};
  };

  Generator* Mem = cgralib->newGeneratorDecl("Mem_jade",cgralib->getTypeGen("MemType"),MemGenParams);
  Mem->addDefaultGenArgs({{"width",Const::make(c,16)},{"total_depth",Const::make(c,1024)}});
  Mem->setModParamsGen(MemModParamFun);

  // cgralib.Pond_amber
  Params cgralibpondamberparams = Params({
        {"width", c->Int()}, // for m3 16
        {"num_inputs", c->Int()}, // the number of ports you *actually use in a given config*
        {"num_outputs", c->Int()}, // ''
        {"ID", c->String()},            //for codegen, TODO: remove after coreIR fix
    });

  cgralib->newTypeGen(
          "cgralib_pond_amber_type",
          cgralibpondamberparams,
          [](Context* c, Values genargs){
            uint width = genargs.at("width")->get<int>();
            uint num_input = genargs.at("num_inputs")->get<int>();
            uint num_output = genargs.at("num_outputs")->get<int>();

            RecordParams recordparams = {
                {"rst_n", c->BitIn()},
		        //{"chain_data_in", c->BitIn()->Arr(16)},
		        //{"chain_data_out", c->Bit()->Arr(16)},
                {"clk_en", c->BitIn()},
                {"clk", c->Named("coreir.clkIn")}
            };

            for (size_t i = 0; i < num_input; i ++) {
                recordparams.push_back({"data_in_pond_" + to_string(i) , c->BitIn()->Arr(width)});
            }
            for (size_t i = 0; i < num_output; i ++) {
                recordparams.push_back({"data_out_pond_" + to_string(i), c->Bit()->Arr(width)});
            }
            recordparams.push_back({"valid_out_pond", c->Bit()});
            recordparams.push_back({"flush", c->BitIn()});

        return c->Record(recordparams);
    }

  );

  auto cgralib_pond_amber_gen = cgralib->newGeneratorDecl("Pond_amber", cgralib->getTypeGen("cgralib_pond_amber_type"), cgralibpondamberparams);
  cgralib_pond_amber_gen->addDefaultGenArgs({{"num_inputs", Const::make(c, 1)}});
  cgralib_pond_amber_gen->addDefaultGenArgs({{"ID", Const::make(c, "")}});
  cgralib_pond_amber_gen->addDefaultGenArgs({{"num_outputs", Const::make(c, 1)}});


  auto CGRALibPondAmberModParamFun = [](Context* c,Values genargs) -> std::pair<Params,Values> {
    Params p; //params
    Values d; //defaults

    return {p,d};
  };
  cgralib_pond_amber_gen->setModParamsGen(CGRALibPondAmberModParamFun);

  // cgralib.Pond
  Params cgralibpondparams = Params({
        {"width", c->Int()}, // for m3 16
        {"num_inputs", c->Int()}, // the number of ports you *actually use in a given config*
        {"num_outputs", c->Int()}, // ''
        {"ID", c->String()},            //for codegen, TODO: remove after coreIR fix
    });

  cgralib->newTypeGen(
          "cgralib_pond_type",
          cgralibpondparams,
          [](Context* c, Values genargs){
            uint width = genargs.at("width")->get<int>();
            uint num_input = genargs.at("num_inputs")->get<int>();
            uint num_output = genargs.at("num_outputs")->get<int>();

            RecordParams recordparams = {
                {"rst_n", c->BitIn()},
		        //{"chain_data_in", c->BitIn()->Arr(16)},
		        //{"chain_data_out", c->Bit()->Arr(16)},
                {"clk_en", c->BitIn()},
                {"clk", c->Named("coreir.clkIn")}
            };

            for (size_t i = 0; i < num_input; i ++) {
                recordparams.push_back({"data_in_pond_" + to_string(i), c->BitIn()->Arr(width)});
            }
            for (size_t i = 0; i < num_output; i ++) {
                recordparams.push_back({"data_out_pond_" + to_string(i), c->Bit()->Arr(width)});
            }
            recordparams.push_back({"valid_out_pond", c->Bit()});
            recordparams.push_back({"flush", c->BitIn()});

        return c->Record(recordparams);
    }

  );

  auto cgralib_pond_gen = cgralib->newGeneratorDecl("Pond", cgralib->getTypeGen("cgralib_pond_type"), cgralibpondparams);
  cgralib_pond_gen->addDefaultGenArgs({{"num_inputs", Const::make(c, 1)}});
  cgralib_pond_gen->addDefaultGenArgs({{"ID", Const::make(c, "")}});
  cgralib_pond_gen->addDefaultGenArgs({{"num_outputs", Const::make(c, 1)}});


  auto CGRALibPondModParamFun = [](Context* c,Values genargs) -> std::pair<Params,Values> {
    Params p; //params
    Values d; //defaults
    p["mode"] = c->String();

    p["config"] = CoreIR::JsonType::make(c);
    Json jdata;
    jdata = {};
    d["config"] = Const::make(c,jdata);

    return {p,d};
  };
  cgralib_pond_gen->setModParamsGen(CGRALibPondModParamFun);

  // cgralib.Mem_amber
  Params cgralibmemamberparams = Params({
        {"width", c->Int()}, // for m3 16
        {"num_inputs", c->Int()}, // the number of ports you *actually use in a given config*
        {"num_outputs", c->Int()}, // ''
        //{"config", c->Json()},
        {"has_valid", c->Bool()},
        {"has_stencil_valid", c->Bool()},
        {"has_flush", c->Bool()},
        {"is_rom", c->Bool()},
        {"ID", c->String()},            //for codegen, TODO: remove after coreIR fix
        {"has_external_addrgen", c->Bool()},
        {"use_prebuilt_mem", c->Bool()},
        {"has_reset", c->Bool()},
        {"has_read_valid", c->Bool()}
    });

  cgralib->newTypeGen(
          "cgralib_mem_amber_type",
          cgralibmemamberparams,
          [](Context* c, Values genargs){
            uint width = genargs.at("width")->get<int>();
            uint num_input = genargs.at("num_inputs")->get<int>();
            uint num_output = genargs.at("num_outputs")->get<int>();
            //Json config = genargs.at("config")->get<Json>();

            RecordParams recordparams = {
                {"rst_n", c->BitIn()},
                {"chain_chain_en", c->BitIn()},
		        //{"chain_data_in", c->BitIn()->Arr(16)},
		        //{"chain_data_out", c->Bit()->Arr(16)},
                {"clk_en", c->BitIn()},
                {"clk", c->Named("coreir.clkIn")}
            };

            //for (size_t i = 0; i < num_input; i ++) {
                //recordparams.push_back({"data_in_" + std::to_string(i),
                        //c->BitIn()->Arr(width)});
            //}
            //for (size_t i = 0; i < num_output; i ++) {
                //recordparams.push_back({"data_out_" + std::to_string(i),
                        //c->Bit()->Arr(width)});
            //}

            bool has_read_valid = genargs.at("has_read_valid")->get<bool>();

            bool has_external_addrgen = genargs.at("has_external_addrgen")->get<bool>();
            bool use_prebuilt_mem = genargs.at("use_prebuilt_mem")->get<bool>();
            if (!use_prebuilt_mem) {
                recordparams.push_back({"chain_data_in", c->BitIn()->Arr(width)});
                recordparams.push_back({"chain_data_out", c->Bit()->Arr(width)});
            }
            for (size_t i = 0; i < num_input; i ++) {
                recordparams.push_back({"data_in_" + std::to_string(i),
                        c->BitIn()->Arr(width)});
                if (use_prebuilt_mem) {
                    recordparams.push_back({"chain_data_in_" + std::to_string(i),
                             c->BitIn()->Arr(width)});
                }

                if (has_external_addrgen) {
                  recordparams.push_back({"write_addr_" + std::to_string(i),
                      c->BitIn()->Arr(16)});
                  recordparams.push_back({"wen_" + std::to_string(i),
                      c->BitIn()});

                }
            }
            for (size_t i = 0; i < num_output; i ++) {
                recordparams.push_back({"data_out_" + std::to_string(i),
                        c->Bit()->Arr(width)});

                if (has_read_valid) {
                  recordparams.push_back({"data_out_" + std::to_string(i) + "_valid",
                      c->Bit()});
                }

                if (has_external_addrgen) {
                  recordparams.push_back({"read_addr_" + std::to_string(i),
                      c->BitIn()->Arr(16)});
                  recordparams.push_back({"ren_" + std::to_string(i),
                      c->BitIn()});
                }
            }
            bool has_valid = genargs.at("has_valid")->get<bool>();
            bool has_stencil_valid = genargs.at("has_stencil_valid")->get<bool>();
            bool has_flush = genargs.at("has_flush")->get<bool>();
            bool has_reset = genargs.at("has_reset")->get<bool>();

            if (has_valid) {
              recordparams.push_back({"valid", c->Bit()});
            }
            if (has_stencil_valid) {
              recordparams.push_back({"stencil_valid", c->Bit()});
            }
            if (has_flush) {
              recordparams.push_back({"flush", c->BitIn()});
            }
            if (has_reset) {
              recordparams.push_back({"reset", c->BitIn()});
            }

        return c->Record(recordparams);
    }

  );

  auto cgralib_mem_amber_gen = cgralib->newGeneratorDecl("Mem_amber", cgralib->getTypeGen("cgralib_mem_amber_type"), cgralibmemamberparams);
  cgralib_mem_amber_gen->addDefaultGenArgs({{"num_inputs", Const::make(c, 1)}});
  cgralib_mem_amber_gen->addDefaultGenArgs({{"is_rom", Const::make(c, false)}});
  cgralib_mem_amber_gen->addDefaultGenArgs({{"ID", Const::make(c, "")}});
  cgralib_mem_amber_gen->addDefaultGenArgs({{"num_outputs", Const::make(c, 1)}});
  cgralib_mem_amber_gen->addDefaultGenArgs({{"has_valid", Const::make(c, false)}});
  cgralib_mem_amber_gen->addDefaultGenArgs({{"has_stencil_valid", Const::make(c, false)}});
  cgralib_mem_amber_gen->addDefaultGenArgs({{"has_flush", Const::make(c, false)}});
  cgralib_mem_amber_gen->addDefaultGenArgs({{"has_reset", Const::make(c, false)}});
  cgralib_mem_amber_gen->addDefaultGenArgs({{"has_external_addrgen", Const::make(c, false)}});
  cgralib_mem_amber_gen->addDefaultGenArgs({{"use_prebuilt_mem", Const::make(c, false)}});
  cgralib_mem_amber_gen->addDefaultGenArgs({{"has_read_valid", Const::make(c, false)}});


  auto CGRALibMemAmberModParamFun = [](Context* c,Values genargs) -> std::pair<Params,Values> {
    Params p; //params
    Values d; //defaults
    //p["mode"] = c->String();

    //p["config"] = CoreIR::JsonType::make(c);

    //p["depth"] = c->Int();
    //d["depth"] = Const::make(c,1024);

    return {p,d};
  };
  cgralib_mem_amber_gen->setModParamsGen(CGRALibMemAmberModParamFun);

  // cgralib.Mem
  Params cgralibmemparams = Params({
        {"width", c->Int()},
        {"num_inputs", c->Int()},
        {"num_outputs", c->Int()},
        //{"config", c->Json()},
        {"has_valid", c->Bool()},
        {"is_rom", c->Bool()},
        {"has_stencil_valid", c->Bool()},
        {"has_flush", c->Bool()},
        {"ID", c->String()},            //for codegen, TODO: remove after coreIR fix
        {"has_reset", c->Bool()},
        {"has_external_addrgen", c->Bool()},
        {"use_prebuilt_mem", c->Bool()},
        {"has_read_valid", c->Bool()},
    });

  cgralib->newTypeGen(
          "cgralib_mem_type",
          cgralibmemparams,
          [](Context* c, Values genargs){
            uint width = genargs.at("width")->get<int>();
            uint num_input = genargs.at("num_inputs")->get<int>();
            uint num_output = genargs.at("num_outputs")->get<int>();
            //Json config = genargs.at("config")->get<Json>();

            RecordParams recordparams = {
                {"rst_n", c->BitIn()},
                {"chain_chain_en", c->BitIn()},
                {"clk_en", c->BitIn()},
                {"clk", c->Named("coreir.clkIn")}
            };

            bool has_external_addrgen = genargs.at("has_external_addrgen")->get<bool>();
            for (size_t i = 0; i < num_input; i ++) {
                recordparams.push_back({"data_in_" + std::to_string(i),
                        c->BitIn()->Arr(width)});
                recordparams.push_back({"chain_data_in_" + std::to_string(i),
                        c->BitIn()->Arr(width)});

                if (has_external_addrgen) {
                  recordparams.push_back({"write_addr_" + std::to_string(i),
                      c->BitIn()->Arr(16)});
                  recordparams.push_back({"wen_" + std::to_string(i),
                      c->BitIn()});
                }
            }


            bool has_read_valid = genargs.at("has_read_valid")->get<bool>();
            for (size_t i = 0; i < num_output; i ++) {
                recordparams.push_back({"data_out_" + std::to_string(i),
                        c->Bit()->Arr(width)});

                if (has_read_valid) {
                  recordparams.push_back({"data_out_" + std::to_string(i) + "_valid",
                      c->Bit()});
                }
                if (has_external_addrgen) {
                  recordparams.push_back({"read_addr_" + std::to_string(i),
                      c->BitIn()->Arr(16)});
                  recordparams.push_back({"ren_" + std::to_string(i),
                      c->BitIn()});
                }
            }

            bool has_valid = genargs.at("has_valid")->get<bool>();
            bool has_stencil_valid = genargs.at("has_stencil_valid")->get<bool>();
            bool has_flush = genargs.at("has_flush")->get<bool>();
            bool has_reset = genargs.at("has_reset")->get<bool>();
            bool is_rom  = genargs.at("is_rom")->get<bool>();

            if (is_rom) {
              recordparams.push_back({"wen_in_0", c->BitIn()});
              recordparams.push_back({"ren_in_0", c->BitIn()});
              recordparams.push_back({"addr_in_0", c->BitIn()->Arr(width)});
            }

            if (has_valid) {
              recordparams.push_back({"valid", c->Bit()});
            }
            if (has_stencil_valid) {
              recordparams.push_back({"stencil_valid", c->Bit()});
            }
            if (has_flush) {
              recordparams.push_back({"flush", c->BitIn()});
            }
            if (has_reset) {
              recordparams.push_back({"reset", c->BitIn()});
            }

        return c->Record(recordparams);
    }

  );

  auto cgralib_mem_gen = cgralib->newGeneratorDecl("Mem", cgralib->getTypeGen("cgralib_mem_type"), cgralibmemparams);
  cgralib_mem_gen->addDefaultGenArgs({{"num_inputs", Const::make(c, 1)}});
  cgralib_mem_gen->addDefaultGenArgs({{"ID", Const::make(c, "")}});
  cgralib_mem_gen->addDefaultGenArgs({{"num_outputs", Const::make(c, 1)}});
  cgralib_mem_gen->addDefaultGenArgs({{"has_valid", Const::make(c, false)}});
  cgralib_mem_gen->addDefaultGenArgs({{"has_stencil_valid", Const::make(c, false)}});
  cgralib_mem_gen->addDefaultGenArgs({{"use_prebuilt_mem", Const::make(c, false)}});
  cgralib_mem_amber_gen->addDefaultGenArgs({{"is_rom", Const::make(c, false)}});
  cgralib_mem_gen->addDefaultGenArgs({{"has_external_addrgen", Const::make(c, false)}});
  cgralib_mem_gen->addDefaultGenArgs({{"has_flush", Const::make(c, false)}});
  cgralib_mem_gen->addDefaultGenArgs({{"has_reset", Const::make(c, false)}});
  cgralib_mem_gen->addDefaultGenArgs({{"has_external_addrgen", Const::make(c, false)}});
  cgralib_mem_gen->addDefaultGenArgs({{"has_read_valid", Const::make(c, false)}});


  auto CGRALibMemModParamFun = [](Context* c,Values genargs) -> std::pair<Params,Values> {
    Params p; //params
    Values d; //defaults
    p["mode"] = c->String();

    p["config"] = CoreIR::JsonType::make(c);
    p["init"] = CoreIR::JsonType::make(c);
    Json jdata;
    jdata = {};
    d["init"] = Const::make(c,jdata);

    //p["depth"] = c->Int();
    //d["depth"] = Const::make(c,1024);

    return {p,d};
  };
  cgralib_mem_gen->setModParamsGen(CGRALibMemModParamFun);

  return cgralib;
}


COREIR_GEN_EXTERNAL_API_FOR_LIBRARY(cgralib)

#endif
