# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../imports/EP_MEM.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/ila_0/sim/ila_0.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/ila_rx/sim/ila_rx.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/PIO_EP_MEM_ACCESS.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/PIO_RX_ENGINE.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/PIO_TX_ENGINE.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/PIO_EP.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/PIO_TO_CTRL.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_eq.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_drp.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_rate.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_reset.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_sync.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_user.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_drp.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_reset.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_core_top.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_7x.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_top.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_common.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie2_top.v" --include "../../../imports"
verilog xil_defaultlib  "../../../pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/sim/pcie_7x_0.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/PIO.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/pcie_7x_0_pipe_clock.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/pcie_app_7x.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/pcie_7x_0_support.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/pci_exp_usrapp_cfg.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/pci_exp_usrapp_com.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/pci_exp_usrapp_pl.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/pci_exp_usrapp_rx.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/pci_exp_usrapp_tx.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/sys_clk_gen.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/pcie_axi_trn_bridge.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/pcie_2_1_rport_7x.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/xilinx_pcie_2_1_ep_7x.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/sys_clk_gen_ds.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/xilinx_pcie_2_1_rport_7x.v" --include "../../../imports"
verilog xil_defaultlib  "../../../imports/board.v" --include "../../../imports"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
