# 💫 About Me:
🔭 I'm currently working on RTL Deign (verilog, System Verilog, UVM)<br><br>👬 I'm looking to collaborate with people with same ideas of myself, developing projects on Verilog and VHDL<br><br>

🌱 Im currently Gaining knowledge on Advanced digital design, Static timing analysis, Verilog HDL, FPGA architecture, CMOS fundamentals, Perl scripting, RISC V processor, ASIC verification methods, System verilog, Verification planning, Assertion based verification, Universal verification method and DFT. <br><br>

💭 Ask/Talk to me about #RTLdesign #digitaldesign #socdesign #verification <br><br>

⚡Fun Fact: The name "Verilog" is a portmanteau of the words "verification" and "logic." This is because Verilog is a hardware description language (HDL) that is used to describe digital systems at the register transfer level (RTL). RTL is the level of abstraction where data is transferred between registers, and Verilog is used to describe the logic that controls this data transfer!  🧮💻👩‍💼

# 🌐 Socials:
<a href="https://linkedin.com/in/cp024s" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="sriniketh-jayasendil" height="30" width="40" /></a> &nbsp
<a href="http://twitter.com/srini047" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/twitter.svg" alt="srini047" height="30" width="40" /></a> &ensp
<a href="https://leetcode.com/chandraprakash024/" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/leet-code.svg" alt="srini047" height="30" width="40" /></a>


# 📊 Stats:

<div align="center">
    <img src="https://github-readme-stats.vercel.app/api?username=cp024s&show_icons=true&theme=radical">
</div>
<br/>
<div align="center">
    <img src="https://github-readme-streak-stats.herokuapp.com/?user=cp024s&theme=dark&hide_border=false" alt="GitHub Streak Stats">
</div>
<br/>
<div align="center">
    <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=cp024s&theme=dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact" alt="Top Languages">
</div>
<br/>

# Check out my recent Repo <br>
[100 Days of RTL](https://github.com/cp024s/100-days-of-RTL)
<br>
# My Academic project Repos
[Dowsiness Detection System (Python, Node Red)](https://github.com/cp024s/DDS) <br><br>
[Smart Pesticide Sprayer (Arduino and Other Hardware components)](https://github.com/cp024s/Smart-pesiticide-sprayer) <br><br>
[Standalone Fire extinguisher (Arduino and Other Hardware components)](https://github.com/cp024s/Standalone-fire-Extinguisher) <br><br>
[RFID Attendance management System (Arduino and Other Hardware components)](https://github.com/cp024s/RFID-attendance-management) <br><br>

# ✍️ Random Dev Quote

![](https://quotes-github-readme.vercel.app/api?type=horizontal&theme=radical)

# 🔝 Top Contributed Repo
![](https://github-contributor-stats.vercel.app/api?username=cp024s&limit=5&theme=dark&combine_all_yearly_contributions=true)
 <br> <br>
