
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	
Date:		Mon Nov 24 14:45:58 2025
Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[14:45:58.438745] Configured Lic search path (21.01-s002): 5280@192.100.9.133

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file ./.encrc
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> getVersion
Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
<CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
<CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
<CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
<CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
<CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
<CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
<CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
<CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
<CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
<CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
<CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
<CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
<CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
<CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
<CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
<CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
<CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
<CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
<CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
<CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
<CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
<CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
<CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
<CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
<CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
<CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
<CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
<CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
<CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
<CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
<CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
<CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
<CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
<CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
<CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
<CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
<CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
<CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
<CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
<CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
<CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
<CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
<CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
<CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
<CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
<CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
<CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
<CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
<CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
<CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
<CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
<CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
<CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
<CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
<CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
<CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
<CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
<CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
<CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
<CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
<CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
<CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
<CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
<CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
<CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
<CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
<CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
<CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
<CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
<CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
<CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
<CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
<CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
<CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
<CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
<CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
<CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
<CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
<CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
<CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
<CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
<CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
<CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
<CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
<CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
<CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
<CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
<CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
<CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
<CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
<CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
<CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
<CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
<CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
<CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
<CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
<CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
<CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
<CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
<CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
<CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
<CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
<CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
<CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
<CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
<CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
<CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
<CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
<CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
<CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
<CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
<CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
<CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
<CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
<CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
<CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
<CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
<CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
<CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
<CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
<CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
<CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
<CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
<CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
<CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
<CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
<CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
<CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
<CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
<CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
<CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
<CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
<CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
<CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
<CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
<CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
<CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
<CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
<CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
<CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
<CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
<CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
<CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
<CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
<CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
<CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
<CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
<CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
<CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
<CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
<CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
<CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
<CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
<CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
<CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
<CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
<CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
<CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
<CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
<CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
<CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
<CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
<CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
<CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
<CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
<CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
<CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
<CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
<CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
<CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
<CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
<CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
<CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
<CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
<CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
<CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
<CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
<CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
<CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
<CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
<CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
<CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
<CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
<CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
<CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
<CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
<CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
<CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
<CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
<CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
<CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
<CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
<CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
<CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
<CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
<CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
<CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
<CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
<CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
<CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
<CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
<CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
<CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
<CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
<CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
<CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
<CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
<CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
<CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
<CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
<CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
<CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
<CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
<CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
<CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
<CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
<CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
<CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
<CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
<CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
<CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
<CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
<CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
<CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
<CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
<CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
<CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
<CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
<CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
<CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
<CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
<CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
<CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
<CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
<CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
<CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
<CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
<CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
<CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
<CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
<CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
<CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
<CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
<CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
<CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
<CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
<CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
<CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
<CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
<CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
<CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
<CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
<CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
<CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
<CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
<CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
<CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
<CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
<CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
<CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
<CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
<CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
<CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
<CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
<CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
<CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
<CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
<CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
<CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
<CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
<CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
<CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
<CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
<CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
<CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
<CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
<CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
<CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
<CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
<CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
<CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
<CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
<CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
<CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
<CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
<CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
<CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
<CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
<CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
<CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
<CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
<CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
<CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
<CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
<CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
<CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
<CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
<CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
<CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
<CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
<CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
<CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
<CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
<CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
<CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
<CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
<CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
<CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
<CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
<CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
<CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
<CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
<CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
<CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
<CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
<CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
<CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
<CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
<CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
<CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
<CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
<CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
<CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
<CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
<CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
<CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
<CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
<CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
<CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
<CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
<CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
<CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
<CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
<CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
<CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 22.20 fill procedures
<CMD> win
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/shadab/shadab/FPR/work/postCTSopt.inv.dat DTMF_CHIP
#% Begin load design ... (date=11/24 14:46:49, mem=751.4M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'DTMF_CHIP' saved by 'Innovus' '21.15-s110_1' on 'Fri Nov 21 16:56:21 2025'.
% Begin Load MMMC data ... (date=11/24 14:46:50, mem=754.2M)
% End Load MMMC data ... (date=11/24 14:46:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=755.2M, current mem=755.2M)
dtmf_rc_corner

Loading LEF file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/lef/all.lef ...
Set DBUPerIGU to M2 pitch 1320.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/viewDefinition.tcl
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/pllclk_slow.lib' ...
Read 1 cells in library 'pllclk' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_slow_syn.lib' ...
Read 1 cells in library 'ram_128x16A' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_slow_syn.lib' ...
Read 1 cells in library 'ram_256x16A' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
Read 1 cells in library 'rom_512x16A' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/slow.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/slow.lib)
Read 462 cells in library 'tsmc18' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib' ...
**WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 735)
**WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 741)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
Read 4 cells in library 'tpz973g' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/pllclk_fast.lib' ...
Read 1 cells in library 'pllclk' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_fast_syn.lib' ...
Read 1 cells in library 'ram_128x16A' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
Read 1 cells in library 'rom_512x16A' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_fast_syn.lib' ...
Read 1 cells in library 'ram_256x16A' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/fast.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/fast.lib)
Read 470 cells in library 'tsmc18' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib' ...
**WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 735)
**WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 741)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
Read 4 cells in library 'tpz973g' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=29.4M, fe_cpu=0.34min, fe_real=0.90min, fe_mem=1128.6M) ***
% Begin Load netlist data ... (date=11/24 14:46:52, mem=777.3M)
*** Begin netlist parsing (mem=1128.6M) ***
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 478 new cells from 12 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.v.bin'

*** Memory Usage v#1 (Current mem = 1135.633M, initial mem = 476.027M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1135.6M) ***
% End Load netlist data ... (date=11/24 14:46:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=787.9M, current mem=787.9M)
Set top cell to DTMF_CHIP.
Hooked 948 DB cells to tlib cells.
** Removed 8 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell DTMF_CHIP ...
*** Netlist is unique.
** info: there are 985 modules.
** info: there are 6101 stdCell insts.
** info: there are 71 Pad insts.
** info: there are 4 macros.

*** Memory Usage v#1 (Current mem = 1188.059M, initial mem = 476.027M) ***
*info: set bottom ioPad orient R0
Reading IO assignment file "/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/iofile/dtmf.io" ...
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
Loading preference file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/gui.pref.tcl ...
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
**WARN: (IMPOPT-3602):	The specified path group name tdgp_reg2reg_default is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for tdgp_reg2reg_default path_group
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2reg path_group
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Change floorplan default-technical-site to 'tsm3site'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 266
Total number of sequential cells: 178
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: RFRDX2 RFRDX1 RFRDX4 CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 21
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=11/24 14:46:58, mem=1140.9M)
% End Load MMMC data post ... (date=11/24 14:46:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1140.9M, current mem=1140.9M)
**WARN: (IMPSYC-2):	Timing information is not defined for cell PDB04DGZ; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PCORNERDG; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
Reading floorplan file - /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.fp.gz (mem = 1511.6M).
% Begin Load floorplan data ... (date=11/24 14:46:58, mem=1141.0M)
*info: reset 6846 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 3023920 3024240)
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.fp.spr.gz (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:16 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1141.5M, current mem=1141.5M)
There are 71 io inst loaded
There are 19 nets with weight being set
There are 19 nets with bottomPreferredRoutingLayer being set
There are 19 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=11/24 14:46:59, total cpu=0:00:00.1, real=0:00:01.0, peak res=1142.5M, current mem=1142.5M)
% Begin Load SymbolTable ... (date=11/24 14:46:59, mem=1142.9M)
Reading congestion map file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.route.congmap.gz ...
Suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=11/24 14:46:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1144.9M, current mem=1144.9M)
Loading place ...
% Begin Load placement data ... (date=11/24 14:46:59, mem=1144.9M)
Reading placement file - /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:17 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1520.0M) ***
Total net length = 2.646e+05 (1.272e+05 1.373e+05) (ext = 0.000e+00)
% End Load placement data ... (date=11/24 14:47:00, total cpu=0:00:00.1, real=0:00:01.0, peak res=1147.2M, current mem=1147.2M)
Reading PG file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on       Fri Nov 21 16:56:17 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1516.0M) ***
% Begin Load routing data ... (date=11/24 14:47:00, mem=1147.4M)
Reading routing file - /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.route.gz.
Reading Innovus routing data (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:17 2025 Format: 20.1) ...
*** Total 6471 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1523.0M) ***
% End Load routing data ... (date=11/24 14:47:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1154.2M, current mem=1154.2M)
Loading Drc markers ...
... 2 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
% Begin Load DEF data ... (date=11/24 14:47:00, mem=1154.2M)
Reading DEF file '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.scandef.gz', current time is Mon Nov 24 14:47:00 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
DEF file '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.scandef.gz' is parsed, current time is Mon Nov 24 14:47:01 2025.
% End Load DEF data ... (date=11/24 14:47:01, total cpu=0:00:00.1, real=0:00:01.0, peak res=1155.2M, current mem=1155.2M)
TAT_INFO: restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
Reading property file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1527.0M) ***
Reading dirtyarea snapshot file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.db.da.gz (Create by Innovus v21.15-s110_1 on Fri Nov 21 16:56:18 2025, version: 4).
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/t018s6mlv.capTbl ...
Cap table was created using Encounter 10.10-s002_1.
Process name: t018s6mm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: dtmf_view_setup
    RC-Corner Name        : dtmf_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/t018s6mlv.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
 
 Analysis View: dtmf_view_hold
    RC-Corner Name        : dtmf_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/t018s6mlv.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.congmap.gz ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=11/24 14:47:04, mem=1167.5M)
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=11/24 14:47:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1173.9M, current mem=1173.9M)
dtmf_corner_min dtmf_corner_max
% Begin load AAE data ... (date=11/24 14:47:05, mem=1217.9M)
AAE DB initialization (MEM=1619.54 CPU=0:00:00.1 REAL=0:00:01.0) 
% End load AAE data ... (date=11/24 14:47:07, total cpu=0:00:00.5, real=0:00:02.0, peak res=1224.4M, current mem=1224.4M)
Restoring CCOpt config...
  Extracting original clock gating for vclk2...
    clock_tree vclk2 contains 1 sinks and 0 clock gates.
  Extracting original clock gating for vclk2 done.
  Extracting original clock gating for vclk2<1>...
    clock_tree vclk2<1> contains 12 sinks and 0 clock gates.
  Extracting original clock gating for vclk2<1> done.
  Extracting original clock gating for vclk2<2>...
    clock_tree vclk2<2> contains 9 sinks and 0 clock gates.
  Extracting original clock gating for vclk2<2> done.
  Extracting original clock gating for vclk2<3>...
    clock_tree vclk2<3> contains 129 sinks and 0 clock gates.
  Extracting original clock gating for vclk2<3> done.
  Extracting original clock gating for vclk2<4>...
    clock_tree vclk2<4> contains 1 sinks and 0 clock gates.
  Extracting original clock gating for vclk2<4> done.
  Extracting original clock gating for vclk1...
    clock_tree vclk1 contains 394 sinks and 0 clock gates.
  Extracting original clock gating for vclk1 done.
  The skew group vclk1/common was created. It contains 394 sinks and 1 sources.
  The skew group vclk2/common was created. It contains 152 sinks and 5 sources.
  The skew group vclk1/common was created. It contains 394 sinks and 1 sources.
  The skew group vclk2/common was created. It contains 152 sinks and 5 sources.
**WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
**WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
**WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
Restoring CCOpt config done.
Total number of combinational cells: 266
Total number of sequential cells: 178
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 18
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
timing_aocv_enable_gba_combine_launch_capture
timing_enable_backward_compatible_latch_thru_mt_mode
timing_enable_separate_device_slew_effect_sensitivities
#% End load design ... (date=11/24 14:47:11, total cpu=0:00:05.5, real=0:00:22.0, peak res=1248.5M, current mem=1230.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-2             2  Timing information is not defined for ce...
WARNING   IMPVL-159          932  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
WARNING   IMPCCOPT-2332        3  The property %s is deprecated. It still ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
WARNING   TECHLIB-302          6  No function defined for cell '%s'. The c...
WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
*** Message Summary: 1027 warning(s), 0 error(s)

<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1739.145M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1853.5)
AAE_INFO: Cdb files are: 
 	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/slow.cdb
	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/fast.cdb
 
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (EMS-27):	Message (IMPESI-3311) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNRX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'BUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'CLKBUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'BUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'CLKBUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 6714
End delay calculation. (MEM=2022.02 CPU=0:00:00.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1985.4 CPU=0:00:01.9 REAL=0:00:05.0)
Path 1: MET Setup Check with Pin DTMF_INST/RESULTS_CONV_INST/gt_reg/CK 
Endpoint:   DTMF_INST/RESULTS_CONV_INST/gt_reg/D     (v) checked with  leading 
edge of 'vclk1'
Beginpoint: DTMF_INST/RESULTS_CONV_INST/r941_reg_1/Q (v) triggered by trailing 
edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Other End Arrival Time          2.005
- Setup                         0.990
+ Phase Shift                  14.000
- Uncertainty                   0.250
= Required Time                14.765
- Arrival Time                 14.718
= Slack Time                    0.047
     Clock Fall Edge                 7.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       7.018
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                              |              |          |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+---------+----------| 
     | DTMF_INST/RESULTS_CONV_INST/r941_reg_1       | CKN v        |          |       |   7.018 |    7.065 | 
     | DTMF_INST/RESULTS_CONV_INST/r941_reg_1       | CKN v -> Q v | SDFFNX1  | 0.490 |   7.508 |    7.555 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC247_r941_1 | A v -> Y v   | DLY4X1   | 1.204 |   8.711 |    8.758 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC103_r941_1 | A v -> Y v   | DLY4X1   | 1.501 |  10.212 |   10.259 | 
     | DTMF_INST/RESULTS_CONV_INST/i_281            | A v -> Y ^   | NAND2X1  | 0.292 |  10.505 |   10.551 | 
     | DTMF_INST/RESULTS_CONV_INST/i_628            | A1 ^ -> Y v  | AOI21X1  | 0.126 |  10.631 |   10.677 | 
     | DTMF_INST/RESULTS_CONV_INST/i_771            | A0 v -> Y ^  | OAI21XL  | 0.324 |  10.955 |   11.001 | 
     | DTMF_INST/RESULTS_CONV_INST/i_601            | A0 ^ -> Y v  | AOI211X1 | 0.171 |  11.126 |   11.172 | 
     | DTMF_INST/RESULTS_CONV_INST/i_687            | A1 v -> Y ^  | OAI21XL  | 0.241 |  11.366 |   11.413 | 
     | DTMF_INST/RESULTS_CONV_INST/i_777            | A1 ^ -> Y v  | AOI21X1  | 0.166 |  11.532 |   11.579 | 
     | DTMF_INST/RESULTS_CONV_INST/i_78             | A1 v -> Y ^  | OAI21XL  | 0.251 |  11.783 |   11.829 | 
     | DTMF_INST/RESULTS_CONV_INST/i_731            | A0 ^ -> Y v  | AOI31X1  | 0.148 |  11.931 |   11.978 | 
     | DTMF_INST/RESULTS_CONV_INST/i_2322767        | A1 v -> Y ^  | OAI31X1  | 0.308 |  12.240 |   12.286 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1653           | D ^ -> Y v   | NOR4BX1  | 0.227 |  12.467 |   12.514 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC455_n_1853 | A v -> Y v   | BUFX8    | 0.161 |  12.628 |   12.675 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC522_n_1853 | A v -> Y v   | BUFXL    | 0.231 |  12.859 |   12.906 | 
     | DTMF_INST/RESULTS_CONV_INST/i_1680           | B v -> Y ^   | NOR4BX1  | 0.305 |  13.164 |   13.211 | 
     | DTMF_INST/RESULTS_CONV_INST/i_4748           | C ^ -> Y v   | NAND4X1  | 0.224 |  13.388 |   13.434 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC222_n_4172 | A v -> Y v   | DLY4X1   | 1.182 |  14.570 |   14.617 | 
     | DTMF_INST/RESULTS_CONV_INST/FE_PHC366_n_4172 | A v -> Y v   | CLKBUFX1 | 0.148 |  14.718 |   14.765 | 
     | DTMF_INST/RESULTS_CONV_INST/gt_reg           | D v          | SEDFFX1  | 0.000 |  14.718 |   14.765 | 
     +-----------------------------------------------------------------------------------------------------+ 

<CMD> getAnalysisMode -checkType -quiet
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix DTMF_CHIP_postCTS -outDir timingReports
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:35.1/0:02:44.5 (0.2), mem = 1985.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1950.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.047  |  0.047  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.584%
Routing Overflow: 0.16% H and 0.14% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.86 sec
Total Real time: 8.0 sec
Total Memory Usage: 1975.847656 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:07.9 (0.1), totSession cpu/real = 0:00:35.9/0:02:52.4 (0.2), mem = 1975.8M
<CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
<CMD> deselectAll
<CMD> zoomBox 357.81100 234.61100 1182.22850 972.64050
<CMD> zoomBox 615.89450 402.51300 981.69400 729.98150
<CMD> zoomBox 744.85050 487.66550 882.81200 611.17050
<CMD> zoomBox 817.84700 553.16600 828.55550 547.09800
<CMD> zoomBox 818.31650 545.82900 827.41900 553.97750
<CMD> zoomBox 818.71550 546.24550 826.45300 553.17200
<CMD> zoomBox 818.99800 546.62850 825.57450 552.51600
<CMD> selectWire 820.5700 543.3400 820.8500 681.3800 4 DTMF_INST/TDSP_CORE_INST/read_data
<CMD> selectNet DTMF_INST/clk
<CMD> deselectAll
<CMD> zoomBox 671.98950 501.56050 679.13400 497.25600
<CMD> zoomBox 673.15850 497.24350 678.32100 501.86500
<CMD> zoomBox 674.00100 497.99200 677.73150 501.33150
<CMD> selectWire 654.9100 499.6600 678.2900 499.9400 3 DTMF_INST/clk
<CMD> setAttribute -net DTMF_INST/clk -preferred_extra_space 2
<CMD> zoomBox 675.23500 499.11600 676.64250 500.37600
<CMD> zoomBox 675.52350 499.37800 676.38800 500.15200
<CMD> zoomBox 675.70100 499.53900 676.23200 500.01450
<CMD> zoomBox 675.87550 499.69850 676.07700 499.87900
<CMD> zoomBox 675.89150 499.71300 676.06300 499.86650
<CMD> zoomBox 675.95650 499.77300 676.00400 499.81550
<CMD> zoomBox 675.97050 499.78550 675.99150 499.80450
<CMD> zoomBox 675.86050 499.73950 676.07050 499.92750
<CMD> zoomBox 675.61300 499.62150 676.27000 500.20950
<CMD> zoomBox 671.93800 497.41400 679.47150 504.15800
<CMD> fit
<CMD> getAttribute -net DTMF_INST/clk
#NET DTMF_INST/clk attributes:
#    weight = 2 (default)
#    non_default_rule = default (default)
#    non_default_rule_effort = auto (default)
#    multi_cut_via_effort = low (default)
#    shield_net = none (default)
#    shield_side = two_sides (default)
#    pattern = steiner (default)
#    top_preferred_routing_layer = 31 (default)
#    bottom_preferred_routing_layer = 0 (default)
#    top_preferred_shielding_layer = 31 (default)
#    bottom_preferred_shielding_layer = 0 (default)
#    preferred_routing_layer_effort = low (default)
#    preferred_extra_space = 2
#    is_selected = false (default)
#    avoid_detour = false (default)
#    skip_routing = false (default)
#    skip_antenna_fix = false (default)
#    si_post_route_fix = false (default)
#    max_fanout = 0 (default)
#    mask = 0 (default)
#    layer_mask = 0:0 (default)
#    stripe_layer_range = 0:0 (default)
#    one_side_spacing = 0:0 (default)
#    avoid_chaining = false (default)
#    voltage  = 1.980000
<CMD> setAttribute -net DTMF_INST/TDSP_CORE_INST/read_data -shield_net VDD
<CMD> deselectAll
<CMD> fit
<CMD> zoomBox 651.42050 534.92350 788.42900 472.42800
<CMD> zoomBox 660.58450 461.43150 744.72550 536.75550
<CMD> zoomBox 666.12850 474.13700 717.80200 520.39600
<CMD> zoomBox 667.47200 477.94750 711.39450 517.26750
<CMD> zoomBox 669.58450 483.93950 701.31850 512.34800
<CMD> zoomBox 670.40950 486.27900 697.38350 510.42650
<CMD> zoomBox 669.44850 483.93900 701.18300 512.34800
<CMD> zoomBox 668.26750 481.37400 705.60250 514.79700
<CMD> zoomBox 666.87750 478.35650 710.80150 517.67800
<CMD> zoomBox 665.24250 474.80650 716.91850 521.06750
<CMD> zoomBox 658.39550 459.93600 742.54200 535.26500
<CMD> zoomBox 647.24550 435.72250 784.26500 558.38400
<CMD> zoomBox 642.14650 424.64900 803.34600 568.95700
<CMD> zoomBox 629.09100 396.29500 852.20450 596.02900
<CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
<CMD> zoomBox 796.18050 670.89200 880.67950 544.78350
<CMD> zoomBox 803.06850 582.12600 856.19750 629.68800
<CMD> zoomBox 813.65950 595.96700 837.23300 617.07050
<CMD> zoomBox 817.29350 601.03900 829.60000 612.05600
<CMD> zoomBox 817.82850 601.85800 828.28900 611.22250
<CMD> zoomBox 818.66950 603.14600 826.22750 609.91200
<CMD> zoomBox 818.99800 603.64850 825.42250 609.40000
<CMD> zoomBox 819.26950 604.07350 824.73100 608.96250
<CMD> panPage 0 -1
<CMD> deselectAll
<CMD> selectWire 821.2300 553.4200 821.5100 680.2600 4 DTMF_INST/TDSP_CORE_INST/go_data
<CMD> zoomBox 818.27850 601.26050 825.83800 608.02800
<CMD> zoomBox 817.64800 600.40450 826.54200 608.36650
<CMD> zoomBox 816.90700 599.39750 827.37050 608.76450
<CMD> zoomBox 815.00900 596.81850 829.49150 609.78350
<CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
<CMD> deselectAll
<CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 3
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.74 (MB), peak = 1445.52 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                1
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               52.5
setNanoRouteMode -routeBottomRoutingLayer           3
setNanoRouteMode -routeSelectedNetOnly              true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -routeTopRoutingLayer              6
setNanoRouteMode -routeWithSiDriven                 true
setNanoRouteMode -routeWithTimingDriven             true
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -lefTechFileMap                    /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/misc/lefdef.layermap
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setSIMode -separate_delta_delay_on_data             true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1980.4M, init mem=1980.4M)
*info: Placed = 6105           (Fixed = 23)
*info: Unplaced = 0           
Placement Density:52.58%(140826/267812)
Placement Density (including fixed std cells):52.58%(140826/267812)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1980.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (19) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1980.4M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Nov 24 14:57:48 2025
#
#Generating timing data, please wait...
#6487 total nets, 6412 already routed, 6412 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6714
End delay calculation. (MEM=2014.12 CPU=0:00:00.8 REAL=0:00:03.0)
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:06, memory = 1272.68 (MB), peak = 1445.52 (MB)
#Done generating timing data.
#create default rule from bind_ndr_rule rule=0x7ff70391e110 0x7ff6eb1d7538
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=1 (nr_selected_net=1)
#num needed restored net=0
#need_extraction net=0 (total=6846)
#Start reading timing information from file .timing_file_2738.tif.gz ...
#Read in timing information for 57 ports, 6176 instances from timing file .timing_file_2738.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 6412 (skipped).
#Total number of nets in the design = 6846.
#1 routable net do not has any wires.
#6393 skipped nets do not have any wires.
#19 skipped nets have only detail routed wires.
#1 net will be global routed.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Mon Nov 24 14:57:57 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 6844 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Restoring pin access data from file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.apa ...
#Done restoring pin access data
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1332.90 (MB), peak = 1445.52 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.21 (MB), peak = 1445.52 (MB)
#
#Connectivity extraction summary:
#19 routed net(s) are imported.
#1 (0.22%) nets are without wires.
#433 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 453.
#
#
#Finished routing data preparation on Mon Nov 24 14:57:57 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 28.74 (MB)
#Total memory = 1338.39 (MB)
#Peak memory = 1445.52 (MB)
#
#
#Start global routing on Mon Nov 24 14:57:57 2025
#
#
#Start global routing initialization on Mon Nov 24 14:57:57 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Nov 24 14:57:57 2025
#
#Start routing resource analysis on Mon Nov 24 14:57:58 2025
#
#Routing resource analysis is done on Mon Nov 24 14:57:58 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal3         H        1186        1514       32580    52.56%
#  Metal4         V         970        1321       32580    52.12%
#  Metal5         H         691         659       32580    44.56%
#  Metal6         V         579         567       32580    44.96%
#  --------------------------------------------------------------
#  Total                   3427      52.98%      130320    48.55%
#
#  20 nets (0.29%) with 1 preferred extra spacing.
#  1 nets (0.01%) with 2 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Nov 24 14:57:58 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.07 (MB), peak = 1445.52 (MB)
#
#
#Global routing initialization is done on Mon Nov 24 14:57:58 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.16 (MB), peak = 1445.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1345.97 (MB), peak = 1445.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1346.15 (MB), peak = 1445.52 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1346.15 (MB), peak = 1445.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 6412 (skipped).
#Total number of nets in the design = 6846.
#
#6393 skipped nets do not have any wires.
#1 routable net has routed wires.
#19 skipped nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------------------
#        Rules   Shielding   Unconstrained  
#-----------------------------------------
#      Default           1               0  
#-----------------------------------------
#        Total           1               0  
#-----------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Unconstrained  
#------------------------------------------------------------
#      Default                 20           1            6392  
#------------------------------------------------------------
#        Total                 20           1            6392  
#------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 9191 um.
#Total half perimeter of net bounding box = 4153 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 701 um.
#Total wire length on LAYER Metal3 = 3976 um.
#Total wire length on LAYER Metal4 = 3636 um.
#Total wire length on LAYER Metal5 = 569 um.
#Total wire length on LAYER Metal6 = 309 um.
#Total number of vias = 1611
#Up-Via Summary (total 1611):
#           
#-----------------------
# Metal1            578
# Metal2            538
# Metal3            445
# Metal4             46
# Metal5              4
#-----------------------
#                  1611 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.91 (MB)
#Total memory = 1346.30 (MB)
#Peak memory = 1445.52 (MB)
#
#Finished global routing on Mon Nov 24 14:57:58 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.57 (MB), peak = 1445.52 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 6 hboxes and 2 vertical wires in 6 hboxes.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 9189 um.
#Total half perimeter of net bounding box = 4153 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 701 um.
#Total wire length on LAYER Metal3 = 3977 um.
#Total wire length on LAYER Metal4 = 3633 um.
#Total wire length on LAYER Metal5 = 569 um.
#Total wire length on LAYER Metal6 = 309 um.
#Total number of vias = 1611
#Up-Via Summary (total 1611):
#           
#-----------------------
# Metal1            578
# Metal2            538
# Metal3            445
# Metal4             46
# Metal5              4
#-----------------------
#                  1611 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.91 (MB), peak = 1445.52 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 33.74 (MB)
#Total memory = 1343.17 (MB)
#Peak memory = 1445.52 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#1539 out of 6176 instances (24.9%) need to be verified(marked ipoed), dirty area = 1.4%.
#11.1% of the total area is being checked for drcs
#11.1% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.40 (MB), peak = 1445.52 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 9185 um.
#Total half perimeter of net bounding box = 4153 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 701 um.
#Total wire length on LAYER Metal3 = 3975 um.
#Total wire length on LAYER Metal4 = 3631 um.
#Total wire length on LAYER Metal5 = 569 um.
#Total wire length on LAYER Metal6 = 309 um.
#Total number of vias = 1611
#Up-Via Summary (total 1611):
#           
#-----------------------
# Metal1            578
# Metal2            538
# Metal3            445
# Metal4             46
# Metal5              4
#-----------------------
#                  1611 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.25 (MB)
#Total memory = 1349.42 (MB)
#Peak memory = 1445.52 (MB)
#Analyzing shielding information. 
#  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
#  Bottom shield layer is layer 3.
#  Bottom routing layer for shield is layer 3.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.50 (MB), peak = 1445.52 (MB)
#  Start shielding step 2 
#    Inner loop #1
#  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.58 (MB), peak = 1445.52 (MB)
#  Start shielding step 3
#    Start loop 1
#    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.25 (MB), peak = 1445.52 (MB)
#  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.25 (MB), peak = 1445.52 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.91 (MB), peak = 1445.52 (MB)
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.91 (MB), peak = 1445.52 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VDD 
#Opportunistic shielding net(s): VSS
#
#Number of nets with shield attribute: 1
#Number of nets reported: 1
#Number of nets without shielding: 0
#Average ratio                   : 0.998
#
#Name   Average Length     Shield    Ratio
#Metal3:          58.0      115.1     0.993
#Metal4:         146.2      292.3     1.000
#-------------------------------------------------------------------------------
#Bottom shield layer (Metal3) and above: 
#Average (BotShieldLayer) ratio  : 0.998
#
#Name    Actual Length     Shield    Ratio
#Metal3:          58.0      115.1     0.993
#Metal4:         146.2      292.3     1.000
#-------------------------------------------------------------------------------
#No preferred routing layer range specified
#Done Shielding:    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.97 (MB), peak = 1445.52 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.80 (MB)
#Total memory = 1348.98 (MB)
#Peak memory = 1445.52 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:10
#Increased memory = 83.75 (MB)
#Total memory = 1354.79 (MB)
#Peak memory = 1445.52 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Nov 24 14:57:59 2025
#
#Default setup view is reset to dtmf_view_setup.
#Default setup view is reset to dtmf_view_setup.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:12, memory = 1339.48 (MB), peak = 1445.52 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810       132  Net %s, driver %s (cell %s) voltage %g d...
*** Message Summary: 132 warning(s), 0 error(s)

<CMD> zoomBox 817.06900 598.97650 824.62900 605.74450
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg
<CMD> zoomBox 818.07900 599.73400 823.54100 604.62350
<CMD> zoomBox 817.61500 599.38600 824.04100 605.13850
<CMD> zoomBox 816.43300 598.49800 825.32750 606.46050
<CMD> zoomBox 815.67950 597.93700 826.14400 607.30500
<CMD> zoomBox 814.79550 597.28500 827.10650 608.30600
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2035.16 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2029.156M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2046.5)
AAE_INFO: Cdb files are: 
 	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/slow.cdb
	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/fast.cdb
 
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNRX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'BUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'CLKBUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'BUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'CLKBUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 6714
End delay calculation. (MEM=2198.08 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2161.46 CPU=0:00:01.5 REAL=0:00:02.0)
Path 1: MET Late External Delay Assertion 
Endpoint:   tdigit_flag                             (^) checked with  leading 
edge of 'vclk1'
Beginpoint: DTMF_INST/DIGIT_REG_INST/flag_out_reg/Q (^) triggered by  leading 
edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   7.000
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  2.440
= Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.109
     = Beginpoint Arrival Time       -0.109
     +------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell    | Delay | Arrival | Required | 
     |                                       |               |           |       |  Time   |   Time   | 
     |---------------------------------------+---------------+-----------+-------+---------+----------| 
     | DTMF_INST/DIGIT_REG_INST/flag_out_reg | CK ^          |           |       |  -0.109 |    0.202 | 
     | DTMF_INST/DIGIT_REG_INST/flag_out_reg | CK ^ -> Q ^   | SDFFSHQX1 | 0.432 |   0.323 |    0.633 | 
     | IOPADS_INST/FE_OFC77_tdigit_flagO     | A ^ -> Y ^    | CLKBUFX8  | 0.234 |   0.557 |    0.868 | 
     | IOPADS_INST/Ptdigfgop                 | I ^ -> PAD ^  | PDO04CDG  | 1.882 |   2.440 |    2.750 | 
     |                                       | tdigit_flag ^ |           | 0.000 |   2.440 |    2.750 | 
     +------------------------------------------------------------------------------------------------+ 

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix DTMF_CHIP_postCTS_M4 -outDir timingReports
*** timeDesign #2 [begin] : totSession cpu/real = 0:01:42.5/0:13:04.4 (0.1), mem = 2161.5M
Start to check current routing status for nets...
Early Global Route is going to be called for routing.
End to check current routing status for nets (mem=2107.5M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2107.46 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3079 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2667
[NR-eGR] #PG Blockages       : 3079
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6469 nets ( ignored 0 )
[NR-eGR] There are 19 clock nets ( 19 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6391
[NR-eGR] Rule id: 1  Nets: 19
[NR-eGR] Rule id: 2  Nets: 1
[NR-eGR] Rule id: 3  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.497440e+03um
[NR-eGR] Layer group 2: route 6393 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.23% H + 0.11% V. EstWL: 3.154133e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       112( 0.24%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[NR-eGR]  Metal3 ( 3)        58( 0.13%)         5( 0.01%)         5( 0.01%)         2( 0.00%)   ( 0.16%) 
[NR-eGR]  Metal4 ( 4)        25( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       195( 0.15%)         5( 0.00%)         5( 0.00%)         2( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.16% H + 0.08% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  23134 
[NR-eGR]  Metal2  (2V)        101765  31757 
[NR-eGR]  Metal3  (3H)        163501   4994 
[NR-eGR]  Metal4  (4V)         64371     57 
[NR-eGR]  Metal5  (5H)             0     57 
[NR-eGR]  Metal6  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       329637  59999 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 264425um
[NR-eGR] Total length: 329637um, number of vias: 59999
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8921um, number of vias: 1984
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.34 sec, Real: 0.54 sec, Curr Mem: 2108.71 MB )
Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2106.707M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2119.52)
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6714
End delay calculation. (MEM=2170.73 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2170.73 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:44 mem=2170.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.080  |  0.080  |  0.091  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.584%
Routing Overflow: 0.16% H and 0.08% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.26 sec
Total Real time: 5.0 sec
Total Memory Usage: 2140.148438 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:02.2/0:00:04.6 (0.5), totSession cpu/real = 0:01:44.8/0:13:09.0 (0.1), mem = 2140.1M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix DTMF_CHIP_preCTS -outDir timingReports
*** timeDesign #3 [begin] : totSession cpu/real = 0:01:45.7/0:13:20.6 (0.1), mem = 2144.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2115.7M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2126.79)
*** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6714
End delay calculation. (MEM=2170.73 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2170.73 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:47 mem=2170.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 dtmf_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  4.417  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

Density: 52.584%
Routing Overflow: 0.16% H and 0.08% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.6 sec
Total Real time: 1.0 sec
Total Memory Usage: 2105.210938 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:01:47.3/0:13:22.3 (0.1), mem = 2105.2M
<CMD> deselectAll
<CMD> fit
<CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
<CMD> zoomBox 312.96450 257.58500 1282.86750 1125.85500
<CMD> zoomBox 392.57700 312.16550 1216.99450 1050.19500
<CMD> zoomBox 566.65950 431.51250 1072.95500 884.75500
<CMD> zoomBox 694.07950 523.24250 958.37000 759.83900
<CMD> selectNet {DTMF_INST/tdsp_data_out[3]}
<CMD> zoomBox 726.52600 588.53500 770.75400 628.12850
<CMD> deselectAll
<CMD> selectVia 743.3000 604.3300 743.6800 604.7100 2 DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/n_835
<CMD> zoomBox 729.05750 590.91250 766.65150 624.56700
<CMD> zoomBox 734.59300 596.11000 757.68100 616.77850
<CMD> zoomBox 735.91450 597.35100 755.53950 614.91950
<CMD> zoomBox 738.80450 600.06400 750.85700 610.85350
<CMD> deselectAll
<CMD> selectWire 707.0500 604.3800 843.9500 604.6600 3 {DTMF_INST/tdsp_data_out[3]}
<CMD> zoomBox 734.32700 597.30050 753.95300 614.87000
<CMD> zoomBox 732.27950 596.05050 755.36900 616.72050
<CMD> zoomBox 727.03650 592.84950 758.99400 621.45850
<CMD> zoomBox 717.95350 588.43550 762.18550 628.03250
<CMD> zoomBox 712.08650 585.59750 764.12450 632.18250
<CMD> zoomBox 705.18450 582.25900 766.40550 637.06500
**ERROR: (IMPSYT-6180):	Cannot find any Net.
<CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
<CMD> zoomBox 699.08200 534.51250 918.64200 731.06550
<CMD> zoomBox 767.38900 596.08600 864.80950 683.29800
<CMD> zoomBox 788.26250 610.63400 848.09100 664.19350
<CMD> zoomBox 775.74700 605.13450 858.55500 679.26550
<CMD> deselectAll
<CMD> selectWire 819.9100 543.3400 820.1900 681.3800 4 DTMF_INST/TDSP_CORE_INST/read_data
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> zoomBox 788.11300 526.75950 847.94250 580.31950
<CMD> zoomBox 792.94250 530.89200 843.79800 576.41850
<CMD> selectNet {DTMF_INST/tdsp_data_out[3]}
<CMD> selectNet {DTMF_INST/tdsp_data_out[3]}
<CMD> selectNet {DTMF_INST/tdsp_data_out[3]}
<CMD> zoomBox 762.66950 678.45250 891.25150 566.85300
<CMD> zoomBox 802.42950 589.34150 850.92500 632.75550
<CMD> zoomBox 808.84400 596.19200 838.62700 622.85400
<CMD> zoomBox 810.37550 597.82700 835.69100 620.49000
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> zoomBox 814.09200 599.94400 832.38300 616.31850
<CMD> deselectAll
<CMD> zoomBox 816.94000 601.50500 828.17350 611.56150
<CMD> zoomBox 817.61350 601.88850 827.16200 610.43650
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.53 (MB), peak = 1468.01 (MB)
#WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.55 (MB), peak = 1468.01 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.95 (MB), peak = 1468.01 (MB)
#WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.95 (MB), peak = 1468.01 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

1
<CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
<CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.96 (MB), peak = 1468.01 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           52.5
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setDesignMode -process                                          180
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -lefTechFileMap                                /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/misc/lefdef.layermap
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2105.5M, init mem=2105.5M)
*info: Placed = 6105           (Fixed = 23)
*info: Unplaced = 0           
Placement Density:52.58%(140826/267812)
Placement Density (including fixed std cells):52.58%(140826/267812)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2105.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2105.5M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Nov 24 15:16:35 2025
#
#Generating timing data, please wait...
#6487 total nets, 6412 already routed, 6412 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6714
End delay calculation. (MEM=2179.93 CPU=0:00:00.8 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:05, memory = 1403.52 (MB), peak = 1468.01 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=1 (nr_selected_net=1)
#num needed restored net=0
#need_extraction net=0 (total=6846)
#Start reading timing information from file .timing_file_2738.tif.gz ...
#Read in timing information for 57 ports, 6176 instances from timing file .timing_file_2738.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 6412 (skipped).
#Total number of nets in the design = 6846.
#1 routable net do not has any wires.
#6412 skipped nets do not have any wires.
#1 net will be global routed.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Mon Nov 24 15:16:42 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 6844 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1413.46 (MB), peak = 1468.01 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.69 (MB), peak = 1468.01 (MB)
#
#Connectivity extraction summary:
#1 (0.23%) nets are without wires.
#433 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 434.
#
#
#Finished routing data preparation on Mon Nov 24 15:16:43 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.92 (MB)
#Total memory = 1417.88 (MB)
#Peak memory = 1468.01 (MB)
#
#
#Start global routing on Mon Nov 24 15:16:43 2025
#
#
#Start global routing initialization on Mon Nov 24 15:16:43 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Nov 24 15:16:43 2025
#
#Start routing resource analysis on Mon Nov 24 15:16:43 2025
#
#Routing resource analysis is done on Mon Nov 24 15:16:43 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1030        1670       32580    56.56%
#  Metal2         V        1019        1272       32580    50.47%
#  Metal3         H        1191        1509       32580    52.56%
#  Metal4         V         973        1318       32580    52.12%
#  Metal5         H         692         658       32580    44.56%
#  Metal6         V         580         566       32580    44.96%
#  --------------------------------------------------------------
#  Total                   5486      54.81%      195480    50.21%
#
#  20 nets (0.29%) with 1 preferred extra spacing.
#  1 nets (0.01%) with 2 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Nov 24 15:16:43 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.66 (MB), peak = 1468.01 (MB)
#
#
#Global routing initialization is done on Mon Nov 24 15:16:43 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.74 (MB), peak = 1468.01 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.87 (MB), peak = 1468.01 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.00 (MB), peak = 1468.01 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 6412 (skipped).
#Total number of nets in the design = 6846.
#
#6412 skipped nets do not have any wires.
#1 routable net has routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------------------
#        Rules   Shielding   Unconstrained  
#-----------------------------------------
#      Default           1               0  
#-----------------------------------------
#        Total           1               0  
#-----------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Unconstrained  
#------------------------------------------------------------
#      Default                 20           1            6392  
#------------------------------------------------------------
#        Total                 20           1            6392  
#------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.44 |              1.33 |   665.27   604.79   705.60   645.12 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     0.44 | (Metal1)     1.33 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              7.11 |              7.11 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 7.11/7.11 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   826.56   483.84   866.88   524.15 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   866.88   483.84   907.20   524.15 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   907.20   483.84   947.51   524.15 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   947.51   483.84   987.84   524.15 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   987.84   483.84  1028.15   524.15 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 210 um.
#Total half perimeter of net bounding box = 205 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 151 um.
#Total wire length on LAYER Metal3 = 59 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 5
#Up-Via Summary (total 5):
#           
#-----------------------
# Metal1              3
# Metal2              2
#-----------------------
#                     5 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.92 (MB)
#Total memory = 1425.80 (MB)
#Peak memory = 1468.01 (MB)
#
#Finished global routing on Mon Nov 24 15:16:43 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.06 (MB), peak = 1468.01 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 6 hboxes and 2 vertical wires in 6 hboxes.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 207 um.
#Total half perimeter of net bounding box = 205 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 151 um.
#Total wire length on LAYER Metal3 = 56 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 5
#Up-Via Summary (total 5):
#           
#-----------------------
# Metal1              3
# Metal2              2
#-----------------------
#                     5 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.37 (MB), peak = 1468.01 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.51 (MB)
#Total memory = 1423.38 (MB)
#Peak memory = 1468.01 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.77 (MB), peak = 1468.01 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 21
#Total wire length = 202 um.
#Total half perimeter of net bounding box = 205 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 146 um.
#Total wire length on LAYER Metal3 = 56 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 5
#Up-Via Summary (total 5):
#           
#-----------------------
# Metal1              3
# Metal2              2
#-----------------------
#                     5 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.42 (MB)
#Total memory = 1428.80 (MB)
#Peak memory = 1468.01 (MB)
#Analyzing shielding information. 
#ECO shield region = 51.85% (per shield region), 0.66% (per design) 
#Total shield nets = 1, shielding-eco nets = 1, non-dirty nets = 0 no-shield-wire nets = 0 skip-routing nets = 0.
#  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.93 (MB), peak = 1468.01 (MB)
#  Start shielding step 2 
#    Inner loop #1
#  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.26 (MB), peak = 1468.01 (MB)
#  Start shielding step 3
#    Start loop 1
#    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.75 (MB), peak = 1468.01 (MB)
#  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.75 (MB), peak = 1468.01 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.36 (MB), peak = 1468.01 (MB)
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.36 (MB), peak = 1468.01 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VDD 
#Opportunistic shielding net(s): VSS
#
#Number of nets with shield attribute: 1
#Number of nets reported: 1
#Number of nets without shielding: 0
#Average ratio                   : 0.623
#
#Name   Average Length     Shield    Ratio
#Metal2:         146.4      140.0     0.478
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#Bottom shield layer (Metal1) and above: 
#Average (BotShieldLayer) ratio  : 0.623
#
#Name    Actual Length     Shield    Ratio
#Metal2:         146.4      140.0     0.478
#Metal3:          56.1      112.2     1.000
#-------------------------------------------------------------------------------
#No preferred routing layer range specified
#Done Shielding:    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.39 (MB), peak = 1468.01 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.02 (MB)
#Total memory = 1428.40 (MB)
#Peak memory = 1468.01 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:08
#Increased memory = 47.34 (MB)
#Total memory = 1422.25 (MB)
#Peak memory = 1468.01 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Nov 24 15:16:44 2025
#
#Default setup view is reset to dtmf_view_setup.
#Default setup view is reset to dtmf_view_setup.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:10, memory = 1388.73 (MB), peak = 1468.01 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810       132  Net %s, driver %s (cell %s) voltage %g d...
*** Message Summary: 132 warning(s), 0 error(s)

<CMD> deselectAll
<CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
<CMD> zoomBox 756.53850 610.82200 782.11100 585.24900
<CMD> zoomBox 759.49300 589.54100 774.40500 602.89050
<CMD> zoomBox 760.22200 590.24400 772.89750 601.59150
<CMD> zoomBox 762.04750 592.26550 768.66500 598.18950
<CMD> zoomBox 763.15600 593.49350 766.09300 596.12250
<CMD> zoomBox 763.40150 593.76500 765.52400 595.66500
<CMD> zoomBox 763.57900 593.96150 765.11250 595.33450
<CMD> zoomBox 763.64850 594.03850 764.95200 595.20550
<CMD> zoomBox 763.28750 593.63950 765.78600 595.87600
<CMD> zoomBox 762.99800 593.31900 766.45650 596.41500
<CMD> zoomBox 762.04250 592.26100 768.66900 598.19300
<CMD> zoomBox 761.27550 591.41150 770.44700 599.62200
<CMD> zoomBox 760.78750 590.87100 771.57750 600.53050
<CMD> zoomBox 759.53800 589.48750 774.47250 602.85700
<CMD> zoomBox 757.80850 587.57250 778.47950 606.07750
<CMD> zoomBox 752.07850 581.15650 791.67800 616.60650
<CMD> zoomBox 749.96250 578.78800 796.55050 620.49400
<CMD> fit
<CMD> zoomBox 586.52150 551.74900 783.62200 414.74050
<CMD> zoomBox 629.66600 420.37150 732.55450 512.47850
<CMD> zoomBox 642.74150 428.05350 717.07850 494.60100
<CMD> selectNet DTMF_INST/clk
<CMD> zoomBox 643.07950 482.12500 685.86050 520.42300
<CMD> zoomBox 645.79400 485.21300 682.15800 517.76650
<CMD> zoomBox 653.14700 493.54000 672.12950 510.53350
<CMD> deselectAll
<CMD> fit

*** Memory Usage v#1 (Current mem = 2094.438M, initial mem = 476.027M) ***
*** Message Summary: 28769 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:03:33, real=0:31:54, mem=2094.4M) ---
