// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * SZ3568 V1.2 Board - Clean Mainline DTS
 *
 * Based on mainline rk3568-rock-3a.dts patterns
 * No vendor BSP extensions - pure mainline compatible
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/soc/rockchip,vop2.h>
#include "rk3568.dtsi"

/ {
	model = "Rockchip RK3568 SZ3568 V10 Board";
	compatible = "rockchip,rk3568-sz3568", "rockchip,rk3568";

	aliases {
		ethernet0 = &gmac1;
		lvds0 = &lvds;
		mmc0 = &sdhci;
		mmc1 = &sdmmc0;
		mmc2 = &sdmmc1;
		serial2 = &uart2;
	};

	chosen {
		stdout-path = "serial2:1500000n8";
	};

	/* Backlight for LVDS panel via PWM4 */
	backlight: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 25000 0>;
		brightness-levels = <0 64 128 192 255>;
		default-brightness-level = <3>;
		enable-gpios = <&gpio0 29 GPIO_ACTIVE_HIGH>;
		power-supply = <&vcc3v3_lcd1_n>;
		status = "okay";
	};

	/* Native LVDS panel - 1024x600 @ 60Hz */
	panel_lvds: panel-lvds {
		compatible = "panel-lvds";
		backlight = <&backlight>;
		power-supply = <&vcc3v3_lcd1_n>;
		data-mapping = "vesa-24";
		width-mm = <217>;
		height-mm = <136>;
		status = "disabled";  /* Disabled until panel available */

		panel-timing {
			clock-frequency = <66000000>;
			hactive = <1024>;
			vactive = <600>;
			hback-porch = <200>;
			hfront-porch = <110>;
			vback-porch = <20>;
			vfront-porch = <13>;
			hsync-len = <10>;
			vsync-len = <2>;
			hsync-active = <0>;
			vsync-active = <0>;
			de-active = <0>;
			pixelclk-active = <0>;
		};

		port {
			panel_in_lvds: endpoint {
				remote-endpoint = <&lvds_out_panel>;
			};
		};
	};

	/* LCD panel power supply - GPIO0_PC5 (gpio0-21) */
	vcc3v3_lcd1_n: vcc3v3-lcd1-n {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_lcd1_n";
		regulator-boot-on;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		enable-active-high;
		gpio = <&gpio0 RK_PC5 GPIO_ACTIVE_HIGH>;
		vin-supply = <&vcc3v3_sys>;
		pinctrl-names = "default";
		pinctrl-0 = <&lcd1_pwr_en>;
	};

	/* TC358775 bridge 1.2V power - GPIO0_PB0 (gpio0-8) */
	/* Disabled - using native LVDS instead of DSI->bridge */
	vcc1v2_tc358775: vcc-tc358775-regulator {
		compatible = "regulator-fixed";
		regulator-name = "vcc_tc358775";
		enable-active-high;
		gpio = <&gpio0 RK_PB0 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&tc358775_pwr>;
		status = "disabled";
	};

	/*
	 * RK3568 Video PHY for LVDS output
	 * Innosilicon PHY that supports LVDS and TTL modes
	 * Note: Shares PHY hardware with DSI DPHY0
	 */
	video_phy: video-phy@fe850000 {
		compatible = "rockchip,rk3568-video-phy";
		reg = <0x0 0xfe850000 0x0 0x10000>;
		clocks = <&cru PCLK_DSITX_0>;
		clock-names = "pclk";
		resets = <&cru SRST_P_DSITX_0>;
		reset-names = "rst";
		#phy-cells = <0>;
		status = "okay";
	};

	/*
	 * RK3568 Native LVDS controller
	 * Uses Video PHY in LVDS mode, configured via GRF registers
	 * Note: This is not in mainline rk3568.dtsi - added via local patch
	 */
	lvds: lvds {
		compatible = "rockchip,rk3568-lvds";
		rockchip,grf = <&grf>;
		phys = <&video_phy>;
		phy-names = "dphy";
		status = "disabled";  /* Disabled until panel available - causes HDMI probe issues */

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			/* Input from VOP VP1 */
			port@0 {
				reg = <0>;

				lvds_in_vp1: endpoint {
					remote-endpoint = <&vp1_out_lvds>;
				};
			};

			/* Output to panel */
			port@1 {
				reg = <1>;

				lvds_out_panel: endpoint {
					remote-endpoint = <&panel_in_lvds>;
				};
			};
		};
	};

	/* HDMI connector */
	hdmi-con {
		compatible = "hdmi-connector";
		type = "a";

		port {
			hdmi_con_in: endpoint {
				remote-endpoint = <&hdmi_out_con>;
			};
		};
	};

	/* External 125MHz clock for GMAC1 */
	gmac1_clkin: external-gmac1-clock {
		compatible = "fixed-clock";
		clock-frequency = <125000000>;
		clock-output-names = "gmac1_clkin";
		#clock-cells = <0>;
	};

	/* Main 3.3V supply */
	vcc3v3_sys: vcc3v3-sys-regulator {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	/* 5V supply */
	vcc5v0_sys: vcc5v0-sys-regulator {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
	};

	/* USB Host port power - controlled by GPIO0_A6 */
	vcc5v0_host: vcc5v0-host-regulator {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_host";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
		gpio = <&gpio0 RK_PA6 GPIO_ACTIVE_HIGH>;
		vin-supply = <&vcc5v0_sys>;
		pinctrl-names = "default";
		pinctrl-0 = <&vcc5v0_host_en>;
	};

	/* USB OTG port power - controlled by GPIO0_A5 */
	/* Enable always-on so OTG port works as host like vendor kernel */
	vcc5v0_otg: vcc5v0-otg-regulator {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_otg";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
		gpio = <&gpio0 RK_PA5 GPIO_ACTIVE_HIGH>;
		vin-supply = <&vcc5v0_sys>;
		pinctrl-names = "default";
		pinctrl-0 = <&vcc5v0_otg_en>;
	};

	/* WiFi SDIO power sequence - GPIO2_B1 controls chip reset */
	sdio_pwrseq: sdio-pwrseq {
		compatible = "mmc-pwrseq-simple";
		pinctrl-names = "default";
		pinctrl-0 = <&wifi_enable_h>;
		reset-gpios = <&gpio2 RK_PB1 GPIO_ACTIVE_LOW>;
		post-power-on-delay-ms = <200>;
	};

};

/* CPU power supply */
&cpu0 {
	cpu-supply = <&vdd_cpu>;
};

&cpu1 {
	cpu-supply = <&vdd_cpu>;
};

&cpu2 {
	cpu-supply = <&vdd_cpu>;
};

&cpu3 {
	cpu-supply = <&vdd_cpu>;
};

/* GPU - Panfrost driver */
&gpu {
	mali-supply = <&vdd_gpu>;
	status = "okay";
};

/* GMAC1 - Ethernet with MAXIO PHY */
&gmac1 {
	assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
	assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&gmac1_clkin>;
	clock_in_out = "input";
	phy-handle = <&rgmii_phy1>;
	phy-mode = "rgmii";
	phy-supply = <&vcc3v3_sys>;
	pinctrl-names = "default";
	pinctrl-0 = <&gmac1m0_miim
		     &gmac1m0_tx_bus2
		     &gmac1m0_rx_bus2
		     &gmac1m0_rgmii_clk
		     &gmac1m0_rgmii_bus
		     &gmac1m0_clkinout>;
	snps,reset-gpio = <&gpio3 RK_PA1 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	snps,reset-delays-us = <0 20000 100000>;
	tx_delay = <0x4f>;
	rx_delay = <0x10>;
	status = "okay";
};

&mdio1 {
	rgmii_phy1: ethernet-phy@0 {
		compatible = "ethernet-phy-id7b74.4411", "ethernet-phy-ieee802.3-c22";
		reg = <0x0>;
	};
};

/* HDMI */
&hdmi {
	avdd-0v9-supply = <&vdda0v9_image>;
	avdd-1v8-supply = <&vcca1v8_image>;
	pinctrl-names = "default";
	pinctrl-0 = <&hdmitx_scl &hdmitx_sda &hdmitxm1_cec>;
	/* DDC I2C timing for ~50kHz bus speed (matches Rockchip BSP defaults) */
	ddc-i2c-scl-high-time-ns = <9625>;
	ddc-i2c-scl-low-time-ns = <10000>;
	status = "okay";
};

&hdmi_in {
	hdmi_in_vp0: endpoint {
		remote-endpoint = <&vp0_out_hdmi>;
	};
};

&hdmi_out {
	hdmi_out_con: endpoint {
		remote-endpoint = <&hdmi_con_in>;
	};
};

&hdmi_sound {
	status = "okay";
};

/* I2C0 - PMIC */
&i2c0 {
	status = "okay";

	/* CPU voltage regulator - RK8600 at I2C address 0x41 */
	vdd_cpu: regulator@41 {
		compatible = "rockchip,rk8600";
		reg = <0x41>;
		regulator-name = "vdd_cpu";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <712500>;
		regulator-max-microvolt = <1390000>;
		regulator-ramp-delay = <2300>;
		vin-supply = <&vcc5v0_sys>;
		rockchip,suspend-voltage-selector = <1>;

		regulator-state-mem {
			regulator-off-in-suspend;
		};
	};

	rk809: pmic@20 {
		compatible = "rockchip,rk809";
		reg = <0x20>;
		interrupt-parent = <&gpio0>;
		interrupts = <RK_PA3 IRQ_TYPE_LEVEL_LOW>;
		#clock-cells = <1>;
		pinctrl-names = "default";
		pinctrl-0 = <&pmic_int>;
		rockchip,system-power-controller;
		wakeup-source;

		vcc1-supply = <&vcc3v3_sys>;
		vcc2-supply = <&vcc3v3_sys>;
		vcc3-supply = <&vcc3v3_sys>;
		vcc4-supply = <&vcc3v3_sys>;
		vcc5-supply = <&vcc3v3_sys>;
		vcc6-supply = <&vcc3v3_sys>;
		vcc7-supply = <&vcc3v3_sys>;
		vcc8-supply = <&vcc3v3_sys>;
		vcc9-supply = <&vcc3v3_sys>;

		regulators {
			vdd_logic: DCDC_REG1 {
				regulator-name = "vdd_logic";
				regulator-always-on;
				regulator-boot-on;
				regulator-init-microvolt = <900000>;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <6001>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdd_gpu: DCDC_REG2 {
				regulator-name = "vdd_gpu";
				regulator-always-on;
				regulator-init-microvolt = <900000>;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <6001>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_ddr: DCDC_REG3 {
				regulator-name = "vcc_ddr";
				regulator-always-on;
				regulator-boot-on;

				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			vdd_npu: DCDC_REG4 {
				regulator-name = "vdd_npu";
				regulator-init-microvolt = <900000>;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <6001>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_1v8: DCDC_REG5 {
				regulator-name = "vcc_1v8";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda0v9_image: LDO_REG1 {
				regulator-name = "vdda0v9_image";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda_0v9: LDO_REG2 {
				regulator-name = "vdda_0v9";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda0v9_pmu: LDO_REG3 {
				regulator-name = "vdda0v9_pmu";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <900000>;
				};
			};

			vccio_acodec: LDO_REG4 {
				regulator-name = "vccio_acodec";
				regulator-always-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vccio_sd: LDO_REG5 {
				regulator-name = "vccio_sd";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc3v3_pmu: LDO_REG6 {
				regulator-name = "vcc3v3_pmu";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			vcca_1v8: LDO_REG7 {
				regulator-name = "vcca_1v8";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcca1v8_pmu: LDO_REG8 {
				regulator-name = "vcca1v8_pmu";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vcca1v8_image: LDO_REG9 {
				regulator-name = "vcca1v8_image";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_3v3: SWITCH_REG1 {
				regulator-name = "vcc_3v3";
				regulator-always-on;
				regulator-boot-on;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc3v3_sd: SWITCH_REG2 {
				regulator-name = "vcc3v3_sd";

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};
		};
	};

	/* RTC */
	rtc@51 {
		compatible = "haoyu,hym8563";
		reg = <0x51>;
		#clock-cells = <0>;
	};
};

/* I2C1 - Touch panel / Display connector */
&i2c1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c1_xfer>;
};

/* I2C2 - LVDS bridges (TC358775 + GM8775C) */
&i2c2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c2m1_xfer>;

	/* Toshiba TC358775 DSI-to-LVDS bridge - has mainline driver */
	/* Disabled - chip not responding on I2C, using native LVDS instead */
	tc358775: bridge@0f {
		compatible = "toshiba,tc358775";
		reg = <0x0f>;
		vdd-supply = <&vcc1v2_tc358775>;
		vddio-supply = <&vcc_1v8>;
		reset-gpios = <&gpio3 RK_PD5 GPIO_ACTIVE_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&tc358775_rst>;
		status = "disabled";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				tc358775_dsi_in: endpoint {
					/* Will connect to DSI0 output when enabled */
				};
			};

			port@1 {
				reg = <1>;
				tc358775_lvds_out: endpoint {
					/* Will connect to LVDS panel */
				};
			};
		};
	};

	/* GM8775C MIPI DSI to LVDS bridge - no mainline driver */
	gm8775c: bridge@2c {
		compatible = "gm8775c,mipi_to_lvds";
		reg = <0x2c>;
		status = "disabled";  /* No mainline driver available */
	};
};

/* I2S for HDMI audio */
&i2s0_8ch {
	status = "okay";
};

/* Pinctrl */
&pinctrl {
	pmic {
		pmic_int: pmic-int {
			rockchip,pins = <0 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};

	usb {
		vcc5v0_host_en: vcc5v0-host-en {
			rockchip,pins = <0 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		vcc5v0_otg_en: vcc5v0-otg-en {
			rockchip,pins = <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	/* Display-related GPIO pinctrl */
	lcd {
		lcd1_pwr_en: lcd1-pwr-en {
			rockchip,pins = <0 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		lcd_rst: lcd-rst {
			rockchip,pins = <0 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	tc358775 {
		tc358775_pwr: tc358775-pwr {
			rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		tc358775_rst: tc358775-rst {
			rockchip,pins = <3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	sdio-pwrseq {
		wifi_enable_h: wifi-enable-h {
			rockchip,pins = <2 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};
};

/* eMMC */
&sdhci {
	bus-width = <8>;
	max-frequency = <200000000>;
	mmc-hs200-1_8v;
	non-removable;
	pinctrl-names = "default";
	pinctrl-0 = <&emmc_bus8 &emmc_clk &emmc_cmd &emmc_datastrobe>;
	vmmc-supply = <&vcc_3v3>;
	vqmmc-supply = <&vcc_1v8>;
	status = "okay";
};

/* SD card */
&sdmmc0 {
	bus-width = <4>;
	cap-sd-highspeed;
	cd-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_LOW>;
	disable-wp;
	pinctrl-names = "default";
	pinctrl-0 = <&sdmmc0_bus4 &sdmmc0_clk &sdmmc0_cmd &sdmmc0_det>;
	sd-uhs-sdr50;
	vmmc-supply = <&vcc3v3_sd>;
	vqmmc-supply = <&vccio_sd>;
	status = "okay";
};

/* WiFi (RTL8723DS on SDIO) */
&sdmmc1 {
	max-frequency = <150000000>;
	supports-sdio;
	bus-width = <4>;
	disable-wp;
	cap-sd-highspeed;
	cap-sdio-irq;
	keep-power-in-suspend;
	mmc-pwrseq = <&sdio_pwrseq>;
	non-removable;
	pinctrl-names = "default";
	pinctrl-0 = <&sdmmc1_bus4 &sdmmc1_cmd &sdmmc1_clk>;
	sd-uhs-sdr104;
	status = "okay";
};

/* Debug UART */
&uart2 {
	status = "okay";
};

/* Combo PHY for USB3 */
&combphy0 {
	status = "okay";
};

&combphy1 {
	status = "okay";
};

/* USB 3.0 DRD - force host mode for both USB-A ports */
/* Note: extcon removed to avoid charger detection interfering with hotplug */
&usb_host0_xhci {
	dr_mode = "host";
	status = "okay";
};

&usb_host1_xhci {
	status = "okay";
};

/* USB 2.0 Host */
&usb_host0_ehci {
	status = "okay";
};

&usb_host0_ohci {
	status = "okay";
};

&usb_host1_ehci {
	status = "okay";
};

&usb_host1_ohci {
	status = "okay";
};

&usb2phy0 {
	status = "okay";
};

&usb2phy0_host {
	phy-supply = <&vcc5v0_host>;
	status = "okay";
};

&usb2phy0_otg {
	vbus-supply = <&vcc5v0_otg>;
	status = "okay";
};

&usb2phy1 {
	status = "okay";
};

&usb2phy1_host {
	phy-supply = <&vcc5v0_host>;
	status = "okay";
};

&usb2phy1_otg {
	phy-supply = <&vcc5v0_host>;
	status = "okay";
};

/* Force HPLL to initialize at boot - fixes HDMI NOCLOCK errors */
&pmucru {
	assigned-clocks = <&pmucru PLL_HPLL>;
	assigned-clock-rates = <148500000>;
};

/* VOP2 Display Controller */
&vop {
	assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
	assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
	status = "okay";
};

&vop_mmu {
	status = "okay";
};

&vp0 {
	vp0_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0 {
		reg = <ROCKCHIP_VOP2_EP_HDMI0>;
		remote-endpoint = <&hdmi_in_vp0>;
	};
};

/* VP1 for LVDS output - native LVDS path */
&vp1 {
	vp1_out_lvds: endpoint@ROCKCHIP_VOP2_EP_LVDS0 {
		reg = <ROCKCHIP_VOP2_EP_LVDS0>;
		remote-endpoint = <&lvds_in_vp1>;
	};
};

/* DSI0 disabled - using native LVDS instead */
&dsi0 {
	status = "disabled";
};

/* Disable mainline DSI PHY - we use video_phy for LVDS instead */
&dsi_dphy0 {
	status = "disabled";
};

/* Additional I2C buses for peripherals */
&i2c3 {
	status = "okay";
};

&i2c4 {
	status = "okay";
};

/* I2C5 disabled - pins conflict with GMAC1 (Ethernet) */
&i2c5 {
	status = "disabled";
};

/* PWM for backlight control */
&pwm4 {
	status = "okay";
};

&pwm5 {
	status = "okay";
};

/* SAR ADC for analog inputs */
&saradc {
	vref-supply = <&vcc_1v8>;
	status = "okay";
};

/* Thermal sensor */
&tsadc {
	rockchip,hw-tshut-mode = <1>;
	rockchip,hw-tshut-polarity = <0>;
	status = "okay";
};
