D:/ICVerification/typical_circuit/signal_genetator/signal_gen.sv {1 {vlog -work work -vopt -sv -stats=none D:/ICVerification/typical_circuit/signal_genetator/signal_gen.sv
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
-- Compiling module signal_generator

Top level modules:
	signal_generator

} {} {}} D:/ICVerification/typical_circuit/signal_genetator/testbench.sv {1 {vlog -work work -vopt -sv -stats=none D:/ICVerification/typical_circuit/signal_genetator/testbench.sv
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
-- Compiling module testbench

Top level modules:
	testbench

} {} {}}
