Return-Path: <linux-usb-owner@vger.kernel.org>
X-Original-To: lists+linux-usb@lfdr.de
Delivered-To: lists+linux-usb@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id C473A2EED79
	for <lists+linux-usb@lfdr.de>; Fri,  8 Jan 2021 07:33:44 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1725806AbhAHGdn (ORCPT <rfc822;lists+linux-usb@lfdr.de>);
        Fri, 8 Jan 2021 01:33:43 -0500
Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:6037 "EHLO
        hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725308AbhAHGdn (ORCPT
        <rfc822;linux-usb@vger.kernel.org>); Fri, 8 Jan 2021 01:33:43 -0500
Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, AES256-SHA)
        id <B5ff7fc9f0000>; Thu, 07 Jan 2021 22:33:03 -0800
Received: from [10.19.109.31] (172.20.145.6) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 8 Jan
 2021 06:33:00 +0000
Subject: Re: [PATCH] xhci: tegra: Delay for disabling LFPS detector
To:     Mathias Nyman <mathias.nyman@linux.intel.com>,
        Greg KH <gregkh@linuxfoundation.org>
CC:     <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,
        <robh@kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-usb@vger.kernel.org>, <nkristam@nvidia.com>
References: <20201218164234.128762-1-jckuo@nvidia.com>
 <X9zelLu26bcQd7bs@kroah.com>
 <d508a7f9-da00-99a3-cf87-d1234efb10c9@nvidia.com>
 <5e1d3cfb-790e-0c26-1300-98f64377f4ad@linux.intel.com>
From:   JC Kuo <jckuo@nvidia.com>
Organization: NVIDIA
Message-ID: <f5e2fe23-6365-403e-8bf2-f58e880af1ed@nvidia.com>
Date:   Fri, 8 Jan 2021 14:32:58 +0800
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.10.0
MIME-Version: 1.0
In-Reply-To: <5e1d3cfb-790e-0c26-1300-98f64377f4ad@linux.intel.com>
Content-Type: text/plain; charset="utf-8"
Content-Language: en-US
Content-Transfer-Encoding: 7bit
X-Originating-IP: [172.20.145.6]
X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To
 HQMAIL107.nvidia.com (172.20.187.13)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1610087583; bh=m56OrYcdLFfwI/B9D0OOKCvtKfrrI76FacTDRhl0mkE=;
        h=Subject:To:CC:References:From:Organization:Message-ID:Date:
         User-Agent:MIME-Version:In-Reply-To:Content-Type:Content-Language:
         Content-Transfer-Encoding:X-Originating-IP:X-ClientProxiedBy;
        b=B3WoTsxc5wDJXPh0/gUaVsnZluTHn+GO2tbFzQtdeGcy9kcdBrbEiC1fy38ij2nPk
         5tBrxPdMbFdtcpzXNpq24T1remP50aCuPmuW6kClC2uFlQ23tdNh1+p852gWXxP9bj
         MWswsRWYYilUZG9XaUl4AUXjMBKz8t92X3K80EZccf7RafGBhrvyqjBzDQLujQQJS2
         eeJJurjP14boU3ePX7Do0iec/N6tMoOcIrvm2PFoiu+PN8zqkXhIrqWnh00nkrui3F
         97YaOwvxW4IteMFFwA3elQkD5ggUSCa1CyKLdr3bweMD5vLEsx7kpHz1jkhIPopC1G
         +ao63fn99nrFQ==
Precedence: bulk
List-ID: <linux-usb.vger.kernel.org>
X-Mailing-List: linux-usb@vger.kernel.org



On 1/7/21 5:53 PM, Mathias Nyman wrote:
> On 6.1.2021 8.05, JC Kuo wrote:
>> On 12/19/20 12:53 AM, Greg KH wrote:
>>> On Sat, Dec 19, 2020 at 12:42:34AM +0800, JC Kuo wrote:
>>>> Occasionally, we are seeing some SuperSpeed devices resumes right after
>>>> being directed to U3. This commits add 500us delay to ensure LFPS
>>>> detector is disabled before sending ACK to firmware.
>>>>
>>>> [   16.099363] tegra-xusb 70090000.usb: entering ELPG
>>>> [   16.104343] tegra-xusb 70090000.usb: 2-1 isn't suspended: 0x0c001203
>>>> [   16.114576] tegra-xusb 70090000.usb: not all ports suspended: -16
>>>> [   16.120789] tegra-xusb 70090000.usb: entering ELPG failed
>>>>
>>>> Signed-off-by: JC Kuo <jckuo@nvidia.com>
>>>> ---
>>>>  drivers/usb/host/xhci-tegra.c | 6 ++++++
>>>>  1 file changed, 6 insertions(+)
>>>>
>>>> diff --git a/drivers/usb/host/xhci-tegra.c b/drivers/usb/host/xhci-tegra.c
>>>> index 934be1686352..20cdc11f7dc6 100644
>>>> --- a/drivers/usb/host/xhci-tegra.c
>>>> +++ b/drivers/usb/host/xhci-tegra.c
>>>> @@ -623,6 +623,12 @@ static void tegra_xusb_mbox_handle(struct tegra_xusb *tegra,
>>>>  								     enable);
>>>>  			if (err < 0)
>>>>  				break;
>>>> +
>>>> +			/*
>>>> +			 * wait 500us for LFPS detector to be disabled before sending ACK
>>>> +			 */
>>>> +			if (!enable)
>>>> +				usleep_range(500, 1000);
>>>
>>> Where does the magic 500us come from?  How can we "know" this is long
>>> enough?
>>
>> Hi Greg,
>> The register write passes through a few flop stages of 32KHz clock domain. Our
>> ASIC designer reviewed RTL and suggests 500us delay. It has also been verified
>> thoroughly.
>>
> 
> Could you add that comment to the commit message? I can pick it up then.
> Should this go to stable as well?
> 
Hi Mathias,
Yes, I will send v2 with the information in commit message.
Yes, this should go to stable as well.

Thanks,
JC

> Thanks
> -Mathias
> 
