$date
	Sat Apr 24 22:12:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab1 $end
$var wire 1 ! F3 $end
$var wire 1 " F2 $end
$var wire 1 # F1 $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & C $end
$var reg 1 ' D $end
$scope module M1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 # F $end
$var wire 1 ( _B $end
$var wire 1 ) _C $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$var wire 1 , w3 $end
$var wire 1 - w4 $end
$var wire 1 . w5 $end
$upscope $end
$scope module M2 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 " F $end
$var wire 1 / _B $end
$var wire 1 0 _C $end
$var wire 1 1 w1 $end
$var wire 1 2 w2 $end
$var wire 1 3 w3 $end
$var wire 1 4 w4 $end
$var wire 1 5 w5 $end
$upscope $end
$scope module M3 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ! F $end
$var wire 1 6 _B $end
$var wire 1 7 _C $end
$var wire 1 8 w1 $end
$var wire 1 9 w2 $end
$var wire 1 : w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x:
x9
z8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
0#
0"
0!
08
0,
0.
03
05
0:
1+
12
1)
10
17
1(
1/
16
0*
0-
01
04
09
0'
0&
0%
0$
#20
1'
#30
1#
1"
1!
1.
15
1:
0+
02
0)
1-
00
14
07
19
0'
1&
#40
1+
12
1'
#50
1,
0.
13
05
0:
18
1)
0-
10
04
17
09
1*
0(
11
0/
06
0'
0&
1%
#60
1'
#70
0#
0"
0!
0,
03
08
0+
02
0)
1-
00
14
07
19
0'
1&
#80
1#
1"
1,
13
1!
1+
12
18
1'
#90
1.
15
1:
1)
10
17
1(
1/
16
0'
0&
0%
1$
#100
1'
#110
0,
03
08
0+
02
0)
00
07
0'
1&
#120
1,
13
1+
12
18
1'
#130
0.
05
0:
1)
10
17
0(
0/
06
0'
0&
1%
#140
1'
#150
0#
0"
0!
0,
03
08
0+
02
0)
00
07
0'
1&
#160
1#
1"
1,
13
1!
1+
12
18
1'
#200
