
ArcadeGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e24  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08001fb4  08001fb4  00011fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020b8  080020b8  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  080020b8  080020b8  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  080020b8  080020b8  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020b8  080020b8  000120b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080020bc  080020bc  000120bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080020c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  20000090  08002150  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  08002150  000200c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   000043b2  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000d5e  00000000  00000000  00024472  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000500  00000000  00000000  000251d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000478  00000000  00000000  000256d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000033db  00000000  00000000  00025b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000686a  00000000  00000000  00028f23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00059fd7  00000000  00000000  0002f78d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00089764  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001cac  00000000  00000000  000897b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001f9c 	.word	0x08001f9c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08001f9c 	.word	0x08001f9c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000270:	b480      	push	{r7}
 8000272:	b08b      	sub	sp, #44	; 0x2c
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8000278:	2300      	movs	r3, #0
 800027a:	623b      	str	r3, [r7, #32]
 800027c:	2300      	movs	r3, #0
 800027e:	61fb      	str	r3, [r7, #28]
 8000280:	2300      	movs	r3, #0
 8000282:	61bb      	str	r3, [r7, #24]
 8000284:	2300      	movs	r3, #0
 8000286:	617b      	str	r3, [r7, #20]
 8000288:	2300      	movs	r3, #0
 800028a:	613b      	str	r3, [r7, #16]
 800028c:	2300      	movs	r3, #0
 800028e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 8000290:	2300      	movs	r3, #0
 8000292:	60fb      	str	r3, [r7, #12]
 8000294:	2300      	movs	r3, #0
 8000296:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000298:	4b8b      	ldr	r3, [pc, #556]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	f003 030c 	and.w	r3, r3, #12
 80002a0:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 80002a2:	6a3b      	ldr	r3, [r7, #32]
 80002a4:	2b08      	cmp	r3, #8
 80002a6:	d011      	beq.n	80002cc <RCC_GetClocksFreq+0x5c>
 80002a8:	6a3b      	ldr	r3, [r7, #32]
 80002aa:	2b08      	cmp	r3, #8
 80002ac:	d837      	bhi.n	800031e <RCC_GetClocksFreq+0xae>
 80002ae:	6a3b      	ldr	r3, [r7, #32]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d003      	beq.n	80002bc <RCC_GetClocksFreq+0x4c>
 80002b4:	6a3b      	ldr	r3, [r7, #32]
 80002b6:	2b04      	cmp	r3, #4
 80002b8:	d004      	beq.n	80002c4 <RCC_GetClocksFreq+0x54>
 80002ba:	e030      	b.n	800031e <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	4a83      	ldr	r2, [pc, #524]	; (80004cc <RCC_GetClocksFreq+0x25c>)
 80002c0:	601a      	str	r2, [r3, #0]
      break;
 80002c2:	e030      	b.n	8000326 <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	4a81      	ldr	r2, [pc, #516]	; (80004cc <RCC_GetClocksFreq+0x25c>)
 80002c8:	601a      	str	r2, [r3, #0]
      break;
 80002ca:	e02c      	b.n	8000326 <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80002cc:	4b7e      	ldr	r3, [pc, #504]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 80002ce:	685b      	ldr	r3, [r3, #4]
 80002d0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80002d4:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80002d6:	4b7c      	ldr	r3, [pc, #496]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 80002d8:	685b      	ldr	r3, [r3, #4]
 80002da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002de:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 80002e0:	69fb      	ldr	r3, [r7, #28]
 80002e2:	0c9b      	lsrs	r3, r3, #18
 80002e4:	3302      	adds	r3, #2
 80002e6:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 80002e8:	69bb      	ldr	r3, [r7, #24]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d105      	bne.n	80002fa <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 80002ee:	69fb      	ldr	r3, [r7, #28]
 80002f0:	4a77      	ldr	r2, [pc, #476]	; (80004d0 <RCC_GetClocksFreq+0x260>)
 80002f2:	fb02 f303 	mul.w	r3, r2, r3
 80002f6:	627b      	str	r3, [r7, #36]	; 0x24
 80002f8:	e00d      	b.n	8000316 <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 80002fa:	4b73      	ldr	r3, [pc, #460]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 80002fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002fe:	f003 030f 	and.w	r3, r3, #15
 8000302:	3301      	adds	r3, #1
 8000304:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8000306:	4a71      	ldr	r2, [pc, #452]	; (80004cc <RCC_GetClocksFreq+0x25c>)
 8000308:	697b      	ldr	r3, [r7, #20]
 800030a:	fbb2 f2f3 	udiv	r2, r2, r3
 800030e:	69fb      	ldr	r3, [r7, #28]
 8000310:	fb02 f303 	mul.w	r3, r2, r3
 8000314:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800031a:	601a      	str	r2, [r3, #0]
      break;
 800031c:	e003      	b.n	8000326 <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	4a6a      	ldr	r2, [pc, #424]	; (80004cc <RCC_GetClocksFreq+0x25c>)
 8000322:	601a      	str	r2, [r3, #0]
      break;
 8000324:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000326:	4b68      	ldr	r3, [pc, #416]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000328:	685b      	ldr	r3, [r3, #4]
 800032a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800032e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000330:	6a3b      	ldr	r3, [r7, #32]
 8000332:	091b      	lsrs	r3, r3, #4
 8000334:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 8000336:	4a67      	ldr	r2, [pc, #412]	; (80004d4 <RCC_GetClocksFreq+0x264>)
 8000338:	6a3b      	ldr	r3, [r7, #32]
 800033a:	4413      	add	r3, r2
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	b2db      	uxtb	r3, r3
 8000340:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	681a      	ldr	r2, [r3, #0]
 8000346:	68bb      	ldr	r3, [r7, #8]
 8000348:	40da      	lsrs	r2, r3
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800034e:	4b5e      	ldr	r3, [pc, #376]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000350:	685b      	ldr	r3, [r3, #4]
 8000352:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000356:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 8000358:	6a3b      	ldr	r3, [r7, #32]
 800035a:	0a1b      	lsrs	r3, r3, #8
 800035c:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 800035e:	4a5d      	ldr	r2, [pc, #372]	; (80004d4 <RCC_GetClocksFreq+0x264>)
 8000360:	6a3b      	ldr	r3, [r7, #32]
 8000362:	4413      	add	r3, r2
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	b2db      	uxtb	r3, r3
 8000368:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	685a      	ldr	r2, [r3, #4]
 800036e:	693b      	ldr	r3, [r7, #16]
 8000370:	40da      	lsrs	r2, r3
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000376:	4b54      	ldr	r3, [pc, #336]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000378:	685b      	ldr	r3, [r3, #4]
 800037a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800037e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 8000380:	6a3b      	ldr	r3, [r7, #32]
 8000382:	0adb      	lsrs	r3, r3, #11
 8000384:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 8000386:	4a53      	ldr	r2, [pc, #332]	; (80004d4 <RCC_GetClocksFreq+0x264>)
 8000388:	6a3b      	ldr	r3, [r7, #32]
 800038a:	4413      	add	r3, r2
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	b2db      	uxtb	r3, r3
 8000390:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	685a      	ldr	r2, [r3, #4]
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	40da      	lsrs	r2, r3
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 800039e:	4b4a      	ldr	r3, [pc, #296]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 80003a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003a2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80003a6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 80003a8:	6a3b      	ldr	r3, [r7, #32]
 80003aa:	091b      	lsrs	r3, r3, #4
 80003ac:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 80003ae:	4a4a      	ldr	r2, [pc, #296]	; (80004d8 <RCC_GetClocksFreq+0x268>)
 80003b0:	6a3b      	ldr	r3, [r7, #32]
 80003b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003b6:	b29b      	uxth	r3, r3
 80003b8:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 80003ba:	693b      	ldr	r3, [r7, #16]
 80003bc:	f003 0310 	and.w	r3, r3, #16
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d006      	beq.n	80003d2 <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 80003c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80003c6:	693b      	ldr	r3, [r7, #16]
 80003c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	611a      	str	r2, [r3, #16]
 80003d0:	e003      	b.n	80003da <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	681a      	ldr	r2, [r3, #0]
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 80003da:	4b3b      	ldr	r3, [pc, #236]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 80003dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003de:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 80003e2:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 80003e4:	6a3b      	ldr	r3, [r7, #32]
 80003e6:	0a5b      	lsrs	r3, r3, #9
 80003e8:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 80003ea:	4a3b      	ldr	r2, [pc, #236]	; (80004d8 <RCC_GetClocksFreq+0x268>)
 80003ec:	6a3b      	ldr	r3, [r7, #32]
 80003ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003f2:	b29b      	uxth	r3, r3
 80003f4:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 80003f6:	693b      	ldr	r3, [r7, #16]
 80003f8:	f003 0310 	and.w	r3, r3, #16
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d006      	beq.n	800040e <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8000400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000402:	693b      	ldr	r3, [r7, #16]
 8000404:	fbb2 f2f3 	udiv	r2, r2, r3
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	615a      	str	r2, [r3, #20]
 800040c:	e003      	b.n	8000416 <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	681a      	ldr	r2, [r3, #0]
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000416:	4b2c      	ldr	r3, [pc, #176]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041a:	f003 0310 	and.w	r3, r3, #16
 800041e:	2b10      	cmp	r3, #16
 8000420:	d003      	beq.n	800042a <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	4a29      	ldr	r2, [pc, #164]	; (80004cc <RCC_GetClocksFreq+0x25c>)
 8000426:	619a      	str	r2, [r3, #24]
 8000428:	e003      	b.n	8000432 <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	681a      	ldr	r2, [r3, #0]
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 8000432:	4b25      	ldr	r3, [pc, #148]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000436:	f003 0320 	and.w	r3, r3, #32
 800043a:	2b20      	cmp	r3, #32
 800043c:	d003      	beq.n	8000446 <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4a22      	ldr	r2, [pc, #136]	; (80004cc <RCC_GetClocksFreq+0x25c>)
 8000442:	61da      	str	r2, [r3, #28]
 8000444:	e003      	b.n	800044e <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681a      	ldr	r2, [r3, #0]
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 800044e:	4b1e      	ldr	r3, [pc, #120]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000456:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800045a:	d10d      	bne.n	8000478 <RCC_GetClocksFreq+0x208>
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000462:	429a      	cmp	r2, r3
 8000464:	d108      	bne.n	8000478 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 8000466:	68fa      	ldr	r2, [r7, #12]
 8000468:	68bb      	ldr	r3, [r7, #8]
 800046a:	429a      	cmp	r2, r3
 800046c:	d104      	bne.n	8000478 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 800046e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000470:	005a      	lsls	r2, r3, #1
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	621a      	str	r2, [r3, #32]
 8000476:	e003      	b.n	8000480 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	68da      	ldr	r2, [r3, #12]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8000480:	4b11      	ldr	r3, [pc, #68]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000484:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000488:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800048c:	d10d      	bne.n	80004aa <RCC_GetClocksFreq+0x23a>
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000494:	429a      	cmp	r2, r3
 8000496:	d108      	bne.n	80004aa <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 8000498:	68fa      	ldr	r2, [r7, #12]
 800049a:	68bb      	ldr	r3, [r7, #8]
 800049c:	429a      	cmp	r2, r3
 800049e:	d104      	bne.n	80004aa <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 80004a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004a2:	005a      	lsls	r2, r3, #1
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	625a      	str	r2, [r3, #36]	; 0x24
 80004a8:	e003      	b.n	80004b2 <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	68da      	ldr	r2, [r3, #12]
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 80004b2:	4b05      	ldr	r3, [pc, #20]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 80004b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b6:	f003 0303 	and.w	r3, r3, #3
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d10e      	bne.n	80004dc <RCC_GetClocksFreq+0x26c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	68da      	ldr	r2, [r3, #12]
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	629a      	str	r2, [r3, #40]	; 0x28
 80004c6:	e028      	b.n	800051a <RCC_GetClocksFreq+0x2aa>
 80004c8:	40021000 	.word	0x40021000
 80004cc:	007a1200 	.word	0x007a1200
 80004d0:	003d0900 	.word	0x003d0900
 80004d4:	20000000 	.word	0x20000000
 80004d8:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 80004dc:	4b6c      	ldr	r3, [pc, #432]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80004de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e0:	f003 0303 	and.w	r3, r3, #3
 80004e4:	2b01      	cmp	r3, #1
 80004e6:	d104      	bne.n	80004f2 <RCC_GetClocksFreq+0x282>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681a      	ldr	r2, [r3, #0]
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	629a      	str	r2, [r3, #40]	; 0x28
 80004f0:	e013      	b.n	800051a <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 80004f2:	4b67      	ldr	r3, [pc, #412]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80004f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f6:	f003 0303 	and.w	r3, r3, #3
 80004fa:	2b02      	cmp	r3, #2
 80004fc:	d104      	bne.n	8000508 <RCC_GetClocksFreq+0x298>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000504:	629a      	str	r2, [r3, #40]	; 0x28
 8000506:	e008      	b.n	800051a <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8000508:	4b61      	ldr	r3, [pc, #388]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800050a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050c:	f003 0303 	and.w	r3, r3, #3
 8000510:	2b03      	cmp	r3, #3
 8000512:	d102      	bne.n	800051a <RCC_GetClocksFreq+0x2aa>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	4a5f      	ldr	r2, [pc, #380]	; (8000694 <RCC_GetClocksFreq+0x424>)
 8000518:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 800051a:	4b5d      	ldr	r3, [pc, #372]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800051c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000522:	2b00      	cmp	r3, #0
 8000524:	d104      	bne.n	8000530 <RCC_GetClocksFreq+0x2c0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	689a      	ldr	r2, [r3, #8]
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	62da      	str	r2, [r3, #44]	; 0x2c
 800052e:	e021      	b.n	8000574 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 8000530:	4b57      	ldr	r3, [pc, #348]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000534:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000538:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800053c:	d104      	bne.n	8000548 <RCC_GetClocksFreq+0x2d8>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	681a      	ldr	r2, [r3, #0]
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	62da      	str	r2, [r3, #44]	; 0x2c
 8000546:	e015      	b.n	8000574 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 8000548:	4b51      	ldr	r3, [pc, #324]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800054a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000550:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000554:	d104      	bne.n	8000560 <RCC_GetClocksFreq+0x2f0>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800055c:	62da      	str	r2, [r3, #44]	; 0x2c
 800055e:	e009      	b.n	8000574 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 8000560:	4b4b      	ldr	r3, [pc, #300]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000564:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000568:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800056c:	d102      	bne.n	8000574 <RCC_GetClocksFreq+0x304>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4a48      	ldr	r2, [pc, #288]	; (8000694 <RCC_GetClocksFreq+0x424>)
 8000572:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 8000574:	4b46      	ldr	r3, [pc, #280]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000578:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800057c:	2b00      	cmp	r3, #0
 800057e:	d104      	bne.n	800058a <RCC_GetClocksFreq+0x31a>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	689a      	ldr	r2, [r3, #8]
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	631a      	str	r2, [r3, #48]	; 0x30
 8000588:	e021      	b.n	80005ce <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 800058a:	4b41      	ldr	r3, [pc, #260]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000592:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8000596:	d104      	bne.n	80005a2 <RCC_GetClocksFreq+0x332>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681a      	ldr	r2, [r3, #0]
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	631a      	str	r2, [r3, #48]	; 0x30
 80005a0:	e015      	b.n	80005ce <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 80005a2:	4b3b      	ldr	r3, [pc, #236]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80005aa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80005ae:	d104      	bne.n	80005ba <RCC_GetClocksFreq+0x34a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80005b6:	631a      	str	r2, [r3, #48]	; 0x30
 80005b8:	e009      	b.n	80005ce <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 80005ba:	4b35      	ldr	r3, [pc, #212]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005be:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80005c2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80005c6:	d102      	bne.n	80005ce <RCC_GetClocksFreq+0x35e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	4a32      	ldr	r2, [pc, #200]	; (8000694 <RCC_GetClocksFreq+0x424>)
 80005cc:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 80005ce:	4b30      	ldr	r3, [pc, #192]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d104      	bne.n	80005e4 <RCC_GetClocksFreq+0x374>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	689a      	ldr	r2, [r3, #8]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	635a      	str	r2, [r3, #52]	; 0x34
 80005e2:	e021      	b.n	8000628 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 80005e4:	4b2a      	ldr	r3, [pc, #168]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80005ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80005f0:	d104      	bne.n	80005fc <RCC_GetClocksFreq+0x38c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	635a      	str	r2, [r3, #52]	; 0x34
 80005fa:	e015      	b.n	8000628 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 80005fc:	4b24      	ldr	r3, [pc, #144]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000600:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000604:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000608:	d104      	bne.n	8000614 <RCC_GetClocksFreq+0x3a4>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000610:	635a      	str	r2, [r3, #52]	; 0x34
 8000612:	e009      	b.n	8000628 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 8000614:	4b1e      	ldr	r3, [pc, #120]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000618:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800061c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8000620:	d102      	bne.n	8000628 <RCC_GetClocksFreq+0x3b8>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	4a1b      	ldr	r2, [pc, #108]	; (8000694 <RCC_GetClocksFreq+0x424>)
 8000626:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 8000628:	4b19      	ldr	r3, [pc, #100]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800062a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000630:	2b00      	cmp	r3, #0
 8000632:	d104      	bne.n	800063e <RCC_GetClocksFreq+0x3ce>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	689a      	ldr	r2, [r3, #8]
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 800063c:	e021      	b.n	8000682 <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 800063e:	4b14      	ldr	r3, [pc, #80]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000642:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000646:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800064a:	d104      	bne.n	8000656 <RCC_GetClocksFreq+0x3e6>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681a      	ldr	r2, [r3, #0]
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000654:	e015      	b.n	8000682 <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 8000656:	4b0e      	ldr	r3, [pc, #56]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800065e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8000662:	d104      	bne.n	800066e <RCC_GetClocksFreq+0x3fe>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800066a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800066c:	e009      	b.n	8000682 <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 800066e:	4b08      	ldr	r3, [pc, #32]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000672:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000676:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800067a:	d102      	bne.n	8000682 <RCC_GetClocksFreq+0x412>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	4a05      	ldr	r2, [pc, #20]	; (8000694 <RCC_GetClocksFreq+0x424>)
 8000680:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000682:	bf00      	nop
 8000684:	372c      	adds	r7, #44	; 0x2c
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	40021000 	.word	0x40021000
 8000694:	007a1200 	.word	0x007a1200

08000698 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
 80006a0:	460b      	mov	r3, r1
 80006a2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 80006a4:	887b      	ldrh	r3, [r7, #2]
 80006a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80006aa:	b29a      	uxth	r2, r3
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	851a      	strh	r2, [r3, #40]	; 0x28
}
 80006b0:	bf00      	nop
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr

080006bc <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 80006bc:	b480      	push	{r7}
 80006be:	b089      	sub	sp, #36	; 0x24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	4613      	mov	r3, r2
 80006c8:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	61bb      	str	r3, [r7, #24]
 80006ce:	2300      	movs	r3, #0
 80006d0:	617b      	str	r3, [r7, #20]
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 80006d6:	2300      	movs	r3, #0
 80006d8:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 80006de:	68bb      	ldr	r3, [r7, #8]
 80006e0:	b29b      	uxth	r3, r3
 80006e2:	0a1b      	lsrs	r3, r3, #8
 80006e4:	b29b      	uxth	r3, r3
 80006e6:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80006e8:	68bb      	ldr	r3, [r7, #8]
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 80006ee:	2201      	movs	r2, #1
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	fa02 f303 	lsl.w	r3, r2, r3
 80006f6:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 80006f8:	69bb      	ldr	r3, [r7, #24]
 80006fa:	2b02      	cmp	r3, #2
 80006fc:	d103      	bne.n	8000706 <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	3304      	adds	r3, #4
 8000702:	61fb      	str	r3, [r7, #28]
 8000704:	e005      	b.n	8000712 <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 8000706:	69bb      	ldr	r3, [r7, #24]
 8000708:	2b03      	cmp	r3, #3
 800070a:	d102      	bne.n	8000712 <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 800070c:	69fb      	ldr	r3, [r7, #28]
 800070e:	3308      	adds	r3, #8
 8000710:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d006      	beq.n	8000726 <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000718:	69fb      	ldr	r3, [r7, #28]
 800071a:	6819      	ldr	r1, [r3, #0]
 800071c:	69fb      	ldr	r3, [r7, #28]
 800071e:	693a      	ldr	r2, [r7, #16]
 8000720:	430a      	orrs	r2, r1
 8000722:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000724:	e006      	b.n	8000734 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000726:	69fb      	ldr	r3, [r7, #28]
 8000728:	6819      	ldr	r1, [r3, #0]
 800072a:	693b      	ldr	r3, [r7, #16]
 800072c:	43da      	mvns	r2, r3
 800072e:	69fb      	ldr	r3, [r7, #28]
 8000730:	400a      	ands	r2, r1
 8000732:	601a      	str	r2, [r3, #0]
}
 8000734:	bf00      	nop
 8000736:	3724      	adds	r7, #36	; 0x24
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr

08000740 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 8000740:	b480      	push	{r7}
 8000742:	b085      	sub	sp, #20
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
 8000748:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800074a:	2300      	movs	r3, #0
 800074c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	69da      	ldr	r2, [r3, #28]
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	4013      	ands	r3, r2
 8000756:	2b00      	cmp	r3, #0
 8000758:	d002      	beq.n	8000760 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 800075a:	2301      	movs	r3, #1
 800075c:	73fb      	strb	r3, [r7, #15]
 800075e:	e001      	b.n	8000764 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8000760:	2300      	movs	r3, #0
 8000762:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000764:	7bfb      	ldrb	r3, [r7, #15]
}
 8000766:	4618      	mov	r0, r3
 8000768:	3714      	adds	r7, #20
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
	...

08000774 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	f003 031f 	and.w	r3, r3, #31
 8000784:	2201      	movs	r2, #1
 8000786:	fa02 f103 	lsl.w	r1, r2, r3
 800078a:	4a06      	ldr	r2, [pc, #24]	; (80007a4 <NVIC_EnableIRQ+0x30>)
 800078c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000790:	095b      	lsrs	r3, r3, #5
 8000792:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000796:	bf00      	nop
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	e000e100 	.word	0xe000e100

080007a8 <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 80007b2:	79fb      	ldrb	r3, [r7, #7]
 80007b4:	b29b      	uxth	r3, r3
 80007b6:	4619      	mov	r1, r3
 80007b8:	4807      	ldr	r0, [pc, #28]	; (80007d8 <uart_put_char+0x30>)
 80007ba:	f7ff ff6d 	bl	8000698 <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 80007be:	bf00      	nop
 80007c0:	2180      	movs	r1, #128	; 0x80
 80007c2:	4805      	ldr	r0, [pc, #20]	; (80007d8 <uart_put_char+0x30>)
 80007c4:	f7ff ffbc 	bl	8000740 <USART_GetFlagStatus>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d0f8      	beq.n	80007c0 <uart_put_char+0x18>
}
 80007ce:	bf00      	nop
 80007d0:	bf00      	nop
 80007d2:	3708      	adds	r7, #8
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	40004400 	.word	0x40004400

080007dc <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	60f8      	str	r0, [r7, #12]
 80007e4:	60b9      	str	r1, [r7, #8]
 80007e6:	607a      	str	r2, [r7, #4]
 80007e8:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 80007ea:	2300      	movs	r3, #0
 80007ec:	617b      	str	r3, [r7, #20]
 80007ee:	e012      	b.n	8000816 <_write_r+0x3a>
        if (ptr[n] == '\n') {
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	4413      	add	r3, r2
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2b0a      	cmp	r3, #10
 80007fa:	d102      	bne.n	8000802 <_write_r+0x26>
            uart_put_char('\r');
 80007fc:	200d      	movs	r0, #13
 80007fe:	f7ff ffd3 	bl	80007a8 <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8000802:	697b      	ldr	r3, [r7, #20]
 8000804:	687a      	ldr	r2, [r7, #4]
 8000806:	4413      	add	r3, r2
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	4618      	mov	r0, r3
 800080c:	f7ff ffcc 	bl	80007a8 <uart_put_char>
    for (n = 0; n < len; n++) {
 8000810:	697b      	ldr	r3, [r7, #20]
 8000812:	3301      	adds	r3, #1
 8000814:	617b      	str	r3, [r7, #20]
 8000816:	697a      	ldr	r2, [r7, #20]
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	429a      	cmp	r2, r3
 800081c:	dbe8      	blt.n	80007f0 <_write_r+0x14>
    }

    return len;
 800081e:	683b      	ldr	r3, [r7, #0]
}
 8000820:	4618      	mov	r0, r3
 8000822:	3718      	adds	r7, #24
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}

08000828 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 8000828:	b580      	push	{r7, lr}
 800082a:	b094      	sub	sp, #80	; 0x50
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 8000830:	4b86      	ldr	r3, [pc, #536]	; (8000a4c <uart_init+0x224>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	689b      	ldr	r3, [r3, #8]
 8000836:	2100      	movs	r1, #0
 8000838:	4618      	mov	r0, r3
 800083a:	f000 fb75 	bl	8000f28 <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 800083e:	4b83      	ldr	r3, [pc, #524]	; (8000a4c <uart_init+0x224>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	2100      	movs	r1, #0
 8000846:	4618      	mov	r0, r3
 8000848:	f000 fb6e 	bl	8000f28 <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 800084c:	4b80      	ldr	r3, [pc, #512]	; (8000a50 <uart_init+0x228>)
 800084e:	695b      	ldr	r3, [r3, #20]
 8000850:	4a7f      	ldr	r2, [pc, #508]	; (8000a50 <uart_init+0x228>)
 8000852:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000856:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 8000858:	4b7d      	ldr	r3, [pc, #500]	; (8000a50 <uart_init+0x228>)
 800085a:	69db      	ldr	r3, [r3, #28]
 800085c:	4a7c      	ldr	r2, [pc, #496]	; (8000a50 <uart_init+0x228>)
 800085e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000862:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 8000864:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000868:	6a1b      	ldr	r3, [r3, #32]
 800086a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800086e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000872:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 8000874:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000878:	6a1b      	ldr	r3, [r3, #32]
 800087a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800087e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000882:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8000884:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000888:	6a1b      	ldr	r3, [r3, #32]
 800088a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800088e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000892:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8000894:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000898:	6a1b      	ldr	r3, [r3, #32]
 800089a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800089e:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80008a2:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 80008a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80008a8:	689b      	ldr	r3, [r3, #8]
 80008aa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80008ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80008b2:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 80008b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80008b8:	689b      	ldr	r3, [r3, #8]
 80008ba:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80008be:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80008c2:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 80008c4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80008c8:	889b      	ldrh	r3, [r3, #4]
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80008d0:	f023 030c 	bic.w	r3, r3, #12
 80008d4:	b29b      	uxth	r3, r3
 80008d6:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 80008d8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80008dc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80008e0:	8892      	ldrh	r2, [r2, #4]
 80008e2:	b292      	uxth	r2, r2
 80008e4:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 80008e6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80008f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80008f4:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 80008f6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000900:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000904:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 8000906:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000910:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000914:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000916:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800091a:	68db      	ldr	r3, [r3, #12]
 800091c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000920:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000924:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 8000926:	4b4b      	ldr	r3, [pc, #300]	; (8000a54 <uart_init+0x22c>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a4a      	ldr	r2, [pc, #296]	; (8000a54 <uart_init+0x22c>)
 800092c:	f023 0301 	bic.w	r3, r3, #1
 8000930:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 8000932:	4b48      	ldr	r3, [pc, #288]	; (8000a54 <uart_init+0x22c>)
 8000934:	685b      	ldr	r3, [r3, #4]
 8000936:	4a47      	ldr	r2, [pc, #284]	; (8000a54 <uart_init+0x22c>)
 8000938:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800093c:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 800093e:	4b45      	ldr	r3, [pc, #276]	; (8000a54 <uart_init+0x22c>)
 8000940:	4a44      	ldr	r2, [pc, #272]	; (8000a54 <uart_init+0x22c>)
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 8000946:	4b43      	ldr	r3, [pc, #268]	; (8000a54 <uart_init+0x22c>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4a42      	ldr	r2, [pc, #264]	; (8000a54 <uart_init+0x22c>)
 800094c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000950:	f023 030c 	bic.w	r3, r3, #12
 8000954:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 8000956:	4b3f      	ldr	r3, [pc, #252]	; (8000a54 <uart_init+0x22c>)
 8000958:	4a3e      	ldr	r2, [pc, #248]	; (8000a54 <uart_init+0x22c>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 800095e:	4b3d      	ldr	r3, [pc, #244]	; (8000a54 <uart_init+0x22c>)
 8000960:	4a3c      	ldr	r2, [pc, #240]	; (8000a54 <uart_init+0x22c>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 8000966:	4b3b      	ldr	r3, [pc, #236]	; (8000a54 <uart_init+0x22c>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4a3a      	ldr	r2, [pc, #232]	; (8000a54 <uart_init+0x22c>)
 800096c:	f043 030c 	orr.w	r3, r3, #12
 8000970:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 8000972:	4b38      	ldr	r3, [pc, #224]	; (8000a54 <uart_init+0x22c>)
 8000974:	689b      	ldr	r3, [r3, #8]
 8000976:	4a37      	ldr	r2, [pc, #220]	; (8000a54 <uart_init+0x22c>)
 8000978:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800097c:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 800097e:	4b35      	ldr	r3, [pc, #212]	; (8000a54 <uart_init+0x22c>)
 8000980:	4a34      	ldr	r2, [pc, #208]	; (8000a54 <uart_init+0x22c>)
 8000982:	689b      	ldr	r3, [r3, #8]
 8000984:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 8000986:	2300      	movs	r3, #0
 8000988:	64fb      	str	r3, [r7, #76]	; 0x4c
 800098a:	2300      	movs	r3, #0
 800098c:	647b      	str	r3, [r7, #68]	; 0x44
 800098e:	2300      	movs	r3, #0
 8000990:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 8000992:	f107 0308 	add.w	r3, r7, #8
 8000996:	4618      	mov	r0, r3
 8000998:	f7ff fc6a 	bl	8000270 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 800099c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800099e:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 80009a0:	4b2c      	ldr	r3, [pc, #176]	; (8000a54 <uart_init+0x22c>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d010      	beq.n	80009ce <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 80009ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80009ae:	005a      	lsls	r2, r3, #1
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80009b6:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 80009b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	687a      	ldr	r2, [r7, #4]
 80009be:	fbb3 f2f2 	udiv	r2, r3, r2
 80009c2:	6879      	ldr	r1, [r7, #4]
 80009c4:	fb01 f202 	mul.w	r2, r1, r2
 80009c8:	1a9b      	subs	r3, r3, r2
 80009ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80009cc:	e00d      	b.n	80009ea <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 80009ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80009d6:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 80009d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80009da:	687a      	ldr	r2, [r7, #4]
 80009dc:	fbb3 f2f2 	udiv	r2, r3, r2
 80009e0:	6879      	ldr	r1, [r7, #4]
 80009e2:	fb01 f202 	mul.w	r2, r1, r2
 80009e6:	1a9b      	subs	r3, r3, r2
 80009e8:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	085b      	lsrs	r3, r3, #1
 80009ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80009f0:	429a      	cmp	r2, r3
 80009f2:	d302      	bcc.n	80009fa <uart_init+0x1d2>
        divider++;
 80009f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80009f6:	3301      	adds	r3, #1
 80009f8:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 80009fa:	4b16      	ldr	r3, [pc, #88]	; (8000a54 <uart_init+0x22c>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d00b      	beq.n	8000a1e <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8000a06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000a08:	085b      	lsrs	r3, r3, #1
 8000a0a:	f003 0307 	and.w	r3, r3, #7
 8000a0e:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8000a10:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000a12:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8000a16:	4013      	ands	r3, r2
 8000a18:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 8000a1e:	4b0d      	ldr	r3, [pc, #52]	; (8000a54 <uart_init+0x22c>)
 8000a20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000a22:	b292      	uxth	r2, r2
 8000a24:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 8000a26:	4b0b      	ldr	r3, [pc, #44]	; (8000a54 <uart_init+0x22c>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a0a      	ldr	r2, [pc, #40]	; (8000a54 <uart_init+0x22c>)
 8000a2c:	f043 0301 	orr.w	r3, r3, #1
 8000a30:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8000a32:	2201      	movs	r2, #1
 8000a34:	4908      	ldr	r1, [pc, #32]	; (8000a58 <uart_init+0x230>)
 8000a36:	4807      	ldr	r0, [pc, #28]	; (8000a54 <uart_init+0x22c>)
 8000a38:	f7ff fe40 	bl	80006bc <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8000a3c:	2026      	movs	r0, #38	; 0x26
 8000a3e:	f7ff fe99 	bl	8000774 <NVIC_EnableIRQ>
}
 8000a42:	bf00      	nop
 8000a44:	3750      	adds	r7, #80	; 0x50
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	2000002c 	.word	0x2000002c
 8000a50:	40021000 	.word	0x40021000
 8000a54:	40004400 	.word	0x40004400
 8000a58:	00050105 	.word	0x00050105

08000a5c <gotoxy>:

void clreol(void) {
	printf("%c[K", 0x1B);
}

void gotoxy(int32_t x, int32_t y) {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
 8000a64:	6039      	str	r1, [r7, #0]
	printf("%c[%d;%dH", 0x1B,y,x);
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	683a      	ldr	r2, [r7, #0]
 8000a6a:	211b      	movs	r1, #27
 8000a6c:	4803      	ldr	r0, [pc, #12]	; (8000a7c <gotoxy+0x20>)
 8000a6e:	f000 fa43 	bl	8000ef8 <iprintf>
}
 8000a72:	bf00      	nop
 8000a74:	3708      	adds	r7, #8
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	08001fc8 	.word	0x08001fc8

08000a80 <ADCConfig>:
#include "ex2.h"


//Initialicering af Programmer Start

void ADCConfig(void) {
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBPeriph_GPIOA; // Enable clock for GPIO Port A
 8000a86:	4b54      	ldr	r3, [pc, #336]	; (8000bd8 <ADCConfig+0x158>)
 8000a88:	695b      	ldr	r3, [r3, #20]
 8000a8a:	4a53      	ldr	r2, [pc, #332]	; (8000bd8 <ADCConfig+0x158>)
 8000a8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a90:	6153      	str	r3, [r2, #20]
	//PA0
	GPIOA->MODER &= ~(0x00000003 << (0 * 2)); // Clear mode register
 8000a92:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a9c:	f023 0303 	bic.w	r3, r3, #3
 8000aa0:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x00000000 << (0 * 2)); 		// Set mode register (0x00 – Input, 0x01 - Output, 0x02 -
 8000aa2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000aa6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	6013      	str	r3, [r2, #0]
											 	 	//Alternate Function, 0x03 - Analog in/out)
	GPIOA->PUPDR &= ~(0x00000003 << (0 * 2)); 		// Clear push/pull register
 8000aae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ab2:	68db      	ldr	r3, [r3, #12]
 8000ab4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ab8:	f023 0303 	bic.w	r3, r3, #3
 8000abc:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0x00000002 << (0 * 2)); 		// Set push/pull register (0x00 -
 8000abe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ac8:	f043 0302 	orr.w	r3, r3, #2
 8000acc:	60d3      	str	r3, [r2, #12]
											 	 	//No pull, 0x01 - Pull-up, 0x02 - Pull-down)
	//PA1
	GPIOA->MODER &= ~(0x00000003 << (1 * 2)); // Clear mode register
 8000ace:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ad8:	f023 030c 	bic.w	r3, r3, #12
 8000adc:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x00000000 << (1 * 2)); 		// Set mode register (0x00 – Input, 0x01 - Output, 0x02 -
 8000ade:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ae2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	6013      	str	r3, [r2, #0]
											 	 	//Alternate Function, 0x03 - Analog in/out)
	GPIOA->PUPDR &= ~(0x00000003 << (1 * 2)); 		// Clear push/pull register
 8000aea:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000af4:	f023 030c 	bic.w	r3, r3, #12
 8000af8:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0x00000002 << (1 * 2)); 		// Set push/pull register (0x00 -
 8000afa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000afe:	68db      	ldr	r3, [r3, #12]
 8000b00:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b04:	f043 0308 	orr.w	r3, r3, #8
 8000b08:	60d3      	str	r3, [r2, #12]
											 	 	//No pull, 0x01 - Pull-up, 0x02 - Pull-down)
	RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE12; // Clear ADC12 prescaler bits
 8000b0a:	4b33      	ldr	r3, [pc, #204]	; (8000bd8 <ADCConfig+0x158>)
 8000b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b0e:	4a32      	ldr	r2, [pc, #200]	; (8000bd8 <ADCConfig+0x158>)
 8000b10:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8000b14:	62d3      	str	r3, [r2, #44]	; 0x2c
	RCC->CFGR2 |= RCC_CFGR2_ADCPRE12_DIV6; // Set ADC12 prescaler to 6
 8000b16:	4b30      	ldr	r3, [pc, #192]	; (8000bd8 <ADCConfig+0x158>)
 8000b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b1a:	4a2f      	ldr	r2, [pc, #188]	; (8000bd8 <ADCConfig+0x158>)
 8000b1c:	f443 7398 	orr.w	r3, r3, #304	; 0x130
 8000b20:	62d3      	str	r3, [r2, #44]	; 0x2c
	RCC->AHBENR |= RCC_AHBPeriph_ADC12; // Enable clock for ADC12
 8000b22:	4b2d      	ldr	r3, [pc, #180]	; (8000bd8 <ADCConfig+0x158>)
 8000b24:	695b      	ldr	r3, [r3, #20]
 8000b26:	4a2c      	ldr	r2, [pc, #176]	; (8000bd8 <ADCConfig+0x158>)
 8000b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b2c:	6153      	str	r3, [r2, #20]

	ADC1->CR = 0x00000000; // Clear CR register
 8000b2e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
	ADC1->CFGR &= 0xFDFFC007; // Clear ADC1 config register
 8000b36:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000b3a:	68da      	ldr	r2, [r3, #12]
 8000b3c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8000b40:	4b26      	ldr	r3, [pc, #152]	; (8000bdc <ADCConfig+0x15c>)
 8000b42:	4013      	ands	r3, r2
 8000b44:	60cb      	str	r3, [r1, #12]
	ADC1->SQR1 &= ~ADC_SQR1_L; // Clear regular sequence register 1
 8000b46:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000b50:	f023 030f 	bic.w	r3, r3, #15
 8000b54:	6313      	str	r3, [r2, #48]	; 0x30

	ADC1->CR |= 0x10000000; // Enable internal ADC voltage regulator
 8000b56:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000b60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b64:	6093      	str	r3, [r2, #8]
	for (int i = 0 ; i < 1000 ; i++) {} // Wait for about 16 microseconds
 8000b66:	2300      	movs	r3, #0
 8000b68:	607b      	str	r3, [r7, #4]
 8000b6a:	e002      	b.n	8000b72 <ADCConfig+0xf2>
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	3301      	adds	r3, #1
 8000b70:	607b      	str	r3, [r7, #4]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000b78:	dbf8      	blt.n	8000b6c <ADCConfig+0xec>

	ADC1->CR |= 0x80000000; // Start ADC1 calibration
 8000b7a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000b7e:	689b      	ldr	r3, [r3, #8]
 8000b80:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000b84:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b88:	6093      	str	r3, [r2, #8]
	while (!(ADC1->CR & 0x80000000)); // Wait for calibration to finish
 8000b8a:	bf00      	nop
 8000b8c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000b90:	689b      	ldr	r3, [r3, #8]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	dafa      	bge.n	8000b8c <ADCConfig+0x10c>
	for (int i = 0 ; i < 100 ; i++) {} // Wait for a little while
 8000b96:	2300      	movs	r3, #0
 8000b98:	603b      	str	r3, [r7, #0]
 8000b9a:	e002      	b.n	8000ba2 <ADCConfig+0x122>
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	603b      	str	r3, [r7, #0]
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	2b63      	cmp	r3, #99	; 0x63
 8000ba6:	ddf9      	ble.n	8000b9c <ADCConfig+0x11c>

	ADC1->CR |= 0x00000001; // Enable ADC1 (0x01 - Enable, 0x02 - Disable)
 8000ba8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000bac:	689b      	ldr	r3, [r3, #8]
 8000bae:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000bb2:	f043 0301 	orr.w	r3, r3, #1
 8000bb6:	6093      	str	r3, [r2, #8]
	while (!(ADC1->ISR & 0x00000001)); // Wait until ready
 8000bb8:	bf00      	nop
 8000bba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f003 0301 	and.w	r3, r3, #1
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d0f8      	beq.n	8000bba <ADCConfig+0x13a>

}
 8000bc8:	bf00      	nop
 8000bca:	bf00      	nop
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	fdffc007 	.word	0xfdffc007

08000be0 <main>:
//Initialicering af Programmer Slut


int main(void) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0

	//Initialicering af forbindelse
	uart_init(9600);
 8000be6:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8000bea:	f7ff fe1d 	bl	8000828 <uart_init>


	//Initialicering af Programmer i main Start
	ADCConfig();
 8000bee:	f7ff ff47 	bl	8000a80 <ADCConfig>

	//Hentning af info Slut

	//printf("Value = %d\n", JoystickWay);
	int test;
	for (test = 1; test <= 300; test++){
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	607b      	str	r3, [r7, #4]
 8000bf6:	e00a      	b.n	8000c0e <main+0x2e>
		gotoxy(1,test);
 8000bf8:	6879      	ldr	r1, [r7, #4]
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	f7ff ff2e 	bl	8000a5c <gotoxy>
		printf("%d",test);
 8000c00:	6879      	ldr	r1, [r7, #4]
 8000c02:	4805      	ldr	r0, [pc, #20]	; (8000c18 <main+0x38>)
 8000c04:	f000 f978 	bl	8000ef8 <iprintf>
	for (test = 1; test <= 300; test++){
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	607b      	str	r3, [r7, #4]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000c14:	ddf0      	ble.n	8000bf8 <main+0x18>
	}
	while(1){}
 8000c16:	e7fe      	b.n	8000c16 <main+0x36>
 8000c18:	0800201c 	.word	0x0800201c

08000c1c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c28:	2300      	movs	r3, #0
 8000c2a:	617b      	str	r3, [r7, #20]
 8000c2c:	e00a      	b.n	8000c44 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c2e:	f3af 8000 	nop.w
 8000c32:	4601      	mov	r1, r0
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	1c5a      	adds	r2, r3, #1
 8000c38:	60ba      	str	r2, [r7, #8]
 8000c3a:	b2ca      	uxtb	r2, r1
 8000c3c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	3301      	adds	r3, #1
 8000c42:	617b      	str	r3, [r7, #20]
 8000c44:	697a      	ldr	r2, [r7, #20]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	dbf0      	blt.n	8000c2e <_read+0x12>
	}

return len;
 8000c4c:	687b      	ldr	r3, [r7, #4]
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3718      	adds	r7, #24
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000c56:	b480      	push	{r7}
 8000c58:	b083      	sub	sp, #12
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
	return -1;
 8000c5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	370c      	adds	r7, #12
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr

08000c6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c6e:	b480      	push	{r7}
 8000c70:	b083      	sub	sp, #12
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	6078      	str	r0, [r7, #4]
 8000c76:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c7e:	605a      	str	r2, [r3, #4]
	return 0;
 8000c80:	2300      	movs	r3, #0
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	370c      	adds	r7, #12
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr

08000c8e <_isatty>:

int _isatty(int file)
{
 8000c8e:	b480      	push	{r7}
 8000c90:	b083      	sub	sp, #12
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	6078      	str	r0, [r7, #4]
	return 1;
 8000c96:	2301      	movs	r3, #1
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	60f8      	str	r0, [r7, #12]
 8000cac:	60b9      	str	r1, [r7, #8]
 8000cae:	607a      	str	r2, [r7, #4]
	return 0;
 8000cb0:	2300      	movs	r3, #0
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3714      	adds	r7, #20
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
	...

08000cc0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000cc8:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <_sbrk+0x50>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d102      	bne.n	8000cd6 <_sbrk+0x16>
		heap_end = &end;
 8000cd0:	4b0f      	ldr	r3, [pc, #60]	; (8000d10 <_sbrk+0x50>)
 8000cd2:	4a10      	ldr	r2, [pc, #64]	; (8000d14 <_sbrk+0x54>)
 8000cd4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000cd6:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <_sbrk+0x50>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000cdc:	4b0c      	ldr	r3, [pc, #48]	; (8000d10 <_sbrk+0x50>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	466a      	mov	r2, sp
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d907      	bls.n	8000cfa <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000cea:	f000 f8d3 	bl	8000e94 <__errno>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	220c      	movs	r2, #12
 8000cf2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf8:	e006      	b.n	8000d08 <_sbrk+0x48>
	}

	heap_end += incr;
 8000cfa:	4b05      	ldr	r3, [pc, #20]	; (8000d10 <_sbrk+0x50>)
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4413      	add	r3, r2
 8000d02:	4a03      	ldr	r2, [pc, #12]	; (8000d10 <_sbrk+0x50>)
 8000d04:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000d06:	68fb      	ldr	r3, [r7, #12]
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	3710      	adds	r7, #16
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	200000ac 	.word	0x200000ac
 8000d14:	200000c0 	.word	0x200000c0

08000d18 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d1c:	4b1f      	ldr	r3, [pc, #124]	; (8000d9c <SystemInit+0x84>)
 8000d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d22:	4a1e      	ldr	r2, [pc, #120]	; (8000d9c <SystemInit+0x84>)
 8000d24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000d2c:	4b1c      	ldr	r3, [pc, #112]	; (8000da0 <SystemInit+0x88>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a1b      	ldr	r2, [pc, #108]	; (8000da0 <SystemInit+0x88>)
 8000d32:	f043 0301 	orr.w	r3, r3, #1
 8000d36:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8000d38:	4b19      	ldr	r3, [pc, #100]	; (8000da0 <SystemInit+0x88>)
 8000d3a:	685a      	ldr	r2, [r3, #4]
 8000d3c:	4918      	ldr	r1, [pc, #96]	; (8000da0 <SystemInit+0x88>)
 8000d3e:	4b19      	ldr	r3, [pc, #100]	; (8000da4 <SystemInit+0x8c>)
 8000d40:	4013      	ands	r3, r2
 8000d42:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000d44:	4b16      	ldr	r3, [pc, #88]	; (8000da0 <SystemInit+0x88>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a15      	ldr	r2, [pc, #84]	; (8000da0 <SystemInit+0x88>)
 8000d4a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000d4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d52:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000d54:	4b12      	ldr	r3, [pc, #72]	; (8000da0 <SystemInit+0x88>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a11      	ldr	r2, [pc, #68]	; (8000da0 <SystemInit+0x88>)
 8000d5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d5e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000d60:	4b0f      	ldr	r3, [pc, #60]	; (8000da0 <SystemInit+0x88>)
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	4a0e      	ldr	r2, [pc, #56]	; (8000da0 <SystemInit+0x88>)
 8000d66:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000d6a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8000d6c:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <SystemInit+0x88>)
 8000d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d70:	4a0b      	ldr	r2, [pc, #44]	; (8000da0 <SystemInit+0x88>)
 8000d72:	f023 030f 	bic.w	r3, r3, #15
 8000d76:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8000d78:	4b09      	ldr	r3, [pc, #36]	; (8000da0 <SystemInit+0x88>)
 8000d7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d7c:	4908      	ldr	r1, [pc, #32]	; (8000da0 <SystemInit+0x88>)
 8000d7e:	4b0a      	ldr	r3, [pc, #40]	; (8000da8 <SystemInit+0x90>)
 8000d80:	4013      	ands	r3, r2
 8000d82:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000d84:	4b06      	ldr	r3, [pc, #24]	; (8000da0 <SystemInit+0x88>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000d8a:	f000 f80f 	bl	8000dac <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000d8e:	4b03      	ldr	r3, [pc, #12]	; (8000d9c <SystemInit+0x84>)
 8000d90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d94:	609a      	str	r2, [r3, #8]
#endif  
}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	e000ed00 	.word	0xe000ed00
 8000da0:	40021000 	.word	0x40021000
 8000da4:	f87fc00c 	.word	0xf87fc00c
 8000da8:	ff00fccc 	.word	0xff00fccc

08000dac <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8000db0:	4b21      	ldr	r3, [pc, #132]	; (8000e38 <SetSysClock+0x8c>)
 8000db2:	2212      	movs	r2, #18
 8000db4:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000db6:	4b21      	ldr	r3, [pc, #132]	; (8000e3c <SetSysClock+0x90>)
 8000db8:	4a20      	ldr	r2, [pc, #128]	; (8000e3c <SetSysClock+0x90>)
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000dbe:	4b1f      	ldr	r3, [pc, #124]	; (8000e3c <SetSysClock+0x90>)
 8000dc0:	4a1e      	ldr	r2, [pc, #120]	; (8000e3c <SetSysClock+0x90>)
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000dc6:	4b1d      	ldr	r3, [pc, #116]	; (8000e3c <SetSysClock+0x90>)
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	4a1c      	ldr	r2, [pc, #112]	; (8000e3c <SetSysClock+0x90>)
 8000dcc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dd0:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8000dd2:	4b1a      	ldr	r3, [pc, #104]	; (8000e3c <SetSysClock+0x90>)
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	4a19      	ldr	r2, [pc, #100]	; (8000e3c <SetSysClock+0x90>)
 8000dd8:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000ddc:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 8000dde:	4b17      	ldr	r3, [pc, #92]	; (8000e3c <SetSysClock+0x90>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	4a16      	ldr	r2, [pc, #88]	; (8000e3c <SetSysClock+0x90>)
 8000de4:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 8000de8:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8000dea:	4b14      	ldr	r3, [pc, #80]	; (8000e3c <SetSysClock+0x90>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a13      	ldr	r2, [pc, #76]	; (8000e3c <SetSysClock+0x90>)
 8000df0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000df4:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000df6:	bf00      	nop
 8000df8:	4b10      	ldr	r3, [pc, #64]	; (8000e3c <SetSysClock+0x90>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d0f9      	beq.n	8000df8 <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000e04:	4b0d      	ldr	r3, [pc, #52]	; (8000e3c <SetSysClock+0x90>)
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	4a0c      	ldr	r2, [pc, #48]	; (8000e3c <SetSysClock+0x90>)
 8000e0a:	f023 0303 	bic.w	r3, r3, #3
 8000e0e:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8000e10:	4b0a      	ldr	r3, [pc, #40]	; (8000e3c <SetSysClock+0x90>)
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	4a09      	ldr	r2, [pc, #36]	; (8000e3c <SetSysClock+0x90>)
 8000e16:	f043 0302 	orr.w	r3, r3, #2
 8000e1a:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8000e1c:	bf00      	nop
 8000e1e:	4b07      	ldr	r3, [pc, #28]	; (8000e3c <SetSysClock+0x90>)
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	f003 030c 	and.w	r3, r3, #12
 8000e26:	2b08      	cmp	r3, #8
 8000e28:	d1f9      	bne.n	8000e1e <SetSysClock+0x72>
  {
  }
}
 8000e2a:	bf00      	nop
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	40022000 	.word	0x40022000
 8000e3c:	40021000 	.word	0x40021000

08000e40 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e40:	480d      	ldr	r0, [pc, #52]	; (8000e78 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e42:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e44:	480d      	ldr	r0, [pc, #52]	; (8000e7c <LoopForever+0x6>)
  ldr r1, =_edata
 8000e46:	490e      	ldr	r1, [pc, #56]	; (8000e80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e48:	4a0e      	ldr	r2, [pc, #56]	; (8000e84 <LoopForever+0xe>)
  movs r3, #0
 8000e4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e4c:	e002      	b.n	8000e54 <LoopCopyDataInit>

08000e4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e52:	3304      	adds	r3, #4

08000e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e58:	d3f9      	bcc.n	8000e4e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e5a:	4a0b      	ldr	r2, [pc, #44]	; (8000e88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e5c:	4c0b      	ldr	r4, [pc, #44]	; (8000e8c <LoopForever+0x16>)
  movs r3, #0
 8000e5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e60:	e001      	b.n	8000e66 <LoopFillZerobss>

08000e62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e64:	3204      	adds	r2, #4

08000e66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e68:	d3fb      	bcc.n	8000e62 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000e6a:	f7ff ff55 	bl	8000d18 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000e6e:	f000 f817 	bl	8000ea0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e72:	f7ff feb5 	bl	8000be0 <main>

08000e76 <LoopForever>:

LoopForever:
    b LoopForever
 8000e76:	e7fe      	b.n	8000e76 <LoopForever>
  ldr   r0, =_estack
 8000e78:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000e7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e80:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000e84:	080020c0 	.word	0x080020c0
  ldr r2, =_sbss
 8000e88:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000e8c:	200000c0 	.word	0x200000c0

08000e90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e90:	e7fe      	b.n	8000e90 <ADC1_2_IRQHandler>
	...

08000e94 <__errno>:
 8000e94:	4b01      	ldr	r3, [pc, #4]	; (8000e9c <__errno+0x8>)
 8000e96:	6818      	ldr	r0, [r3, #0]
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	2000002c 	.word	0x2000002c

08000ea0 <__libc_init_array>:
 8000ea0:	b570      	push	{r4, r5, r6, lr}
 8000ea2:	4d0d      	ldr	r5, [pc, #52]	; (8000ed8 <__libc_init_array+0x38>)
 8000ea4:	4c0d      	ldr	r4, [pc, #52]	; (8000edc <__libc_init_array+0x3c>)
 8000ea6:	1b64      	subs	r4, r4, r5
 8000ea8:	10a4      	asrs	r4, r4, #2
 8000eaa:	2600      	movs	r6, #0
 8000eac:	42a6      	cmp	r6, r4
 8000eae:	d109      	bne.n	8000ec4 <__libc_init_array+0x24>
 8000eb0:	4d0b      	ldr	r5, [pc, #44]	; (8000ee0 <__libc_init_array+0x40>)
 8000eb2:	4c0c      	ldr	r4, [pc, #48]	; (8000ee4 <__libc_init_array+0x44>)
 8000eb4:	f001 f872 	bl	8001f9c <_init>
 8000eb8:	1b64      	subs	r4, r4, r5
 8000eba:	10a4      	asrs	r4, r4, #2
 8000ebc:	2600      	movs	r6, #0
 8000ebe:	42a6      	cmp	r6, r4
 8000ec0:	d105      	bne.n	8000ece <__libc_init_array+0x2e>
 8000ec2:	bd70      	pop	{r4, r5, r6, pc}
 8000ec4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ec8:	4798      	blx	r3
 8000eca:	3601      	adds	r6, #1
 8000ecc:	e7ee      	b.n	8000eac <__libc_init_array+0xc>
 8000ece:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ed2:	4798      	blx	r3
 8000ed4:	3601      	adds	r6, #1
 8000ed6:	e7f2      	b.n	8000ebe <__libc_init_array+0x1e>
 8000ed8:	080020b8 	.word	0x080020b8
 8000edc:	080020b8 	.word	0x080020b8
 8000ee0:	080020b8 	.word	0x080020b8
 8000ee4:	080020bc 	.word	0x080020bc

08000ee8 <memset>:
 8000ee8:	4402      	add	r2, r0
 8000eea:	4603      	mov	r3, r0
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d100      	bne.n	8000ef2 <memset+0xa>
 8000ef0:	4770      	bx	lr
 8000ef2:	f803 1b01 	strb.w	r1, [r3], #1
 8000ef6:	e7f9      	b.n	8000eec <memset+0x4>

08000ef8 <iprintf>:
 8000ef8:	b40f      	push	{r0, r1, r2, r3}
 8000efa:	4b0a      	ldr	r3, [pc, #40]	; (8000f24 <iprintf+0x2c>)
 8000efc:	b513      	push	{r0, r1, r4, lr}
 8000efe:	681c      	ldr	r4, [r3, #0]
 8000f00:	b124      	cbz	r4, 8000f0c <iprintf+0x14>
 8000f02:	69a3      	ldr	r3, [r4, #24]
 8000f04:	b913      	cbnz	r3, 8000f0c <iprintf+0x14>
 8000f06:	4620      	mov	r0, r4
 8000f08:	f000 f9f6 	bl	80012f8 <__sinit>
 8000f0c:	ab05      	add	r3, sp, #20
 8000f0e:	9a04      	ldr	r2, [sp, #16]
 8000f10:	68a1      	ldr	r1, [r4, #8]
 8000f12:	9301      	str	r3, [sp, #4]
 8000f14:	4620      	mov	r0, r4
 8000f16:	f000 fc07 	bl	8001728 <_vfiprintf_r>
 8000f1a:	b002      	add	sp, #8
 8000f1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000f20:	b004      	add	sp, #16
 8000f22:	4770      	bx	lr
 8000f24:	2000002c 	.word	0x2000002c

08000f28 <setbuf>:
 8000f28:	2900      	cmp	r1, #0
 8000f2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f2e:	bf0c      	ite	eq
 8000f30:	2202      	moveq	r2, #2
 8000f32:	2200      	movne	r2, #0
 8000f34:	f000 b800 	b.w	8000f38 <setvbuf>

08000f38 <setvbuf>:
 8000f38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8000f3c:	461d      	mov	r5, r3
 8000f3e:	4b5d      	ldr	r3, [pc, #372]	; (80010b4 <setvbuf+0x17c>)
 8000f40:	681f      	ldr	r7, [r3, #0]
 8000f42:	4604      	mov	r4, r0
 8000f44:	460e      	mov	r6, r1
 8000f46:	4690      	mov	r8, r2
 8000f48:	b127      	cbz	r7, 8000f54 <setvbuf+0x1c>
 8000f4a:	69bb      	ldr	r3, [r7, #24]
 8000f4c:	b913      	cbnz	r3, 8000f54 <setvbuf+0x1c>
 8000f4e:	4638      	mov	r0, r7
 8000f50:	f000 f9d2 	bl	80012f8 <__sinit>
 8000f54:	4b58      	ldr	r3, [pc, #352]	; (80010b8 <setvbuf+0x180>)
 8000f56:	429c      	cmp	r4, r3
 8000f58:	d167      	bne.n	800102a <setvbuf+0xf2>
 8000f5a:	687c      	ldr	r4, [r7, #4]
 8000f5c:	f1b8 0f02 	cmp.w	r8, #2
 8000f60:	d006      	beq.n	8000f70 <setvbuf+0x38>
 8000f62:	f1b8 0f01 	cmp.w	r8, #1
 8000f66:	f200 809f 	bhi.w	80010a8 <setvbuf+0x170>
 8000f6a:	2d00      	cmp	r5, #0
 8000f6c:	f2c0 809c 	blt.w	80010a8 <setvbuf+0x170>
 8000f70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8000f72:	07db      	lsls	r3, r3, #31
 8000f74:	d405      	bmi.n	8000f82 <setvbuf+0x4a>
 8000f76:	89a3      	ldrh	r3, [r4, #12]
 8000f78:	0598      	lsls	r0, r3, #22
 8000f7a:	d402      	bmi.n	8000f82 <setvbuf+0x4a>
 8000f7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8000f7e:	f000 fa59 	bl	8001434 <__retarget_lock_acquire_recursive>
 8000f82:	4621      	mov	r1, r4
 8000f84:	4638      	mov	r0, r7
 8000f86:	f000 f923 	bl	80011d0 <_fflush_r>
 8000f8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8000f8c:	b141      	cbz	r1, 8000fa0 <setvbuf+0x68>
 8000f8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8000f92:	4299      	cmp	r1, r3
 8000f94:	d002      	beq.n	8000f9c <setvbuf+0x64>
 8000f96:	4638      	mov	r0, r7
 8000f98:	f000 fabc 	bl	8001514 <_free_r>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	6363      	str	r3, [r4, #52]	; 0x34
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61a3      	str	r3, [r4, #24]
 8000fa4:	6063      	str	r3, [r4, #4]
 8000fa6:	89a3      	ldrh	r3, [r4, #12]
 8000fa8:	0619      	lsls	r1, r3, #24
 8000faa:	d503      	bpl.n	8000fb4 <setvbuf+0x7c>
 8000fac:	6921      	ldr	r1, [r4, #16]
 8000fae:	4638      	mov	r0, r7
 8000fb0:	f000 fab0 	bl	8001514 <_free_r>
 8000fb4:	89a3      	ldrh	r3, [r4, #12]
 8000fb6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8000fba:	f023 0303 	bic.w	r3, r3, #3
 8000fbe:	f1b8 0f02 	cmp.w	r8, #2
 8000fc2:	81a3      	strh	r3, [r4, #12]
 8000fc4:	d06c      	beq.n	80010a0 <setvbuf+0x168>
 8000fc6:	ab01      	add	r3, sp, #4
 8000fc8:	466a      	mov	r2, sp
 8000fca:	4621      	mov	r1, r4
 8000fcc:	4638      	mov	r0, r7
 8000fce:	f000 fa33 	bl	8001438 <__swhatbuf_r>
 8000fd2:	89a3      	ldrh	r3, [r4, #12]
 8000fd4:	4318      	orrs	r0, r3
 8000fd6:	81a0      	strh	r0, [r4, #12]
 8000fd8:	2d00      	cmp	r5, #0
 8000fda:	d130      	bne.n	800103e <setvbuf+0x106>
 8000fdc:	9d00      	ldr	r5, [sp, #0]
 8000fde:	4628      	mov	r0, r5
 8000fe0:	f000 fa90 	bl	8001504 <malloc>
 8000fe4:	4606      	mov	r6, r0
 8000fe6:	2800      	cmp	r0, #0
 8000fe8:	d155      	bne.n	8001096 <setvbuf+0x15e>
 8000fea:	f8dd 9000 	ldr.w	r9, [sp]
 8000fee:	45a9      	cmp	r9, r5
 8000ff0:	d14a      	bne.n	8001088 <setvbuf+0x150>
 8000ff2:	f04f 35ff 	mov.w	r5, #4294967295
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	60a2      	str	r2, [r4, #8]
 8000ffa:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8000ffe:	6022      	str	r2, [r4, #0]
 8001000:	6122      	str	r2, [r4, #16]
 8001002:	2201      	movs	r2, #1
 8001004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001008:	6162      	str	r2, [r4, #20]
 800100a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800100c:	f043 0302 	orr.w	r3, r3, #2
 8001010:	07d2      	lsls	r2, r2, #31
 8001012:	81a3      	strh	r3, [r4, #12]
 8001014:	d405      	bmi.n	8001022 <setvbuf+0xea>
 8001016:	f413 7f00 	tst.w	r3, #512	; 0x200
 800101a:	d102      	bne.n	8001022 <setvbuf+0xea>
 800101c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800101e:	f000 fa0a 	bl	8001436 <__retarget_lock_release_recursive>
 8001022:	4628      	mov	r0, r5
 8001024:	b003      	add	sp, #12
 8001026:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800102a:	4b24      	ldr	r3, [pc, #144]	; (80010bc <setvbuf+0x184>)
 800102c:	429c      	cmp	r4, r3
 800102e:	d101      	bne.n	8001034 <setvbuf+0xfc>
 8001030:	68bc      	ldr	r4, [r7, #8]
 8001032:	e793      	b.n	8000f5c <setvbuf+0x24>
 8001034:	4b22      	ldr	r3, [pc, #136]	; (80010c0 <setvbuf+0x188>)
 8001036:	429c      	cmp	r4, r3
 8001038:	bf08      	it	eq
 800103a:	68fc      	ldreq	r4, [r7, #12]
 800103c:	e78e      	b.n	8000f5c <setvbuf+0x24>
 800103e:	2e00      	cmp	r6, #0
 8001040:	d0cd      	beq.n	8000fde <setvbuf+0xa6>
 8001042:	69bb      	ldr	r3, [r7, #24]
 8001044:	b913      	cbnz	r3, 800104c <setvbuf+0x114>
 8001046:	4638      	mov	r0, r7
 8001048:	f000 f956 	bl	80012f8 <__sinit>
 800104c:	f1b8 0f01 	cmp.w	r8, #1
 8001050:	bf08      	it	eq
 8001052:	89a3      	ldrheq	r3, [r4, #12]
 8001054:	6026      	str	r6, [r4, #0]
 8001056:	bf04      	itt	eq
 8001058:	f043 0301 	orreq.w	r3, r3, #1
 800105c:	81a3      	strheq	r3, [r4, #12]
 800105e:	89a2      	ldrh	r2, [r4, #12]
 8001060:	f012 0308 	ands.w	r3, r2, #8
 8001064:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8001068:	d01c      	beq.n	80010a4 <setvbuf+0x16c>
 800106a:	07d3      	lsls	r3, r2, #31
 800106c:	bf41      	itttt	mi
 800106e:	2300      	movmi	r3, #0
 8001070:	426d      	negmi	r5, r5
 8001072:	60a3      	strmi	r3, [r4, #8]
 8001074:	61a5      	strmi	r5, [r4, #24]
 8001076:	bf58      	it	pl
 8001078:	60a5      	strpl	r5, [r4, #8]
 800107a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800107c:	f015 0501 	ands.w	r5, r5, #1
 8001080:	d115      	bne.n	80010ae <setvbuf+0x176>
 8001082:	f412 7f00 	tst.w	r2, #512	; 0x200
 8001086:	e7c8      	b.n	800101a <setvbuf+0xe2>
 8001088:	4648      	mov	r0, r9
 800108a:	f000 fa3b 	bl	8001504 <malloc>
 800108e:	4606      	mov	r6, r0
 8001090:	2800      	cmp	r0, #0
 8001092:	d0ae      	beq.n	8000ff2 <setvbuf+0xba>
 8001094:	464d      	mov	r5, r9
 8001096:	89a3      	ldrh	r3, [r4, #12]
 8001098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800109c:	81a3      	strh	r3, [r4, #12]
 800109e:	e7d0      	b.n	8001042 <setvbuf+0x10a>
 80010a0:	2500      	movs	r5, #0
 80010a2:	e7a8      	b.n	8000ff6 <setvbuf+0xbe>
 80010a4:	60a3      	str	r3, [r4, #8]
 80010a6:	e7e8      	b.n	800107a <setvbuf+0x142>
 80010a8:	f04f 35ff 	mov.w	r5, #4294967295
 80010ac:	e7b9      	b.n	8001022 <setvbuf+0xea>
 80010ae:	2500      	movs	r5, #0
 80010b0:	e7b7      	b.n	8001022 <setvbuf+0xea>
 80010b2:	bf00      	nop
 80010b4:	2000002c 	.word	0x2000002c
 80010b8:	08002044 	.word	0x08002044
 80010bc:	08002064 	.word	0x08002064
 80010c0:	08002024 	.word	0x08002024

080010c4 <__sflush_r>:
 80010c4:	898a      	ldrh	r2, [r1, #12]
 80010c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010ca:	4605      	mov	r5, r0
 80010cc:	0710      	lsls	r0, r2, #28
 80010ce:	460c      	mov	r4, r1
 80010d0:	d458      	bmi.n	8001184 <__sflush_r+0xc0>
 80010d2:	684b      	ldr	r3, [r1, #4]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	dc05      	bgt.n	80010e4 <__sflush_r+0x20>
 80010d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80010da:	2b00      	cmp	r3, #0
 80010dc:	dc02      	bgt.n	80010e4 <__sflush_r+0x20>
 80010de:	2000      	movs	r0, #0
 80010e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80010e6:	2e00      	cmp	r6, #0
 80010e8:	d0f9      	beq.n	80010de <__sflush_r+0x1a>
 80010ea:	2300      	movs	r3, #0
 80010ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80010f0:	682f      	ldr	r7, [r5, #0]
 80010f2:	602b      	str	r3, [r5, #0]
 80010f4:	d032      	beq.n	800115c <__sflush_r+0x98>
 80010f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80010f8:	89a3      	ldrh	r3, [r4, #12]
 80010fa:	075a      	lsls	r2, r3, #29
 80010fc:	d505      	bpl.n	800110a <__sflush_r+0x46>
 80010fe:	6863      	ldr	r3, [r4, #4]
 8001100:	1ac0      	subs	r0, r0, r3
 8001102:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001104:	b10b      	cbz	r3, 800110a <__sflush_r+0x46>
 8001106:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001108:	1ac0      	subs	r0, r0, r3
 800110a:	2300      	movs	r3, #0
 800110c:	4602      	mov	r2, r0
 800110e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001110:	6a21      	ldr	r1, [r4, #32]
 8001112:	4628      	mov	r0, r5
 8001114:	47b0      	blx	r6
 8001116:	1c43      	adds	r3, r0, #1
 8001118:	89a3      	ldrh	r3, [r4, #12]
 800111a:	d106      	bne.n	800112a <__sflush_r+0x66>
 800111c:	6829      	ldr	r1, [r5, #0]
 800111e:	291d      	cmp	r1, #29
 8001120:	d82c      	bhi.n	800117c <__sflush_r+0xb8>
 8001122:	4a2a      	ldr	r2, [pc, #168]	; (80011cc <__sflush_r+0x108>)
 8001124:	40ca      	lsrs	r2, r1
 8001126:	07d6      	lsls	r6, r2, #31
 8001128:	d528      	bpl.n	800117c <__sflush_r+0xb8>
 800112a:	2200      	movs	r2, #0
 800112c:	6062      	str	r2, [r4, #4]
 800112e:	04d9      	lsls	r1, r3, #19
 8001130:	6922      	ldr	r2, [r4, #16]
 8001132:	6022      	str	r2, [r4, #0]
 8001134:	d504      	bpl.n	8001140 <__sflush_r+0x7c>
 8001136:	1c42      	adds	r2, r0, #1
 8001138:	d101      	bne.n	800113e <__sflush_r+0x7a>
 800113a:	682b      	ldr	r3, [r5, #0]
 800113c:	b903      	cbnz	r3, 8001140 <__sflush_r+0x7c>
 800113e:	6560      	str	r0, [r4, #84]	; 0x54
 8001140:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001142:	602f      	str	r7, [r5, #0]
 8001144:	2900      	cmp	r1, #0
 8001146:	d0ca      	beq.n	80010de <__sflush_r+0x1a>
 8001148:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800114c:	4299      	cmp	r1, r3
 800114e:	d002      	beq.n	8001156 <__sflush_r+0x92>
 8001150:	4628      	mov	r0, r5
 8001152:	f000 f9df 	bl	8001514 <_free_r>
 8001156:	2000      	movs	r0, #0
 8001158:	6360      	str	r0, [r4, #52]	; 0x34
 800115a:	e7c1      	b.n	80010e0 <__sflush_r+0x1c>
 800115c:	6a21      	ldr	r1, [r4, #32]
 800115e:	2301      	movs	r3, #1
 8001160:	4628      	mov	r0, r5
 8001162:	47b0      	blx	r6
 8001164:	1c41      	adds	r1, r0, #1
 8001166:	d1c7      	bne.n	80010f8 <__sflush_r+0x34>
 8001168:	682b      	ldr	r3, [r5, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d0c4      	beq.n	80010f8 <__sflush_r+0x34>
 800116e:	2b1d      	cmp	r3, #29
 8001170:	d001      	beq.n	8001176 <__sflush_r+0xb2>
 8001172:	2b16      	cmp	r3, #22
 8001174:	d101      	bne.n	800117a <__sflush_r+0xb6>
 8001176:	602f      	str	r7, [r5, #0]
 8001178:	e7b1      	b.n	80010de <__sflush_r+0x1a>
 800117a:	89a3      	ldrh	r3, [r4, #12]
 800117c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001180:	81a3      	strh	r3, [r4, #12]
 8001182:	e7ad      	b.n	80010e0 <__sflush_r+0x1c>
 8001184:	690f      	ldr	r7, [r1, #16]
 8001186:	2f00      	cmp	r7, #0
 8001188:	d0a9      	beq.n	80010de <__sflush_r+0x1a>
 800118a:	0793      	lsls	r3, r2, #30
 800118c:	680e      	ldr	r6, [r1, #0]
 800118e:	bf08      	it	eq
 8001190:	694b      	ldreq	r3, [r1, #20]
 8001192:	600f      	str	r7, [r1, #0]
 8001194:	bf18      	it	ne
 8001196:	2300      	movne	r3, #0
 8001198:	eba6 0807 	sub.w	r8, r6, r7
 800119c:	608b      	str	r3, [r1, #8]
 800119e:	f1b8 0f00 	cmp.w	r8, #0
 80011a2:	dd9c      	ble.n	80010de <__sflush_r+0x1a>
 80011a4:	6a21      	ldr	r1, [r4, #32]
 80011a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80011a8:	4643      	mov	r3, r8
 80011aa:	463a      	mov	r2, r7
 80011ac:	4628      	mov	r0, r5
 80011ae:	47b0      	blx	r6
 80011b0:	2800      	cmp	r0, #0
 80011b2:	dc06      	bgt.n	80011c2 <__sflush_r+0xfe>
 80011b4:	89a3      	ldrh	r3, [r4, #12]
 80011b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ba:	81a3      	strh	r3, [r4, #12]
 80011bc:	f04f 30ff 	mov.w	r0, #4294967295
 80011c0:	e78e      	b.n	80010e0 <__sflush_r+0x1c>
 80011c2:	4407      	add	r7, r0
 80011c4:	eba8 0800 	sub.w	r8, r8, r0
 80011c8:	e7e9      	b.n	800119e <__sflush_r+0xda>
 80011ca:	bf00      	nop
 80011cc:	20400001 	.word	0x20400001

080011d0 <_fflush_r>:
 80011d0:	b538      	push	{r3, r4, r5, lr}
 80011d2:	690b      	ldr	r3, [r1, #16]
 80011d4:	4605      	mov	r5, r0
 80011d6:	460c      	mov	r4, r1
 80011d8:	b913      	cbnz	r3, 80011e0 <_fflush_r+0x10>
 80011da:	2500      	movs	r5, #0
 80011dc:	4628      	mov	r0, r5
 80011de:	bd38      	pop	{r3, r4, r5, pc}
 80011e0:	b118      	cbz	r0, 80011ea <_fflush_r+0x1a>
 80011e2:	6983      	ldr	r3, [r0, #24]
 80011e4:	b90b      	cbnz	r3, 80011ea <_fflush_r+0x1a>
 80011e6:	f000 f887 	bl	80012f8 <__sinit>
 80011ea:	4b14      	ldr	r3, [pc, #80]	; (800123c <_fflush_r+0x6c>)
 80011ec:	429c      	cmp	r4, r3
 80011ee:	d11b      	bne.n	8001228 <_fflush_r+0x58>
 80011f0:	686c      	ldr	r4, [r5, #4]
 80011f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d0ef      	beq.n	80011da <_fflush_r+0xa>
 80011fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80011fc:	07d0      	lsls	r0, r2, #31
 80011fe:	d404      	bmi.n	800120a <_fflush_r+0x3a>
 8001200:	0599      	lsls	r1, r3, #22
 8001202:	d402      	bmi.n	800120a <_fflush_r+0x3a>
 8001204:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001206:	f000 f915 	bl	8001434 <__retarget_lock_acquire_recursive>
 800120a:	4628      	mov	r0, r5
 800120c:	4621      	mov	r1, r4
 800120e:	f7ff ff59 	bl	80010c4 <__sflush_r>
 8001212:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001214:	07da      	lsls	r2, r3, #31
 8001216:	4605      	mov	r5, r0
 8001218:	d4e0      	bmi.n	80011dc <_fflush_r+0xc>
 800121a:	89a3      	ldrh	r3, [r4, #12]
 800121c:	059b      	lsls	r3, r3, #22
 800121e:	d4dd      	bmi.n	80011dc <_fflush_r+0xc>
 8001220:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001222:	f000 f908 	bl	8001436 <__retarget_lock_release_recursive>
 8001226:	e7d9      	b.n	80011dc <_fflush_r+0xc>
 8001228:	4b05      	ldr	r3, [pc, #20]	; (8001240 <_fflush_r+0x70>)
 800122a:	429c      	cmp	r4, r3
 800122c:	d101      	bne.n	8001232 <_fflush_r+0x62>
 800122e:	68ac      	ldr	r4, [r5, #8]
 8001230:	e7df      	b.n	80011f2 <_fflush_r+0x22>
 8001232:	4b04      	ldr	r3, [pc, #16]	; (8001244 <_fflush_r+0x74>)
 8001234:	429c      	cmp	r4, r3
 8001236:	bf08      	it	eq
 8001238:	68ec      	ldreq	r4, [r5, #12]
 800123a:	e7da      	b.n	80011f2 <_fflush_r+0x22>
 800123c:	08002044 	.word	0x08002044
 8001240:	08002064 	.word	0x08002064
 8001244:	08002024 	.word	0x08002024

08001248 <std>:
 8001248:	2300      	movs	r3, #0
 800124a:	b510      	push	{r4, lr}
 800124c:	4604      	mov	r4, r0
 800124e:	e9c0 3300 	strd	r3, r3, [r0]
 8001252:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001256:	6083      	str	r3, [r0, #8]
 8001258:	8181      	strh	r1, [r0, #12]
 800125a:	6643      	str	r3, [r0, #100]	; 0x64
 800125c:	81c2      	strh	r2, [r0, #14]
 800125e:	6183      	str	r3, [r0, #24]
 8001260:	4619      	mov	r1, r3
 8001262:	2208      	movs	r2, #8
 8001264:	305c      	adds	r0, #92	; 0x5c
 8001266:	f7ff fe3f 	bl	8000ee8 <memset>
 800126a:	4b05      	ldr	r3, [pc, #20]	; (8001280 <std+0x38>)
 800126c:	6263      	str	r3, [r4, #36]	; 0x24
 800126e:	4b05      	ldr	r3, [pc, #20]	; (8001284 <std+0x3c>)
 8001270:	62a3      	str	r3, [r4, #40]	; 0x28
 8001272:	4b05      	ldr	r3, [pc, #20]	; (8001288 <std+0x40>)
 8001274:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001276:	4b05      	ldr	r3, [pc, #20]	; (800128c <std+0x44>)
 8001278:	6224      	str	r4, [r4, #32]
 800127a:	6323      	str	r3, [r4, #48]	; 0x30
 800127c:	bd10      	pop	{r4, pc}
 800127e:	bf00      	nop
 8001280:	08001cd1 	.word	0x08001cd1
 8001284:	08001cf3 	.word	0x08001cf3
 8001288:	08001d2b 	.word	0x08001d2b
 800128c:	08001d4f 	.word	0x08001d4f

08001290 <_cleanup_r>:
 8001290:	4901      	ldr	r1, [pc, #4]	; (8001298 <_cleanup_r+0x8>)
 8001292:	f000 b8af 	b.w	80013f4 <_fwalk_reent>
 8001296:	bf00      	nop
 8001298:	080011d1 	.word	0x080011d1

0800129c <__sfmoreglue>:
 800129c:	b570      	push	{r4, r5, r6, lr}
 800129e:	2268      	movs	r2, #104	; 0x68
 80012a0:	1e4d      	subs	r5, r1, #1
 80012a2:	4355      	muls	r5, r2
 80012a4:	460e      	mov	r6, r1
 80012a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80012aa:	f000 f99f 	bl	80015ec <_malloc_r>
 80012ae:	4604      	mov	r4, r0
 80012b0:	b140      	cbz	r0, 80012c4 <__sfmoreglue+0x28>
 80012b2:	2100      	movs	r1, #0
 80012b4:	e9c0 1600 	strd	r1, r6, [r0]
 80012b8:	300c      	adds	r0, #12
 80012ba:	60a0      	str	r0, [r4, #8]
 80012bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80012c0:	f7ff fe12 	bl	8000ee8 <memset>
 80012c4:	4620      	mov	r0, r4
 80012c6:	bd70      	pop	{r4, r5, r6, pc}

080012c8 <__sfp_lock_acquire>:
 80012c8:	4801      	ldr	r0, [pc, #4]	; (80012d0 <__sfp_lock_acquire+0x8>)
 80012ca:	f000 b8b3 	b.w	8001434 <__retarget_lock_acquire_recursive>
 80012ce:	bf00      	nop
 80012d0:	200000b1 	.word	0x200000b1

080012d4 <__sfp_lock_release>:
 80012d4:	4801      	ldr	r0, [pc, #4]	; (80012dc <__sfp_lock_release+0x8>)
 80012d6:	f000 b8ae 	b.w	8001436 <__retarget_lock_release_recursive>
 80012da:	bf00      	nop
 80012dc:	200000b1 	.word	0x200000b1

080012e0 <__sinit_lock_acquire>:
 80012e0:	4801      	ldr	r0, [pc, #4]	; (80012e8 <__sinit_lock_acquire+0x8>)
 80012e2:	f000 b8a7 	b.w	8001434 <__retarget_lock_acquire_recursive>
 80012e6:	bf00      	nop
 80012e8:	200000b2 	.word	0x200000b2

080012ec <__sinit_lock_release>:
 80012ec:	4801      	ldr	r0, [pc, #4]	; (80012f4 <__sinit_lock_release+0x8>)
 80012ee:	f000 b8a2 	b.w	8001436 <__retarget_lock_release_recursive>
 80012f2:	bf00      	nop
 80012f4:	200000b2 	.word	0x200000b2

080012f8 <__sinit>:
 80012f8:	b510      	push	{r4, lr}
 80012fa:	4604      	mov	r4, r0
 80012fc:	f7ff fff0 	bl	80012e0 <__sinit_lock_acquire>
 8001300:	69a3      	ldr	r3, [r4, #24]
 8001302:	b11b      	cbz	r3, 800130c <__sinit+0x14>
 8001304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001308:	f7ff bff0 	b.w	80012ec <__sinit_lock_release>
 800130c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8001310:	6523      	str	r3, [r4, #80]	; 0x50
 8001312:	4b13      	ldr	r3, [pc, #76]	; (8001360 <__sinit+0x68>)
 8001314:	4a13      	ldr	r2, [pc, #76]	; (8001364 <__sinit+0x6c>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	62a2      	str	r2, [r4, #40]	; 0x28
 800131a:	42a3      	cmp	r3, r4
 800131c:	bf04      	itt	eq
 800131e:	2301      	moveq	r3, #1
 8001320:	61a3      	streq	r3, [r4, #24]
 8001322:	4620      	mov	r0, r4
 8001324:	f000 f820 	bl	8001368 <__sfp>
 8001328:	6060      	str	r0, [r4, #4]
 800132a:	4620      	mov	r0, r4
 800132c:	f000 f81c 	bl	8001368 <__sfp>
 8001330:	60a0      	str	r0, [r4, #8]
 8001332:	4620      	mov	r0, r4
 8001334:	f000 f818 	bl	8001368 <__sfp>
 8001338:	2200      	movs	r2, #0
 800133a:	60e0      	str	r0, [r4, #12]
 800133c:	2104      	movs	r1, #4
 800133e:	6860      	ldr	r0, [r4, #4]
 8001340:	f7ff ff82 	bl	8001248 <std>
 8001344:	68a0      	ldr	r0, [r4, #8]
 8001346:	2201      	movs	r2, #1
 8001348:	2109      	movs	r1, #9
 800134a:	f7ff ff7d 	bl	8001248 <std>
 800134e:	68e0      	ldr	r0, [r4, #12]
 8001350:	2202      	movs	r2, #2
 8001352:	2112      	movs	r1, #18
 8001354:	f7ff ff78 	bl	8001248 <std>
 8001358:	2301      	movs	r3, #1
 800135a:	61a3      	str	r3, [r4, #24]
 800135c:	e7d2      	b.n	8001304 <__sinit+0xc>
 800135e:	bf00      	nop
 8001360:	08002020 	.word	0x08002020
 8001364:	08001291 	.word	0x08001291

08001368 <__sfp>:
 8001368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800136a:	4607      	mov	r7, r0
 800136c:	f7ff ffac 	bl	80012c8 <__sfp_lock_acquire>
 8001370:	4b1e      	ldr	r3, [pc, #120]	; (80013ec <__sfp+0x84>)
 8001372:	681e      	ldr	r6, [r3, #0]
 8001374:	69b3      	ldr	r3, [r6, #24]
 8001376:	b913      	cbnz	r3, 800137e <__sfp+0x16>
 8001378:	4630      	mov	r0, r6
 800137a:	f7ff ffbd 	bl	80012f8 <__sinit>
 800137e:	3648      	adds	r6, #72	; 0x48
 8001380:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001384:	3b01      	subs	r3, #1
 8001386:	d503      	bpl.n	8001390 <__sfp+0x28>
 8001388:	6833      	ldr	r3, [r6, #0]
 800138a:	b30b      	cbz	r3, 80013d0 <__sfp+0x68>
 800138c:	6836      	ldr	r6, [r6, #0]
 800138e:	e7f7      	b.n	8001380 <__sfp+0x18>
 8001390:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001394:	b9d5      	cbnz	r5, 80013cc <__sfp+0x64>
 8001396:	4b16      	ldr	r3, [pc, #88]	; (80013f0 <__sfp+0x88>)
 8001398:	60e3      	str	r3, [r4, #12]
 800139a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800139e:	6665      	str	r5, [r4, #100]	; 0x64
 80013a0:	f000 f847 	bl	8001432 <__retarget_lock_init_recursive>
 80013a4:	f7ff ff96 	bl	80012d4 <__sfp_lock_release>
 80013a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80013ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80013b0:	6025      	str	r5, [r4, #0]
 80013b2:	61a5      	str	r5, [r4, #24]
 80013b4:	2208      	movs	r2, #8
 80013b6:	4629      	mov	r1, r5
 80013b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80013bc:	f7ff fd94 	bl	8000ee8 <memset>
 80013c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80013c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80013c8:	4620      	mov	r0, r4
 80013ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013cc:	3468      	adds	r4, #104	; 0x68
 80013ce:	e7d9      	b.n	8001384 <__sfp+0x1c>
 80013d0:	2104      	movs	r1, #4
 80013d2:	4638      	mov	r0, r7
 80013d4:	f7ff ff62 	bl	800129c <__sfmoreglue>
 80013d8:	4604      	mov	r4, r0
 80013da:	6030      	str	r0, [r6, #0]
 80013dc:	2800      	cmp	r0, #0
 80013de:	d1d5      	bne.n	800138c <__sfp+0x24>
 80013e0:	f7ff ff78 	bl	80012d4 <__sfp_lock_release>
 80013e4:	230c      	movs	r3, #12
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	e7ee      	b.n	80013c8 <__sfp+0x60>
 80013ea:	bf00      	nop
 80013ec:	08002020 	.word	0x08002020
 80013f0:	ffff0001 	.word	0xffff0001

080013f4 <_fwalk_reent>:
 80013f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80013f8:	4606      	mov	r6, r0
 80013fa:	4688      	mov	r8, r1
 80013fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001400:	2700      	movs	r7, #0
 8001402:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001406:	f1b9 0901 	subs.w	r9, r9, #1
 800140a:	d505      	bpl.n	8001418 <_fwalk_reent+0x24>
 800140c:	6824      	ldr	r4, [r4, #0]
 800140e:	2c00      	cmp	r4, #0
 8001410:	d1f7      	bne.n	8001402 <_fwalk_reent+0xe>
 8001412:	4638      	mov	r0, r7
 8001414:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001418:	89ab      	ldrh	r3, [r5, #12]
 800141a:	2b01      	cmp	r3, #1
 800141c:	d907      	bls.n	800142e <_fwalk_reent+0x3a>
 800141e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001422:	3301      	adds	r3, #1
 8001424:	d003      	beq.n	800142e <_fwalk_reent+0x3a>
 8001426:	4629      	mov	r1, r5
 8001428:	4630      	mov	r0, r6
 800142a:	47c0      	blx	r8
 800142c:	4307      	orrs	r7, r0
 800142e:	3568      	adds	r5, #104	; 0x68
 8001430:	e7e9      	b.n	8001406 <_fwalk_reent+0x12>

08001432 <__retarget_lock_init_recursive>:
 8001432:	4770      	bx	lr

08001434 <__retarget_lock_acquire_recursive>:
 8001434:	4770      	bx	lr

08001436 <__retarget_lock_release_recursive>:
 8001436:	4770      	bx	lr

08001438 <__swhatbuf_r>:
 8001438:	b570      	push	{r4, r5, r6, lr}
 800143a:	460e      	mov	r6, r1
 800143c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001440:	2900      	cmp	r1, #0
 8001442:	b096      	sub	sp, #88	; 0x58
 8001444:	4614      	mov	r4, r2
 8001446:	461d      	mov	r5, r3
 8001448:	da08      	bge.n	800145c <__swhatbuf_r+0x24>
 800144a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800144e:	2200      	movs	r2, #0
 8001450:	602a      	str	r2, [r5, #0]
 8001452:	061a      	lsls	r2, r3, #24
 8001454:	d410      	bmi.n	8001478 <__swhatbuf_r+0x40>
 8001456:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800145a:	e00e      	b.n	800147a <__swhatbuf_r+0x42>
 800145c:	466a      	mov	r2, sp
 800145e:	f000 fd4b 	bl	8001ef8 <_fstat_r>
 8001462:	2800      	cmp	r0, #0
 8001464:	dbf1      	blt.n	800144a <__swhatbuf_r+0x12>
 8001466:	9a01      	ldr	r2, [sp, #4]
 8001468:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800146c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8001470:	425a      	negs	r2, r3
 8001472:	415a      	adcs	r2, r3
 8001474:	602a      	str	r2, [r5, #0]
 8001476:	e7ee      	b.n	8001456 <__swhatbuf_r+0x1e>
 8001478:	2340      	movs	r3, #64	; 0x40
 800147a:	2000      	movs	r0, #0
 800147c:	6023      	str	r3, [r4, #0]
 800147e:	b016      	add	sp, #88	; 0x58
 8001480:	bd70      	pop	{r4, r5, r6, pc}
	...

08001484 <__smakebuf_r>:
 8001484:	898b      	ldrh	r3, [r1, #12]
 8001486:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001488:	079d      	lsls	r5, r3, #30
 800148a:	4606      	mov	r6, r0
 800148c:	460c      	mov	r4, r1
 800148e:	d507      	bpl.n	80014a0 <__smakebuf_r+0x1c>
 8001490:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8001494:	6023      	str	r3, [r4, #0]
 8001496:	6123      	str	r3, [r4, #16]
 8001498:	2301      	movs	r3, #1
 800149a:	6163      	str	r3, [r4, #20]
 800149c:	b002      	add	sp, #8
 800149e:	bd70      	pop	{r4, r5, r6, pc}
 80014a0:	ab01      	add	r3, sp, #4
 80014a2:	466a      	mov	r2, sp
 80014a4:	f7ff ffc8 	bl	8001438 <__swhatbuf_r>
 80014a8:	9900      	ldr	r1, [sp, #0]
 80014aa:	4605      	mov	r5, r0
 80014ac:	4630      	mov	r0, r6
 80014ae:	f000 f89d 	bl	80015ec <_malloc_r>
 80014b2:	b948      	cbnz	r0, 80014c8 <__smakebuf_r+0x44>
 80014b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80014b8:	059a      	lsls	r2, r3, #22
 80014ba:	d4ef      	bmi.n	800149c <__smakebuf_r+0x18>
 80014bc:	f023 0303 	bic.w	r3, r3, #3
 80014c0:	f043 0302 	orr.w	r3, r3, #2
 80014c4:	81a3      	strh	r3, [r4, #12]
 80014c6:	e7e3      	b.n	8001490 <__smakebuf_r+0xc>
 80014c8:	4b0d      	ldr	r3, [pc, #52]	; (8001500 <__smakebuf_r+0x7c>)
 80014ca:	62b3      	str	r3, [r6, #40]	; 0x28
 80014cc:	89a3      	ldrh	r3, [r4, #12]
 80014ce:	6020      	str	r0, [r4, #0]
 80014d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014d4:	81a3      	strh	r3, [r4, #12]
 80014d6:	9b00      	ldr	r3, [sp, #0]
 80014d8:	6163      	str	r3, [r4, #20]
 80014da:	9b01      	ldr	r3, [sp, #4]
 80014dc:	6120      	str	r0, [r4, #16]
 80014de:	b15b      	cbz	r3, 80014f8 <__smakebuf_r+0x74>
 80014e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80014e4:	4630      	mov	r0, r6
 80014e6:	f000 fd19 	bl	8001f1c <_isatty_r>
 80014ea:	b128      	cbz	r0, 80014f8 <__smakebuf_r+0x74>
 80014ec:	89a3      	ldrh	r3, [r4, #12]
 80014ee:	f023 0303 	bic.w	r3, r3, #3
 80014f2:	f043 0301 	orr.w	r3, r3, #1
 80014f6:	81a3      	strh	r3, [r4, #12]
 80014f8:	89a0      	ldrh	r0, [r4, #12]
 80014fa:	4305      	orrs	r5, r0
 80014fc:	81a5      	strh	r5, [r4, #12]
 80014fe:	e7cd      	b.n	800149c <__smakebuf_r+0x18>
 8001500:	08001291 	.word	0x08001291

08001504 <malloc>:
 8001504:	4b02      	ldr	r3, [pc, #8]	; (8001510 <malloc+0xc>)
 8001506:	4601      	mov	r1, r0
 8001508:	6818      	ldr	r0, [r3, #0]
 800150a:	f000 b86f 	b.w	80015ec <_malloc_r>
 800150e:	bf00      	nop
 8001510:	2000002c 	.word	0x2000002c

08001514 <_free_r>:
 8001514:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001516:	2900      	cmp	r1, #0
 8001518:	d044      	beq.n	80015a4 <_free_r+0x90>
 800151a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800151e:	9001      	str	r0, [sp, #4]
 8001520:	2b00      	cmp	r3, #0
 8001522:	f1a1 0404 	sub.w	r4, r1, #4
 8001526:	bfb8      	it	lt
 8001528:	18e4      	addlt	r4, r4, r3
 800152a:	f000 fd19 	bl	8001f60 <__malloc_lock>
 800152e:	4a1e      	ldr	r2, [pc, #120]	; (80015a8 <_free_r+0x94>)
 8001530:	9801      	ldr	r0, [sp, #4]
 8001532:	6813      	ldr	r3, [r2, #0]
 8001534:	b933      	cbnz	r3, 8001544 <_free_r+0x30>
 8001536:	6063      	str	r3, [r4, #4]
 8001538:	6014      	str	r4, [r2, #0]
 800153a:	b003      	add	sp, #12
 800153c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001540:	f000 bd14 	b.w	8001f6c <__malloc_unlock>
 8001544:	42a3      	cmp	r3, r4
 8001546:	d908      	bls.n	800155a <_free_r+0x46>
 8001548:	6825      	ldr	r5, [r4, #0]
 800154a:	1961      	adds	r1, r4, r5
 800154c:	428b      	cmp	r3, r1
 800154e:	bf01      	itttt	eq
 8001550:	6819      	ldreq	r1, [r3, #0]
 8001552:	685b      	ldreq	r3, [r3, #4]
 8001554:	1949      	addeq	r1, r1, r5
 8001556:	6021      	streq	r1, [r4, #0]
 8001558:	e7ed      	b.n	8001536 <_free_r+0x22>
 800155a:	461a      	mov	r2, r3
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	b10b      	cbz	r3, 8001564 <_free_r+0x50>
 8001560:	42a3      	cmp	r3, r4
 8001562:	d9fa      	bls.n	800155a <_free_r+0x46>
 8001564:	6811      	ldr	r1, [r2, #0]
 8001566:	1855      	adds	r5, r2, r1
 8001568:	42a5      	cmp	r5, r4
 800156a:	d10b      	bne.n	8001584 <_free_r+0x70>
 800156c:	6824      	ldr	r4, [r4, #0]
 800156e:	4421      	add	r1, r4
 8001570:	1854      	adds	r4, r2, r1
 8001572:	42a3      	cmp	r3, r4
 8001574:	6011      	str	r1, [r2, #0]
 8001576:	d1e0      	bne.n	800153a <_free_r+0x26>
 8001578:	681c      	ldr	r4, [r3, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	6053      	str	r3, [r2, #4]
 800157e:	4421      	add	r1, r4
 8001580:	6011      	str	r1, [r2, #0]
 8001582:	e7da      	b.n	800153a <_free_r+0x26>
 8001584:	d902      	bls.n	800158c <_free_r+0x78>
 8001586:	230c      	movs	r3, #12
 8001588:	6003      	str	r3, [r0, #0]
 800158a:	e7d6      	b.n	800153a <_free_r+0x26>
 800158c:	6825      	ldr	r5, [r4, #0]
 800158e:	1961      	adds	r1, r4, r5
 8001590:	428b      	cmp	r3, r1
 8001592:	bf04      	itt	eq
 8001594:	6819      	ldreq	r1, [r3, #0]
 8001596:	685b      	ldreq	r3, [r3, #4]
 8001598:	6063      	str	r3, [r4, #4]
 800159a:	bf04      	itt	eq
 800159c:	1949      	addeq	r1, r1, r5
 800159e:	6021      	streq	r1, [r4, #0]
 80015a0:	6054      	str	r4, [r2, #4]
 80015a2:	e7ca      	b.n	800153a <_free_r+0x26>
 80015a4:	b003      	add	sp, #12
 80015a6:	bd30      	pop	{r4, r5, pc}
 80015a8:	200000b4 	.word	0x200000b4

080015ac <sbrk_aligned>:
 80015ac:	b570      	push	{r4, r5, r6, lr}
 80015ae:	4e0e      	ldr	r6, [pc, #56]	; (80015e8 <sbrk_aligned+0x3c>)
 80015b0:	460c      	mov	r4, r1
 80015b2:	6831      	ldr	r1, [r6, #0]
 80015b4:	4605      	mov	r5, r0
 80015b6:	b911      	cbnz	r1, 80015be <sbrk_aligned+0x12>
 80015b8:	f000 fb7a 	bl	8001cb0 <_sbrk_r>
 80015bc:	6030      	str	r0, [r6, #0]
 80015be:	4621      	mov	r1, r4
 80015c0:	4628      	mov	r0, r5
 80015c2:	f000 fb75 	bl	8001cb0 <_sbrk_r>
 80015c6:	1c43      	adds	r3, r0, #1
 80015c8:	d00a      	beq.n	80015e0 <sbrk_aligned+0x34>
 80015ca:	1cc4      	adds	r4, r0, #3
 80015cc:	f024 0403 	bic.w	r4, r4, #3
 80015d0:	42a0      	cmp	r0, r4
 80015d2:	d007      	beq.n	80015e4 <sbrk_aligned+0x38>
 80015d4:	1a21      	subs	r1, r4, r0
 80015d6:	4628      	mov	r0, r5
 80015d8:	f000 fb6a 	bl	8001cb0 <_sbrk_r>
 80015dc:	3001      	adds	r0, #1
 80015de:	d101      	bne.n	80015e4 <sbrk_aligned+0x38>
 80015e0:	f04f 34ff 	mov.w	r4, #4294967295
 80015e4:	4620      	mov	r0, r4
 80015e6:	bd70      	pop	{r4, r5, r6, pc}
 80015e8:	200000b8 	.word	0x200000b8

080015ec <_malloc_r>:
 80015ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80015f0:	1ccd      	adds	r5, r1, #3
 80015f2:	f025 0503 	bic.w	r5, r5, #3
 80015f6:	3508      	adds	r5, #8
 80015f8:	2d0c      	cmp	r5, #12
 80015fa:	bf38      	it	cc
 80015fc:	250c      	movcc	r5, #12
 80015fe:	2d00      	cmp	r5, #0
 8001600:	4607      	mov	r7, r0
 8001602:	db01      	blt.n	8001608 <_malloc_r+0x1c>
 8001604:	42a9      	cmp	r1, r5
 8001606:	d905      	bls.n	8001614 <_malloc_r+0x28>
 8001608:	230c      	movs	r3, #12
 800160a:	603b      	str	r3, [r7, #0]
 800160c:	2600      	movs	r6, #0
 800160e:	4630      	mov	r0, r6
 8001610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001614:	4e2e      	ldr	r6, [pc, #184]	; (80016d0 <_malloc_r+0xe4>)
 8001616:	f000 fca3 	bl	8001f60 <__malloc_lock>
 800161a:	6833      	ldr	r3, [r6, #0]
 800161c:	461c      	mov	r4, r3
 800161e:	bb34      	cbnz	r4, 800166e <_malloc_r+0x82>
 8001620:	4629      	mov	r1, r5
 8001622:	4638      	mov	r0, r7
 8001624:	f7ff ffc2 	bl	80015ac <sbrk_aligned>
 8001628:	1c43      	adds	r3, r0, #1
 800162a:	4604      	mov	r4, r0
 800162c:	d14d      	bne.n	80016ca <_malloc_r+0xde>
 800162e:	6834      	ldr	r4, [r6, #0]
 8001630:	4626      	mov	r6, r4
 8001632:	2e00      	cmp	r6, #0
 8001634:	d140      	bne.n	80016b8 <_malloc_r+0xcc>
 8001636:	6823      	ldr	r3, [r4, #0]
 8001638:	4631      	mov	r1, r6
 800163a:	4638      	mov	r0, r7
 800163c:	eb04 0803 	add.w	r8, r4, r3
 8001640:	f000 fb36 	bl	8001cb0 <_sbrk_r>
 8001644:	4580      	cmp	r8, r0
 8001646:	d13a      	bne.n	80016be <_malloc_r+0xd2>
 8001648:	6821      	ldr	r1, [r4, #0]
 800164a:	3503      	adds	r5, #3
 800164c:	1a6d      	subs	r5, r5, r1
 800164e:	f025 0503 	bic.w	r5, r5, #3
 8001652:	3508      	adds	r5, #8
 8001654:	2d0c      	cmp	r5, #12
 8001656:	bf38      	it	cc
 8001658:	250c      	movcc	r5, #12
 800165a:	4629      	mov	r1, r5
 800165c:	4638      	mov	r0, r7
 800165e:	f7ff ffa5 	bl	80015ac <sbrk_aligned>
 8001662:	3001      	adds	r0, #1
 8001664:	d02b      	beq.n	80016be <_malloc_r+0xd2>
 8001666:	6823      	ldr	r3, [r4, #0]
 8001668:	442b      	add	r3, r5
 800166a:	6023      	str	r3, [r4, #0]
 800166c:	e00e      	b.n	800168c <_malloc_r+0xa0>
 800166e:	6822      	ldr	r2, [r4, #0]
 8001670:	1b52      	subs	r2, r2, r5
 8001672:	d41e      	bmi.n	80016b2 <_malloc_r+0xc6>
 8001674:	2a0b      	cmp	r2, #11
 8001676:	d916      	bls.n	80016a6 <_malloc_r+0xba>
 8001678:	1961      	adds	r1, r4, r5
 800167a:	42a3      	cmp	r3, r4
 800167c:	6025      	str	r5, [r4, #0]
 800167e:	bf18      	it	ne
 8001680:	6059      	strne	r1, [r3, #4]
 8001682:	6863      	ldr	r3, [r4, #4]
 8001684:	bf08      	it	eq
 8001686:	6031      	streq	r1, [r6, #0]
 8001688:	5162      	str	r2, [r4, r5]
 800168a:	604b      	str	r3, [r1, #4]
 800168c:	4638      	mov	r0, r7
 800168e:	f104 060b 	add.w	r6, r4, #11
 8001692:	f000 fc6b 	bl	8001f6c <__malloc_unlock>
 8001696:	f026 0607 	bic.w	r6, r6, #7
 800169a:	1d23      	adds	r3, r4, #4
 800169c:	1af2      	subs	r2, r6, r3
 800169e:	d0b6      	beq.n	800160e <_malloc_r+0x22>
 80016a0:	1b9b      	subs	r3, r3, r6
 80016a2:	50a3      	str	r3, [r4, r2]
 80016a4:	e7b3      	b.n	800160e <_malloc_r+0x22>
 80016a6:	6862      	ldr	r2, [r4, #4]
 80016a8:	42a3      	cmp	r3, r4
 80016aa:	bf0c      	ite	eq
 80016ac:	6032      	streq	r2, [r6, #0]
 80016ae:	605a      	strne	r2, [r3, #4]
 80016b0:	e7ec      	b.n	800168c <_malloc_r+0xa0>
 80016b2:	4623      	mov	r3, r4
 80016b4:	6864      	ldr	r4, [r4, #4]
 80016b6:	e7b2      	b.n	800161e <_malloc_r+0x32>
 80016b8:	4634      	mov	r4, r6
 80016ba:	6876      	ldr	r6, [r6, #4]
 80016bc:	e7b9      	b.n	8001632 <_malloc_r+0x46>
 80016be:	230c      	movs	r3, #12
 80016c0:	603b      	str	r3, [r7, #0]
 80016c2:	4638      	mov	r0, r7
 80016c4:	f000 fc52 	bl	8001f6c <__malloc_unlock>
 80016c8:	e7a1      	b.n	800160e <_malloc_r+0x22>
 80016ca:	6025      	str	r5, [r4, #0]
 80016cc:	e7de      	b.n	800168c <_malloc_r+0xa0>
 80016ce:	bf00      	nop
 80016d0:	200000b4 	.word	0x200000b4

080016d4 <__sfputc_r>:
 80016d4:	6893      	ldr	r3, [r2, #8]
 80016d6:	3b01      	subs	r3, #1
 80016d8:	2b00      	cmp	r3, #0
 80016da:	b410      	push	{r4}
 80016dc:	6093      	str	r3, [r2, #8]
 80016de:	da08      	bge.n	80016f2 <__sfputc_r+0x1e>
 80016e0:	6994      	ldr	r4, [r2, #24]
 80016e2:	42a3      	cmp	r3, r4
 80016e4:	db01      	blt.n	80016ea <__sfputc_r+0x16>
 80016e6:	290a      	cmp	r1, #10
 80016e8:	d103      	bne.n	80016f2 <__sfputc_r+0x1e>
 80016ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80016ee:	f000 bb33 	b.w	8001d58 <__swbuf_r>
 80016f2:	6813      	ldr	r3, [r2, #0]
 80016f4:	1c58      	adds	r0, r3, #1
 80016f6:	6010      	str	r0, [r2, #0]
 80016f8:	7019      	strb	r1, [r3, #0]
 80016fa:	4608      	mov	r0, r1
 80016fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001700:	4770      	bx	lr

08001702 <__sfputs_r>:
 8001702:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001704:	4606      	mov	r6, r0
 8001706:	460f      	mov	r7, r1
 8001708:	4614      	mov	r4, r2
 800170a:	18d5      	adds	r5, r2, r3
 800170c:	42ac      	cmp	r4, r5
 800170e:	d101      	bne.n	8001714 <__sfputs_r+0x12>
 8001710:	2000      	movs	r0, #0
 8001712:	e007      	b.n	8001724 <__sfputs_r+0x22>
 8001714:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001718:	463a      	mov	r2, r7
 800171a:	4630      	mov	r0, r6
 800171c:	f7ff ffda 	bl	80016d4 <__sfputc_r>
 8001720:	1c43      	adds	r3, r0, #1
 8001722:	d1f3      	bne.n	800170c <__sfputs_r+0xa>
 8001724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001728 <_vfiprintf_r>:
 8001728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800172c:	460d      	mov	r5, r1
 800172e:	b09d      	sub	sp, #116	; 0x74
 8001730:	4614      	mov	r4, r2
 8001732:	4698      	mov	r8, r3
 8001734:	4606      	mov	r6, r0
 8001736:	b118      	cbz	r0, 8001740 <_vfiprintf_r+0x18>
 8001738:	6983      	ldr	r3, [r0, #24]
 800173a:	b90b      	cbnz	r3, 8001740 <_vfiprintf_r+0x18>
 800173c:	f7ff fddc 	bl	80012f8 <__sinit>
 8001740:	4b89      	ldr	r3, [pc, #548]	; (8001968 <_vfiprintf_r+0x240>)
 8001742:	429d      	cmp	r5, r3
 8001744:	d11b      	bne.n	800177e <_vfiprintf_r+0x56>
 8001746:	6875      	ldr	r5, [r6, #4]
 8001748:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800174a:	07d9      	lsls	r1, r3, #31
 800174c:	d405      	bmi.n	800175a <_vfiprintf_r+0x32>
 800174e:	89ab      	ldrh	r3, [r5, #12]
 8001750:	059a      	lsls	r2, r3, #22
 8001752:	d402      	bmi.n	800175a <_vfiprintf_r+0x32>
 8001754:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001756:	f7ff fe6d 	bl	8001434 <__retarget_lock_acquire_recursive>
 800175a:	89ab      	ldrh	r3, [r5, #12]
 800175c:	071b      	lsls	r3, r3, #28
 800175e:	d501      	bpl.n	8001764 <_vfiprintf_r+0x3c>
 8001760:	692b      	ldr	r3, [r5, #16]
 8001762:	b9eb      	cbnz	r3, 80017a0 <_vfiprintf_r+0x78>
 8001764:	4629      	mov	r1, r5
 8001766:	4630      	mov	r0, r6
 8001768:	f000 fb48 	bl	8001dfc <__swsetup_r>
 800176c:	b1c0      	cbz	r0, 80017a0 <_vfiprintf_r+0x78>
 800176e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001770:	07dc      	lsls	r4, r3, #31
 8001772:	d50e      	bpl.n	8001792 <_vfiprintf_r+0x6a>
 8001774:	f04f 30ff 	mov.w	r0, #4294967295
 8001778:	b01d      	add	sp, #116	; 0x74
 800177a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800177e:	4b7b      	ldr	r3, [pc, #492]	; (800196c <_vfiprintf_r+0x244>)
 8001780:	429d      	cmp	r5, r3
 8001782:	d101      	bne.n	8001788 <_vfiprintf_r+0x60>
 8001784:	68b5      	ldr	r5, [r6, #8]
 8001786:	e7df      	b.n	8001748 <_vfiprintf_r+0x20>
 8001788:	4b79      	ldr	r3, [pc, #484]	; (8001970 <_vfiprintf_r+0x248>)
 800178a:	429d      	cmp	r5, r3
 800178c:	bf08      	it	eq
 800178e:	68f5      	ldreq	r5, [r6, #12]
 8001790:	e7da      	b.n	8001748 <_vfiprintf_r+0x20>
 8001792:	89ab      	ldrh	r3, [r5, #12]
 8001794:	0598      	lsls	r0, r3, #22
 8001796:	d4ed      	bmi.n	8001774 <_vfiprintf_r+0x4c>
 8001798:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800179a:	f7ff fe4c 	bl	8001436 <__retarget_lock_release_recursive>
 800179e:	e7e9      	b.n	8001774 <_vfiprintf_r+0x4c>
 80017a0:	2300      	movs	r3, #0
 80017a2:	9309      	str	r3, [sp, #36]	; 0x24
 80017a4:	2320      	movs	r3, #32
 80017a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80017aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80017ae:	2330      	movs	r3, #48	; 0x30
 80017b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001974 <_vfiprintf_r+0x24c>
 80017b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80017b8:	f04f 0901 	mov.w	r9, #1
 80017bc:	4623      	mov	r3, r4
 80017be:	469a      	mov	sl, r3
 80017c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80017c4:	b10a      	cbz	r2, 80017ca <_vfiprintf_r+0xa2>
 80017c6:	2a25      	cmp	r2, #37	; 0x25
 80017c8:	d1f9      	bne.n	80017be <_vfiprintf_r+0x96>
 80017ca:	ebba 0b04 	subs.w	fp, sl, r4
 80017ce:	d00b      	beq.n	80017e8 <_vfiprintf_r+0xc0>
 80017d0:	465b      	mov	r3, fp
 80017d2:	4622      	mov	r2, r4
 80017d4:	4629      	mov	r1, r5
 80017d6:	4630      	mov	r0, r6
 80017d8:	f7ff ff93 	bl	8001702 <__sfputs_r>
 80017dc:	3001      	adds	r0, #1
 80017de:	f000 80aa 	beq.w	8001936 <_vfiprintf_r+0x20e>
 80017e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80017e4:	445a      	add	r2, fp
 80017e6:	9209      	str	r2, [sp, #36]	; 0x24
 80017e8:	f89a 3000 	ldrb.w	r3, [sl]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	f000 80a2 	beq.w	8001936 <_vfiprintf_r+0x20e>
 80017f2:	2300      	movs	r3, #0
 80017f4:	f04f 32ff 	mov.w	r2, #4294967295
 80017f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80017fc:	f10a 0a01 	add.w	sl, sl, #1
 8001800:	9304      	str	r3, [sp, #16]
 8001802:	9307      	str	r3, [sp, #28]
 8001804:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001808:	931a      	str	r3, [sp, #104]	; 0x68
 800180a:	4654      	mov	r4, sl
 800180c:	2205      	movs	r2, #5
 800180e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001812:	4858      	ldr	r0, [pc, #352]	; (8001974 <_vfiprintf_r+0x24c>)
 8001814:	f7fe fcdc 	bl	80001d0 <memchr>
 8001818:	9a04      	ldr	r2, [sp, #16]
 800181a:	b9d8      	cbnz	r0, 8001854 <_vfiprintf_r+0x12c>
 800181c:	06d1      	lsls	r1, r2, #27
 800181e:	bf44      	itt	mi
 8001820:	2320      	movmi	r3, #32
 8001822:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001826:	0713      	lsls	r3, r2, #28
 8001828:	bf44      	itt	mi
 800182a:	232b      	movmi	r3, #43	; 0x2b
 800182c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001830:	f89a 3000 	ldrb.w	r3, [sl]
 8001834:	2b2a      	cmp	r3, #42	; 0x2a
 8001836:	d015      	beq.n	8001864 <_vfiprintf_r+0x13c>
 8001838:	9a07      	ldr	r2, [sp, #28]
 800183a:	4654      	mov	r4, sl
 800183c:	2000      	movs	r0, #0
 800183e:	f04f 0c0a 	mov.w	ip, #10
 8001842:	4621      	mov	r1, r4
 8001844:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001848:	3b30      	subs	r3, #48	; 0x30
 800184a:	2b09      	cmp	r3, #9
 800184c:	d94e      	bls.n	80018ec <_vfiprintf_r+0x1c4>
 800184e:	b1b0      	cbz	r0, 800187e <_vfiprintf_r+0x156>
 8001850:	9207      	str	r2, [sp, #28]
 8001852:	e014      	b.n	800187e <_vfiprintf_r+0x156>
 8001854:	eba0 0308 	sub.w	r3, r0, r8
 8001858:	fa09 f303 	lsl.w	r3, r9, r3
 800185c:	4313      	orrs	r3, r2
 800185e:	9304      	str	r3, [sp, #16]
 8001860:	46a2      	mov	sl, r4
 8001862:	e7d2      	b.n	800180a <_vfiprintf_r+0xe2>
 8001864:	9b03      	ldr	r3, [sp, #12]
 8001866:	1d19      	adds	r1, r3, #4
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	9103      	str	r1, [sp, #12]
 800186c:	2b00      	cmp	r3, #0
 800186e:	bfbb      	ittet	lt
 8001870:	425b      	neglt	r3, r3
 8001872:	f042 0202 	orrlt.w	r2, r2, #2
 8001876:	9307      	strge	r3, [sp, #28]
 8001878:	9307      	strlt	r3, [sp, #28]
 800187a:	bfb8      	it	lt
 800187c:	9204      	strlt	r2, [sp, #16]
 800187e:	7823      	ldrb	r3, [r4, #0]
 8001880:	2b2e      	cmp	r3, #46	; 0x2e
 8001882:	d10c      	bne.n	800189e <_vfiprintf_r+0x176>
 8001884:	7863      	ldrb	r3, [r4, #1]
 8001886:	2b2a      	cmp	r3, #42	; 0x2a
 8001888:	d135      	bne.n	80018f6 <_vfiprintf_r+0x1ce>
 800188a:	9b03      	ldr	r3, [sp, #12]
 800188c:	1d1a      	adds	r2, r3, #4
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	9203      	str	r2, [sp, #12]
 8001892:	2b00      	cmp	r3, #0
 8001894:	bfb8      	it	lt
 8001896:	f04f 33ff 	movlt.w	r3, #4294967295
 800189a:	3402      	adds	r4, #2
 800189c:	9305      	str	r3, [sp, #20]
 800189e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8001984 <_vfiprintf_r+0x25c>
 80018a2:	7821      	ldrb	r1, [r4, #0]
 80018a4:	2203      	movs	r2, #3
 80018a6:	4650      	mov	r0, sl
 80018a8:	f7fe fc92 	bl	80001d0 <memchr>
 80018ac:	b140      	cbz	r0, 80018c0 <_vfiprintf_r+0x198>
 80018ae:	2340      	movs	r3, #64	; 0x40
 80018b0:	eba0 000a 	sub.w	r0, r0, sl
 80018b4:	fa03 f000 	lsl.w	r0, r3, r0
 80018b8:	9b04      	ldr	r3, [sp, #16]
 80018ba:	4303      	orrs	r3, r0
 80018bc:	3401      	adds	r4, #1
 80018be:	9304      	str	r3, [sp, #16]
 80018c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018c4:	482c      	ldr	r0, [pc, #176]	; (8001978 <_vfiprintf_r+0x250>)
 80018c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80018ca:	2206      	movs	r2, #6
 80018cc:	f7fe fc80 	bl	80001d0 <memchr>
 80018d0:	2800      	cmp	r0, #0
 80018d2:	d03f      	beq.n	8001954 <_vfiprintf_r+0x22c>
 80018d4:	4b29      	ldr	r3, [pc, #164]	; (800197c <_vfiprintf_r+0x254>)
 80018d6:	bb1b      	cbnz	r3, 8001920 <_vfiprintf_r+0x1f8>
 80018d8:	9b03      	ldr	r3, [sp, #12]
 80018da:	3307      	adds	r3, #7
 80018dc:	f023 0307 	bic.w	r3, r3, #7
 80018e0:	3308      	adds	r3, #8
 80018e2:	9303      	str	r3, [sp, #12]
 80018e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80018e6:	443b      	add	r3, r7
 80018e8:	9309      	str	r3, [sp, #36]	; 0x24
 80018ea:	e767      	b.n	80017bc <_vfiprintf_r+0x94>
 80018ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80018f0:	460c      	mov	r4, r1
 80018f2:	2001      	movs	r0, #1
 80018f4:	e7a5      	b.n	8001842 <_vfiprintf_r+0x11a>
 80018f6:	2300      	movs	r3, #0
 80018f8:	3401      	adds	r4, #1
 80018fa:	9305      	str	r3, [sp, #20]
 80018fc:	4619      	mov	r1, r3
 80018fe:	f04f 0c0a 	mov.w	ip, #10
 8001902:	4620      	mov	r0, r4
 8001904:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001908:	3a30      	subs	r2, #48	; 0x30
 800190a:	2a09      	cmp	r2, #9
 800190c:	d903      	bls.n	8001916 <_vfiprintf_r+0x1ee>
 800190e:	2b00      	cmp	r3, #0
 8001910:	d0c5      	beq.n	800189e <_vfiprintf_r+0x176>
 8001912:	9105      	str	r1, [sp, #20]
 8001914:	e7c3      	b.n	800189e <_vfiprintf_r+0x176>
 8001916:	fb0c 2101 	mla	r1, ip, r1, r2
 800191a:	4604      	mov	r4, r0
 800191c:	2301      	movs	r3, #1
 800191e:	e7f0      	b.n	8001902 <_vfiprintf_r+0x1da>
 8001920:	ab03      	add	r3, sp, #12
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	462a      	mov	r2, r5
 8001926:	4b16      	ldr	r3, [pc, #88]	; (8001980 <_vfiprintf_r+0x258>)
 8001928:	a904      	add	r1, sp, #16
 800192a:	4630      	mov	r0, r6
 800192c:	f3af 8000 	nop.w
 8001930:	4607      	mov	r7, r0
 8001932:	1c78      	adds	r0, r7, #1
 8001934:	d1d6      	bne.n	80018e4 <_vfiprintf_r+0x1bc>
 8001936:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001938:	07d9      	lsls	r1, r3, #31
 800193a:	d405      	bmi.n	8001948 <_vfiprintf_r+0x220>
 800193c:	89ab      	ldrh	r3, [r5, #12]
 800193e:	059a      	lsls	r2, r3, #22
 8001940:	d402      	bmi.n	8001948 <_vfiprintf_r+0x220>
 8001942:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001944:	f7ff fd77 	bl	8001436 <__retarget_lock_release_recursive>
 8001948:	89ab      	ldrh	r3, [r5, #12]
 800194a:	065b      	lsls	r3, r3, #25
 800194c:	f53f af12 	bmi.w	8001774 <_vfiprintf_r+0x4c>
 8001950:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001952:	e711      	b.n	8001778 <_vfiprintf_r+0x50>
 8001954:	ab03      	add	r3, sp, #12
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	462a      	mov	r2, r5
 800195a:	4b09      	ldr	r3, [pc, #36]	; (8001980 <_vfiprintf_r+0x258>)
 800195c:	a904      	add	r1, sp, #16
 800195e:	4630      	mov	r0, r6
 8001960:	f000 f880 	bl	8001a64 <_printf_i>
 8001964:	e7e4      	b.n	8001930 <_vfiprintf_r+0x208>
 8001966:	bf00      	nop
 8001968:	08002044 	.word	0x08002044
 800196c:	08002064 	.word	0x08002064
 8001970:	08002024 	.word	0x08002024
 8001974:	08002084 	.word	0x08002084
 8001978:	0800208e 	.word	0x0800208e
 800197c:	00000000 	.word	0x00000000
 8001980:	08001703 	.word	0x08001703
 8001984:	0800208a 	.word	0x0800208a

08001988 <_printf_common>:
 8001988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800198c:	4616      	mov	r6, r2
 800198e:	4699      	mov	r9, r3
 8001990:	688a      	ldr	r2, [r1, #8]
 8001992:	690b      	ldr	r3, [r1, #16]
 8001994:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001998:	4293      	cmp	r3, r2
 800199a:	bfb8      	it	lt
 800199c:	4613      	movlt	r3, r2
 800199e:	6033      	str	r3, [r6, #0]
 80019a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80019a4:	4607      	mov	r7, r0
 80019a6:	460c      	mov	r4, r1
 80019a8:	b10a      	cbz	r2, 80019ae <_printf_common+0x26>
 80019aa:	3301      	adds	r3, #1
 80019ac:	6033      	str	r3, [r6, #0]
 80019ae:	6823      	ldr	r3, [r4, #0]
 80019b0:	0699      	lsls	r1, r3, #26
 80019b2:	bf42      	ittt	mi
 80019b4:	6833      	ldrmi	r3, [r6, #0]
 80019b6:	3302      	addmi	r3, #2
 80019b8:	6033      	strmi	r3, [r6, #0]
 80019ba:	6825      	ldr	r5, [r4, #0]
 80019bc:	f015 0506 	ands.w	r5, r5, #6
 80019c0:	d106      	bne.n	80019d0 <_printf_common+0x48>
 80019c2:	f104 0a19 	add.w	sl, r4, #25
 80019c6:	68e3      	ldr	r3, [r4, #12]
 80019c8:	6832      	ldr	r2, [r6, #0]
 80019ca:	1a9b      	subs	r3, r3, r2
 80019cc:	42ab      	cmp	r3, r5
 80019ce:	dc26      	bgt.n	8001a1e <_printf_common+0x96>
 80019d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80019d4:	1e13      	subs	r3, r2, #0
 80019d6:	6822      	ldr	r2, [r4, #0]
 80019d8:	bf18      	it	ne
 80019da:	2301      	movne	r3, #1
 80019dc:	0692      	lsls	r2, r2, #26
 80019de:	d42b      	bmi.n	8001a38 <_printf_common+0xb0>
 80019e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80019e4:	4649      	mov	r1, r9
 80019e6:	4638      	mov	r0, r7
 80019e8:	47c0      	blx	r8
 80019ea:	3001      	adds	r0, #1
 80019ec:	d01e      	beq.n	8001a2c <_printf_common+0xa4>
 80019ee:	6823      	ldr	r3, [r4, #0]
 80019f0:	68e5      	ldr	r5, [r4, #12]
 80019f2:	6832      	ldr	r2, [r6, #0]
 80019f4:	f003 0306 	and.w	r3, r3, #6
 80019f8:	2b04      	cmp	r3, #4
 80019fa:	bf08      	it	eq
 80019fc:	1aad      	subeq	r5, r5, r2
 80019fe:	68a3      	ldr	r3, [r4, #8]
 8001a00:	6922      	ldr	r2, [r4, #16]
 8001a02:	bf0c      	ite	eq
 8001a04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001a08:	2500      	movne	r5, #0
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	bfc4      	itt	gt
 8001a0e:	1a9b      	subgt	r3, r3, r2
 8001a10:	18ed      	addgt	r5, r5, r3
 8001a12:	2600      	movs	r6, #0
 8001a14:	341a      	adds	r4, #26
 8001a16:	42b5      	cmp	r5, r6
 8001a18:	d11a      	bne.n	8001a50 <_printf_common+0xc8>
 8001a1a:	2000      	movs	r0, #0
 8001a1c:	e008      	b.n	8001a30 <_printf_common+0xa8>
 8001a1e:	2301      	movs	r3, #1
 8001a20:	4652      	mov	r2, sl
 8001a22:	4649      	mov	r1, r9
 8001a24:	4638      	mov	r0, r7
 8001a26:	47c0      	blx	r8
 8001a28:	3001      	adds	r0, #1
 8001a2a:	d103      	bne.n	8001a34 <_printf_common+0xac>
 8001a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a34:	3501      	adds	r5, #1
 8001a36:	e7c6      	b.n	80019c6 <_printf_common+0x3e>
 8001a38:	18e1      	adds	r1, r4, r3
 8001a3a:	1c5a      	adds	r2, r3, #1
 8001a3c:	2030      	movs	r0, #48	; 0x30
 8001a3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001a42:	4422      	add	r2, r4
 8001a44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001a48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001a4c:	3302      	adds	r3, #2
 8001a4e:	e7c7      	b.n	80019e0 <_printf_common+0x58>
 8001a50:	2301      	movs	r3, #1
 8001a52:	4622      	mov	r2, r4
 8001a54:	4649      	mov	r1, r9
 8001a56:	4638      	mov	r0, r7
 8001a58:	47c0      	blx	r8
 8001a5a:	3001      	adds	r0, #1
 8001a5c:	d0e6      	beq.n	8001a2c <_printf_common+0xa4>
 8001a5e:	3601      	adds	r6, #1
 8001a60:	e7d9      	b.n	8001a16 <_printf_common+0x8e>
	...

08001a64 <_printf_i>:
 8001a64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001a68:	7e0f      	ldrb	r7, [r1, #24]
 8001a6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001a6c:	2f78      	cmp	r7, #120	; 0x78
 8001a6e:	4691      	mov	r9, r2
 8001a70:	4680      	mov	r8, r0
 8001a72:	460c      	mov	r4, r1
 8001a74:	469a      	mov	sl, r3
 8001a76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001a7a:	d807      	bhi.n	8001a8c <_printf_i+0x28>
 8001a7c:	2f62      	cmp	r7, #98	; 0x62
 8001a7e:	d80a      	bhi.n	8001a96 <_printf_i+0x32>
 8001a80:	2f00      	cmp	r7, #0
 8001a82:	f000 80d8 	beq.w	8001c36 <_printf_i+0x1d2>
 8001a86:	2f58      	cmp	r7, #88	; 0x58
 8001a88:	f000 80a3 	beq.w	8001bd2 <_printf_i+0x16e>
 8001a8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001a90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001a94:	e03a      	b.n	8001b0c <_printf_i+0xa8>
 8001a96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001a9a:	2b15      	cmp	r3, #21
 8001a9c:	d8f6      	bhi.n	8001a8c <_printf_i+0x28>
 8001a9e:	a101      	add	r1, pc, #4	; (adr r1, 8001aa4 <_printf_i+0x40>)
 8001aa0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001aa4:	08001afd 	.word	0x08001afd
 8001aa8:	08001b11 	.word	0x08001b11
 8001aac:	08001a8d 	.word	0x08001a8d
 8001ab0:	08001a8d 	.word	0x08001a8d
 8001ab4:	08001a8d 	.word	0x08001a8d
 8001ab8:	08001a8d 	.word	0x08001a8d
 8001abc:	08001b11 	.word	0x08001b11
 8001ac0:	08001a8d 	.word	0x08001a8d
 8001ac4:	08001a8d 	.word	0x08001a8d
 8001ac8:	08001a8d 	.word	0x08001a8d
 8001acc:	08001a8d 	.word	0x08001a8d
 8001ad0:	08001c1d 	.word	0x08001c1d
 8001ad4:	08001b41 	.word	0x08001b41
 8001ad8:	08001bff 	.word	0x08001bff
 8001adc:	08001a8d 	.word	0x08001a8d
 8001ae0:	08001a8d 	.word	0x08001a8d
 8001ae4:	08001c3f 	.word	0x08001c3f
 8001ae8:	08001a8d 	.word	0x08001a8d
 8001aec:	08001b41 	.word	0x08001b41
 8001af0:	08001a8d 	.word	0x08001a8d
 8001af4:	08001a8d 	.word	0x08001a8d
 8001af8:	08001c07 	.word	0x08001c07
 8001afc:	682b      	ldr	r3, [r5, #0]
 8001afe:	1d1a      	adds	r2, r3, #4
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	602a      	str	r2, [r5, #0]
 8001b04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001b08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e0a3      	b.n	8001c58 <_printf_i+0x1f4>
 8001b10:	6820      	ldr	r0, [r4, #0]
 8001b12:	6829      	ldr	r1, [r5, #0]
 8001b14:	0606      	lsls	r6, r0, #24
 8001b16:	f101 0304 	add.w	r3, r1, #4
 8001b1a:	d50a      	bpl.n	8001b32 <_printf_i+0xce>
 8001b1c:	680e      	ldr	r6, [r1, #0]
 8001b1e:	602b      	str	r3, [r5, #0]
 8001b20:	2e00      	cmp	r6, #0
 8001b22:	da03      	bge.n	8001b2c <_printf_i+0xc8>
 8001b24:	232d      	movs	r3, #45	; 0x2d
 8001b26:	4276      	negs	r6, r6
 8001b28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001b2c:	485e      	ldr	r0, [pc, #376]	; (8001ca8 <_printf_i+0x244>)
 8001b2e:	230a      	movs	r3, #10
 8001b30:	e019      	b.n	8001b66 <_printf_i+0x102>
 8001b32:	680e      	ldr	r6, [r1, #0]
 8001b34:	602b      	str	r3, [r5, #0]
 8001b36:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001b3a:	bf18      	it	ne
 8001b3c:	b236      	sxthne	r6, r6
 8001b3e:	e7ef      	b.n	8001b20 <_printf_i+0xbc>
 8001b40:	682b      	ldr	r3, [r5, #0]
 8001b42:	6820      	ldr	r0, [r4, #0]
 8001b44:	1d19      	adds	r1, r3, #4
 8001b46:	6029      	str	r1, [r5, #0]
 8001b48:	0601      	lsls	r1, r0, #24
 8001b4a:	d501      	bpl.n	8001b50 <_printf_i+0xec>
 8001b4c:	681e      	ldr	r6, [r3, #0]
 8001b4e:	e002      	b.n	8001b56 <_printf_i+0xf2>
 8001b50:	0646      	lsls	r6, r0, #25
 8001b52:	d5fb      	bpl.n	8001b4c <_printf_i+0xe8>
 8001b54:	881e      	ldrh	r6, [r3, #0]
 8001b56:	4854      	ldr	r0, [pc, #336]	; (8001ca8 <_printf_i+0x244>)
 8001b58:	2f6f      	cmp	r7, #111	; 0x6f
 8001b5a:	bf0c      	ite	eq
 8001b5c:	2308      	moveq	r3, #8
 8001b5e:	230a      	movne	r3, #10
 8001b60:	2100      	movs	r1, #0
 8001b62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001b66:	6865      	ldr	r5, [r4, #4]
 8001b68:	60a5      	str	r5, [r4, #8]
 8001b6a:	2d00      	cmp	r5, #0
 8001b6c:	bfa2      	ittt	ge
 8001b6e:	6821      	ldrge	r1, [r4, #0]
 8001b70:	f021 0104 	bicge.w	r1, r1, #4
 8001b74:	6021      	strge	r1, [r4, #0]
 8001b76:	b90e      	cbnz	r6, 8001b7c <_printf_i+0x118>
 8001b78:	2d00      	cmp	r5, #0
 8001b7a:	d04d      	beq.n	8001c18 <_printf_i+0x1b4>
 8001b7c:	4615      	mov	r5, r2
 8001b7e:	fbb6 f1f3 	udiv	r1, r6, r3
 8001b82:	fb03 6711 	mls	r7, r3, r1, r6
 8001b86:	5dc7      	ldrb	r7, [r0, r7]
 8001b88:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001b8c:	4637      	mov	r7, r6
 8001b8e:	42bb      	cmp	r3, r7
 8001b90:	460e      	mov	r6, r1
 8001b92:	d9f4      	bls.n	8001b7e <_printf_i+0x11a>
 8001b94:	2b08      	cmp	r3, #8
 8001b96:	d10b      	bne.n	8001bb0 <_printf_i+0x14c>
 8001b98:	6823      	ldr	r3, [r4, #0]
 8001b9a:	07de      	lsls	r6, r3, #31
 8001b9c:	d508      	bpl.n	8001bb0 <_printf_i+0x14c>
 8001b9e:	6923      	ldr	r3, [r4, #16]
 8001ba0:	6861      	ldr	r1, [r4, #4]
 8001ba2:	4299      	cmp	r1, r3
 8001ba4:	bfde      	ittt	le
 8001ba6:	2330      	movle	r3, #48	; 0x30
 8001ba8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001bac:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001bb0:	1b52      	subs	r2, r2, r5
 8001bb2:	6122      	str	r2, [r4, #16]
 8001bb4:	f8cd a000 	str.w	sl, [sp]
 8001bb8:	464b      	mov	r3, r9
 8001bba:	aa03      	add	r2, sp, #12
 8001bbc:	4621      	mov	r1, r4
 8001bbe:	4640      	mov	r0, r8
 8001bc0:	f7ff fee2 	bl	8001988 <_printf_common>
 8001bc4:	3001      	adds	r0, #1
 8001bc6:	d14c      	bne.n	8001c62 <_printf_i+0x1fe>
 8001bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bcc:	b004      	add	sp, #16
 8001bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bd2:	4835      	ldr	r0, [pc, #212]	; (8001ca8 <_printf_i+0x244>)
 8001bd4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8001bd8:	6829      	ldr	r1, [r5, #0]
 8001bda:	6823      	ldr	r3, [r4, #0]
 8001bdc:	f851 6b04 	ldr.w	r6, [r1], #4
 8001be0:	6029      	str	r1, [r5, #0]
 8001be2:	061d      	lsls	r5, r3, #24
 8001be4:	d514      	bpl.n	8001c10 <_printf_i+0x1ac>
 8001be6:	07df      	lsls	r7, r3, #31
 8001be8:	bf44      	itt	mi
 8001bea:	f043 0320 	orrmi.w	r3, r3, #32
 8001bee:	6023      	strmi	r3, [r4, #0]
 8001bf0:	b91e      	cbnz	r6, 8001bfa <_printf_i+0x196>
 8001bf2:	6823      	ldr	r3, [r4, #0]
 8001bf4:	f023 0320 	bic.w	r3, r3, #32
 8001bf8:	6023      	str	r3, [r4, #0]
 8001bfa:	2310      	movs	r3, #16
 8001bfc:	e7b0      	b.n	8001b60 <_printf_i+0xfc>
 8001bfe:	6823      	ldr	r3, [r4, #0]
 8001c00:	f043 0320 	orr.w	r3, r3, #32
 8001c04:	6023      	str	r3, [r4, #0]
 8001c06:	2378      	movs	r3, #120	; 0x78
 8001c08:	4828      	ldr	r0, [pc, #160]	; (8001cac <_printf_i+0x248>)
 8001c0a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001c0e:	e7e3      	b.n	8001bd8 <_printf_i+0x174>
 8001c10:	0659      	lsls	r1, r3, #25
 8001c12:	bf48      	it	mi
 8001c14:	b2b6      	uxthmi	r6, r6
 8001c16:	e7e6      	b.n	8001be6 <_printf_i+0x182>
 8001c18:	4615      	mov	r5, r2
 8001c1a:	e7bb      	b.n	8001b94 <_printf_i+0x130>
 8001c1c:	682b      	ldr	r3, [r5, #0]
 8001c1e:	6826      	ldr	r6, [r4, #0]
 8001c20:	6961      	ldr	r1, [r4, #20]
 8001c22:	1d18      	adds	r0, r3, #4
 8001c24:	6028      	str	r0, [r5, #0]
 8001c26:	0635      	lsls	r5, r6, #24
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	d501      	bpl.n	8001c30 <_printf_i+0x1cc>
 8001c2c:	6019      	str	r1, [r3, #0]
 8001c2e:	e002      	b.n	8001c36 <_printf_i+0x1d2>
 8001c30:	0670      	lsls	r0, r6, #25
 8001c32:	d5fb      	bpl.n	8001c2c <_printf_i+0x1c8>
 8001c34:	8019      	strh	r1, [r3, #0]
 8001c36:	2300      	movs	r3, #0
 8001c38:	6123      	str	r3, [r4, #16]
 8001c3a:	4615      	mov	r5, r2
 8001c3c:	e7ba      	b.n	8001bb4 <_printf_i+0x150>
 8001c3e:	682b      	ldr	r3, [r5, #0]
 8001c40:	1d1a      	adds	r2, r3, #4
 8001c42:	602a      	str	r2, [r5, #0]
 8001c44:	681d      	ldr	r5, [r3, #0]
 8001c46:	6862      	ldr	r2, [r4, #4]
 8001c48:	2100      	movs	r1, #0
 8001c4a:	4628      	mov	r0, r5
 8001c4c:	f7fe fac0 	bl	80001d0 <memchr>
 8001c50:	b108      	cbz	r0, 8001c56 <_printf_i+0x1f2>
 8001c52:	1b40      	subs	r0, r0, r5
 8001c54:	6060      	str	r0, [r4, #4]
 8001c56:	6863      	ldr	r3, [r4, #4]
 8001c58:	6123      	str	r3, [r4, #16]
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001c60:	e7a8      	b.n	8001bb4 <_printf_i+0x150>
 8001c62:	6923      	ldr	r3, [r4, #16]
 8001c64:	462a      	mov	r2, r5
 8001c66:	4649      	mov	r1, r9
 8001c68:	4640      	mov	r0, r8
 8001c6a:	47d0      	blx	sl
 8001c6c:	3001      	adds	r0, #1
 8001c6e:	d0ab      	beq.n	8001bc8 <_printf_i+0x164>
 8001c70:	6823      	ldr	r3, [r4, #0]
 8001c72:	079b      	lsls	r3, r3, #30
 8001c74:	d413      	bmi.n	8001c9e <_printf_i+0x23a>
 8001c76:	68e0      	ldr	r0, [r4, #12]
 8001c78:	9b03      	ldr	r3, [sp, #12]
 8001c7a:	4298      	cmp	r0, r3
 8001c7c:	bfb8      	it	lt
 8001c7e:	4618      	movlt	r0, r3
 8001c80:	e7a4      	b.n	8001bcc <_printf_i+0x168>
 8001c82:	2301      	movs	r3, #1
 8001c84:	4632      	mov	r2, r6
 8001c86:	4649      	mov	r1, r9
 8001c88:	4640      	mov	r0, r8
 8001c8a:	47d0      	blx	sl
 8001c8c:	3001      	adds	r0, #1
 8001c8e:	d09b      	beq.n	8001bc8 <_printf_i+0x164>
 8001c90:	3501      	adds	r5, #1
 8001c92:	68e3      	ldr	r3, [r4, #12]
 8001c94:	9903      	ldr	r1, [sp, #12]
 8001c96:	1a5b      	subs	r3, r3, r1
 8001c98:	42ab      	cmp	r3, r5
 8001c9a:	dcf2      	bgt.n	8001c82 <_printf_i+0x21e>
 8001c9c:	e7eb      	b.n	8001c76 <_printf_i+0x212>
 8001c9e:	2500      	movs	r5, #0
 8001ca0:	f104 0619 	add.w	r6, r4, #25
 8001ca4:	e7f5      	b.n	8001c92 <_printf_i+0x22e>
 8001ca6:	bf00      	nop
 8001ca8:	08002095 	.word	0x08002095
 8001cac:	080020a6 	.word	0x080020a6

08001cb0 <_sbrk_r>:
 8001cb0:	b538      	push	{r3, r4, r5, lr}
 8001cb2:	4d06      	ldr	r5, [pc, #24]	; (8001ccc <_sbrk_r+0x1c>)
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	4604      	mov	r4, r0
 8001cb8:	4608      	mov	r0, r1
 8001cba:	602b      	str	r3, [r5, #0]
 8001cbc:	f7ff f800 	bl	8000cc0 <_sbrk>
 8001cc0:	1c43      	adds	r3, r0, #1
 8001cc2:	d102      	bne.n	8001cca <_sbrk_r+0x1a>
 8001cc4:	682b      	ldr	r3, [r5, #0]
 8001cc6:	b103      	cbz	r3, 8001cca <_sbrk_r+0x1a>
 8001cc8:	6023      	str	r3, [r4, #0]
 8001cca:	bd38      	pop	{r3, r4, r5, pc}
 8001ccc:	200000bc 	.word	0x200000bc

08001cd0 <__sread>:
 8001cd0:	b510      	push	{r4, lr}
 8001cd2:	460c      	mov	r4, r1
 8001cd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001cd8:	f000 f94e 	bl	8001f78 <_read_r>
 8001cdc:	2800      	cmp	r0, #0
 8001cde:	bfab      	itete	ge
 8001ce0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001ce2:	89a3      	ldrhlt	r3, [r4, #12]
 8001ce4:	181b      	addge	r3, r3, r0
 8001ce6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001cea:	bfac      	ite	ge
 8001cec:	6563      	strge	r3, [r4, #84]	; 0x54
 8001cee:	81a3      	strhlt	r3, [r4, #12]
 8001cf0:	bd10      	pop	{r4, pc}

08001cf2 <__swrite>:
 8001cf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001cf6:	461f      	mov	r7, r3
 8001cf8:	898b      	ldrh	r3, [r1, #12]
 8001cfa:	05db      	lsls	r3, r3, #23
 8001cfc:	4605      	mov	r5, r0
 8001cfe:	460c      	mov	r4, r1
 8001d00:	4616      	mov	r6, r2
 8001d02:	d505      	bpl.n	8001d10 <__swrite+0x1e>
 8001d04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d08:	2302      	movs	r3, #2
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f000 f916 	bl	8001f3c <_lseek_r>
 8001d10:	89a3      	ldrh	r3, [r4, #12]
 8001d12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001d16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001d1a:	81a3      	strh	r3, [r4, #12]
 8001d1c:	4632      	mov	r2, r6
 8001d1e:	463b      	mov	r3, r7
 8001d20:	4628      	mov	r0, r5
 8001d22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001d26:	f7fe bd59 	b.w	80007dc <_write_r>

08001d2a <__sseek>:
 8001d2a:	b510      	push	{r4, lr}
 8001d2c:	460c      	mov	r4, r1
 8001d2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d32:	f000 f903 	bl	8001f3c <_lseek_r>
 8001d36:	1c43      	adds	r3, r0, #1
 8001d38:	89a3      	ldrh	r3, [r4, #12]
 8001d3a:	bf15      	itete	ne
 8001d3c:	6560      	strne	r0, [r4, #84]	; 0x54
 8001d3e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001d42:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001d46:	81a3      	strheq	r3, [r4, #12]
 8001d48:	bf18      	it	ne
 8001d4a:	81a3      	strhne	r3, [r4, #12]
 8001d4c:	bd10      	pop	{r4, pc}

08001d4e <__sclose>:
 8001d4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d52:	f000 b8c1 	b.w	8001ed8 <_close_r>
	...

08001d58 <__swbuf_r>:
 8001d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d5a:	460e      	mov	r6, r1
 8001d5c:	4614      	mov	r4, r2
 8001d5e:	4605      	mov	r5, r0
 8001d60:	b118      	cbz	r0, 8001d6a <__swbuf_r+0x12>
 8001d62:	6983      	ldr	r3, [r0, #24]
 8001d64:	b90b      	cbnz	r3, 8001d6a <__swbuf_r+0x12>
 8001d66:	f7ff fac7 	bl	80012f8 <__sinit>
 8001d6a:	4b21      	ldr	r3, [pc, #132]	; (8001df0 <__swbuf_r+0x98>)
 8001d6c:	429c      	cmp	r4, r3
 8001d6e:	d12b      	bne.n	8001dc8 <__swbuf_r+0x70>
 8001d70:	686c      	ldr	r4, [r5, #4]
 8001d72:	69a3      	ldr	r3, [r4, #24]
 8001d74:	60a3      	str	r3, [r4, #8]
 8001d76:	89a3      	ldrh	r3, [r4, #12]
 8001d78:	071a      	lsls	r2, r3, #28
 8001d7a:	d52f      	bpl.n	8001ddc <__swbuf_r+0x84>
 8001d7c:	6923      	ldr	r3, [r4, #16]
 8001d7e:	b36b      	cbz	r3, 8001ddc <__swbuf_r+0x84>
 8001d80:	6923      	ldr	r3, [r4, #16]
 8001d82:	6820      	ldr	r0, [r4, #0]
 8001d84:	1ac0      	subs	r0, r0, r3
 8001d86:	6963      	ldr	r3, [r4, #20]
 8001d88:	b2f6      	uxtb	r6, r6
 8001d8a:	4283      	cmp	r3, r0
 8001d8c:	4637      	mov	r7, r6
 8001d8e:	dc04      	bgt.n	8001d9a <__swbuf_r+0x42>
 8001d90:	4621      	mov	r1, r4
 8001d92:	4628      	mov	r0, r5
 8001d94:	f7ff fa1c 	bl	80011d0 <_fflush_r>
 8001d98:	bb30      	cbnz	r0, 8001de8 <__swbuf_r+0x90>
 8001d9a:	68a3      	ldr	r3, [r4, #8]
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	60a3      	str	r3, [r4, #8]
 8001da0:	6823      	ldr	r3, [r4, #0]
 8001da2:	1c5a      	adds	r2, r3, #1
 8001da4:	6022      	str	r2, [r4, #0]
 8001da6:	701e      	strb	r6, [r3, #0]
 8001da8:	6963      	ldr	r3, [r4, #20]
 8001daa:	3001      	adds	r0, #1
 8001dac:	4283      	cmp	r3, r0
 8001dae:	d004      	beq.n	8001dba <__swbuf_r+0x62>
 8001db0:	89a3      	ldrh	r3, [r4, #12]
 8001db2:	07db      	lsls	r3, r3, #31
 8001db4:	d506      	bpl.n	8001dc4 <__swbuf_r+0x6c>
 8001db6:	2e0a      	cmp	r6, #10
 8001db8:	d104      	bne.n	8001dc4 <__swbuf_r+0x6c>
 8001dba:	4621      	mov	r1, r4
 8001dbc:	4628      	mov	r0, r5
 8001dbe:	f7ff fa07 	bl	80011d0 <_fflush_r>
 8001dc2:	b988      	cbnz	r0, 8001de8 <__swbuf_r+0x90>
 8001dc4:	4638      	mov	r0, r7
 8001dc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001dc8:	4b0a      	ldr	r3, [pc, #40]	; (8001df4 <__swbuf_r+0x9c>)
 8001dca:	429c      	cmp	r4, r3
 8001dcc:	d101      	bne.n	8001dd2 <__swbuf_r+0x7a>
 8001dce:	68ac      	ldr	r4, [r5, #8]
 8001dd0:	e7cf      	b.n	8001d72 <__swbuf_r+0x1a>
 8001dd2:	4b09      	ldr	r3, [pc, #36]	; (8001df8 <__swbuf_r+0xa0>)
 8001dd4:	429c      	cmp	r4, r3
 8001dd6:	bf08      	it	eq
 8001dd8:	68ec      	ldreq	r4, [r5, #12]
 8001dda:	e7ca      	b.n	8001d72 <__swbuf_r+0x1a>
 8001ddc:	4621      	mov	r1, r4
 8001dde:	4628      	mov	r0, r5
 8001de0:	f000 f80c 	bl	8001dfc <__swsetup_r>
 8001de4:	2800      	cmp	r0, #0
 8001de6:	d0cb      	beq.n	8001d80 <__swbuf_r+0x28>
 8001de8:	f04f 37ff 	mov.w	r7, #4294967295
 8001dec:	e7ea      	b.n	8001dc4 <__swbuf_r+0x6c>
 8001dee:	bf00      	nop
 8001df0:	08002044 	.word	0x08002044
 8001df4:	08002064 	.word	0x08002064
 8001df8:	08002024 	.word	0x08002024

08001dfc <__swsetup_r>:
 8001dfc:	4b32      	ldr	r3, [pc, #200]	; (8001ec8 <__swsetup_r+0xcc>)
 8001dfe:	b570      	push	{r4, r5, r6, lr}
 8001e00:	681d      	ldr	r5, [r3, #0]
 8001e02:	4606      	mov	r6, r0
 8001e04:	460c      	mov	r4, r1
 8001e06:	b125      	cbz	r5, 8001e12 <__swsetup_r+0x16>
 8001e08:	69ab      	ldr	r3, [r5, #24]
 8001e0a:	b913      	cbnz	r3, 8001e12 <__swsetup_r+0x16>
 8001e0c:	4628      	mov	r0, r5
 8001e0e:	f7ff fa73 	bl	80012f8 <__sinit>
 8001e12:	4b2e      	ldr	r3, [pc, #184]	; (8001ecc <__swsetup_r+0xd0>)
 8001e14:	429c      	cmp	r4, r3
 8001e16:	d10f      	bne.n	8001e38 <__swsetup_r+0x3c>
 8001e18:	686c      	ldr	r4, [r5, #4]
 8001e1a:	89a3      	ldrh	r3, [r4, #12]
 8001e1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001e20:	0719      	lsls	r1, r3, #28
 8001e22:	d42c      	bmi.n	8001e7e <__swsetup_r+0x82>
 8001e24:	06dd      	lsls	r5, r3, #27
 8001e26:	d411      	bmi.n	8001e4c <__swsetup_r+0x50>
 8001e28:	2309      	movs	r3, #9
 8001e2a:	6033      	str	r3, [r6, #0]
 8001e2c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001e30:	81a3      	strh	r3, [r4, #12]
 8001e32:	f04f 30ff 	mov.w	r0, #4294967295
 8001e36:	e03e      	b.n	8001eb6 <__swsetup_r+0xba>
 8001e38:	4b25      	ldr	r3, [pc, #148]	; (8001ed0 <__swsetup_r+0xd4>)
 8001e3a:	429c      	cmp	r4, r3
 8001e3c:	d101      	bne.n	8001e42 <__swsetup_r+0x46>
 8001e3e:	68ac      	ldr	r4, [r5, #8]
 8001e40:	e7eb      	b.n	8001e1a <__swsetup_r+0x1e>
 8001e42:	4b24      	ldr	r3, [pc, #144]	; (8001ed4 <__swsetup_r+0xd8>)
 8001e44:	429c      	cmp	r4, r3
 8001e46:	bf08      	it	eq
 8001e48:	68ec      	ldreq	r4, [r5, #12]
 8001e4a:	e7e6      	b.n	8001e1a <__swsetup_r+0x1e>
 8001e4c:	0758      	lsls	r0, r3, #29
 8001e4e:	d512      	bpl.n	8001e76 <__swsetup_r+0x7a>
 8001e50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001e52:	b141      	cbz	r1, 8001e66 <__swsetup_r+0x6a>
 8001e54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001e58:	4299      	cmp	r1, r3
 8001e5a:	d002      	beq.n	8001e62 <__swsetup_r+0x66>
 8001e5c:	4630      	mov	r0, r6
 8001e5e:	f7ff fb59 	bl	8001514 <_free_r>
 8001e62:	2300      	movs	r3, #0
 8001e64:	6363      	str	r3, [r4, #52]	; 0x34
 8001e66:	89a3      	ldrh	r3, [r4, #12]
 8001e68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001e6c:	81a3      	strh	r3, [r4, #12]
 8001e6e:	2300      	movs	r3, #0
 8001e70:	6063      	str	r3, [r4, #4]
 8001e72:	6923      	ldr	r3, [r4, #16]
 8001e74:	6023      	str	r3, [r4, #0]
 8001e76:	89a3      	ldrh	r3, [r4, #12]
 8001e78:	f043 0308 	orr.w	r3, r3, #8
 8001e7c:	81a3      	strh	r3, [r4, #12]
 8001e7e:	6923      	ldr	r3, [r4, #16]
 8001e80:	b94b      	cbnz	r3, 8001e96 <__swsetup_r+0x9a>
 8001e82:	89a3      	ldrh	r3, [r4, #12]
 8001e84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001e88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e8c:	d003      	beq.n	8001e96 <__swsetup_r+0x9a>
 8001e8e:	4621      	mov	r1, r4
 8001e90:	4630      	mov	r0, r6
 8001e92:	f7ff faf7 	bl	8001484 <__smakebuf_r>
 8001e96:	89a0      	ldrh	r0, [r4, #12]
 8001e98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001e9c:	f010 0301 	ands.w	r3, r0, #1
 8001ea0:	d00a      	beq.n	8001eb8 <__swsetup_r+0xbc>
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60a3      	str	r3, [r4, #8]
 8001ea6:	6963      	ldr	r3, [r4, #20]
 8001ea8:	425b      	negs	r3, r3
 8001eaa:	61a3      	str	r3, [r4, #24]
 8001eac:	6923      	ldr	r3, [r4, #16]
 8001eae:	b943      	cbnz	r3, 8001ec2 <__swsetup_r+0xc6>
 8001eb0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001eb4:	d1ba      	bne.n	8001e2c <__swsetup_r+0x30>
 8001eb6:	bd70      	pop	{r4, r5, r6, pc}
 8001eb8:	0781      	lsls	r1, r0, #30
 8001eba:	bf58      	it	pl
 8001ebc:	6963      	ldrpl	r3, [r4, #20]
 8001ebe:	60a3      	str	r3, [r4, #8]
 8001ec0:	e7f4      	b.n	8001eac <__swsetup_r+0xb0>
 8001ec2:	2000      	movs	r0, #0
 8001ec4:	e7f7      	b.n	8001eb6 <__swsetup_r+0xba>
 8001ec6:	bf00      	nop
 8001ec8:	2000002c 	.word	0x2000002c
 8001ecc:	08002044 	.word	0x08002044
 8001ed0:	08002064 	.word	0x08002064
 8001ed4:	08002024 	.word	0x08002024

08001ed8 <_close_r>:
 8001ed8:	b538      	push	{r3, r4, r5, lr}
 8001eda:	4d06      	ldr	r5, [pc, #24]	; (8001ef4 <_close_r+0x1c>)
 8001edc:	2300      	movs	r3, #0
 8001ede:	4604      	mov	r4, r0
 8001ee0:	4608      	mov	r0, r1
 8001ee2:	602b      	str	r3, [r5, #0]
 8001ee4:	f7fe feb7 	bl	8000c56 <_close>
 8001ee8:	1c43      	adds	r3, r0, #1
 8001eea:	d102      	bne.n	8001ef2 <_close_r+0x1a>
 8001eec:	682b      	ldr	r3, [r5, #0]
 8001eee:	b103      	cbz	r3, 8001ef2 <_close_r+0x1a>
 8001ef0:	6023      	str	r3, [r4, #0]
 8001ef2:	bd38      	pop	{r3, r4, r5, pc}
 8001ef4:	200000bc 	.word	0x200000bc

08001ef8 <_fstat_r>:
 8001ef8:	b538      	push	{r3, r4, r5, lr}
 8001efa:	4d07      	ldr	r5, [pc, #28]	; (8001f18 <_fstat_r+0x20>)
 8001efc:	2300      	movs	r3, #0
 8001efe:	4604      	mov	r4, r0
 8001f00:	4608      	mov	r0, r1
 8001f02:	4611      	mov	r1, r2
 8001f04:	602b      	str	r3, [r5, #0]
 8001f06:	f7fe feb2 	bl	8000c6e <_fstat>
 8001f0a:	1c43      	adds	r3, r0, #1
 8001f0c:	d102      	bne.n	8001f14 <_fstat_r+0x1c>
 8001f0e:	682b      	ldr	r3, [r5, #0]
 8001f10:	b103      	cbz	r3, 8001f14 <_fstat_r+0x1c>
 8001f12:	6023      	str	r3, [r4, #0]
 8001f14:	bd38      	pop	{r3, r4, r5, pc}
 8001f16:	bf00      	nop
 8001f18:	200000bc 	.word	0x200000bc

08001f1c <_isatty_r>:
 8001f1c:	b538      	push	{r3, r4, r5, lr}
 8001f1e:	4d06      	ldr	r5, [pc, #24]	; (8001f38 <_isatty_r+0x1c>)
 8001f20:	2300      	movs	r3, #0
 8001f22:	4604      	mov	r4, r0
 8001f24:	4608      	mov	r0, r1
 8001f26:	602b      	str	r3, [r5, #0]
 8001f28:	f7fe feb1 	bl	8000c8e <_isatty>
 8001f2c:	1c43      	adds	r3, r0, #1
 8001f2e:	d102      	bne.n	8001f36 <_isatty_r+0x1a>
 8001f30:	682b      	ldr	r3, [r5, #0]
 8001f32:	b103      	cbz	r3, 8001f36 <_isatty_r+0x1a>
 8001f34:	6023      	str	r3, [r4, #0]
 8001f36:	bd38      	pop	{r3, r4, r5, pc}
 8001f38:	200000bc 	.word	0x200000bc

08001f3c <_lseek_r>:
 8001f3c:	b538      	push	{r3, r4, r5, lr}
 8001f3e:	4d07      	ldr	r5, [pc, #28]	; (8001f5c <_lseek_r+0x20>)
 8001f40:	4604      	mov	r4, r0
 8001f42:	4608      	mov	r0, r1
 8001f44:	4611      	mov	r1, r2
 8001f46:	2200      	movs	r2, #0
 8001f48:	602a      	str	r2, [r5, #0]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	f7fe feaa 	bl	8000ca4 <_lseek>
 8001f50:	1c43      	adds	r3, r0, #1
 8001f52:	d102      	bne.n	8001f5a <_lseek_r+0x1e>
 8001f54:	682b      	ldr	r3, [r5, #0]
 8001f56:	b103      	cbz	r3, 8001f5a <_lseek_r+0x1e>
 8001f58:	6023      	str	r3, [r4, #0]
 8001f5a:	bd38      	pop	{r3, r4, r5, pc}
 8001f5c:	200000bc 	.word	0x200000bc

08001f60 <__malloc_lock>:
 8001f60:	4801      	ldr	r0, [pc, #4]	; (8001f68 <__malloc_lock+0x8>)
 8001f62:	f7ff ba67 	b.w	8001434 <__retarget_lock_acquire_recursive>
 8001f66:	bf00      	nop
 8001f68:	200000b0 	.word	0x200000b0

08001f6c <__malloc_unlock>:
 8001f6c:	4801      	ldr	r0, [pc, #4]	; (8001f74 <__malloc_unlock+0x8>)
 8001f6e:	f7ff ba62 	b.w	8001436 <__retarget_lock_release_recursive>
 8001f72:	bf00      	nop
 8001f74:	200000b0 	.word	0x200000b0

08001f78 <_read_r>:
 8001f78:	b538      	push	{r3, r4, r5, lr}
 8001f7a:	4d07      	ldr	r5, [pc, #28]	; (8001f98 <_read_r+0x20>)
 8001f7c:	4604      	mov	r4, r0
 8001f7e:	4608      	mov	r0, r1
 8001f80:	4611      	mov	r1, r2
 8001f82:	2200      	movs	r2, #0
 8001f84:	602a      	str	r2, [r5, #0]
 8001f86:	461a      	mov	r2, r3
 8001f88:	f7fe fe48 	bl	8000c1c <_read>
 8001f8c:	1c43      	adds	r3, r0, #1
 8001f8e:	d102      	bne.n	8001f96 <_read_r+0x1e>
 8001f90:	682b      	ldr	r3, [r5, #0]
 8001f92:	b103      	cbz	r3, 8001f96 <_read_r+0x1e>
 8001f94:	6023      	str	r3, [r4, #0]
 8001f96:	bd38      	pop	{r3, r4, r5, pc}
 8001f98:	200000bc 	.word	0x200000bc

08001f9c <_init>:
 8001f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f9e:	bf00      	nop
 8001fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fa2:	bc08      	pop	{r3}
 8001fa4:	469e      	mov	lr, r3
 8001fa6:	4770      	bx	lr

08001fa8 <_fini>:
 8001fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001faa:	bf00      	nop
 8001fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fae:	bc08      	pop	{r3}
 8001fb0:	469e      	mov	lr, r3
 8001fb2:	4770      	bx	lr
