\subsubsection{fusesoc\_info Depenecies}
\begin{itemize}
\item nexys-a7-100t
	\begin{itemize}
	\item AFRL:utility:digilent\_nexys-a7-100t\_board\_base\_constr:1.0.0
	\item AFRL:utility:digilent\_nexys-a7-100t\_board\_base\_ddr\_cfg:1.0.0
	\item AFRL:utility:vivado\_board\_support\_packages
	\item AD:ethernet:util\_mii\_to\_rmii:1.0.0
	\end{itemize}
\item crosslink-nx\_eval
	\begin{itemize}
	\item AFRL:utility:lattice\_crosslink-nx\_eval\_board\_base:1.0.0
	\end{itemize}
\item dep
	\begin{itemize}
	\item AFRL:utility:helper:1.0.0
	\item AFRL:utility:tcl\_helper\_check:1.0.0
	\item zipcpu:axi\_lite:crossbar:1.0.0
	\item zipcpu:axi:crossbar:1.0.0
	\item zipcpu:axi:sdio:1.0.0
	\item zipcpu:axi:axixclk:1.0.0
	\end{itemize}
\item dep\_uc\_jtag\_io
	\begin{itemize}
	\item spinalhdl:cpu:veronica\_axi\_jtag\_io:1.0.0
	\end{itemize}
\item dep\_uc\_secure\_jtag\_io
	\begin{itemize}
	\item spinalhdl:cpu:veronica\_axi\_secure\_jtag\_io:1.0.0
	\end{itemize}
\item dep\_uc\_jtag\_bscane
	\begin{itemize}
	\item spinalhdl:cpu:veronica\_axi\_jtag\_xilinx\_bscane:1.0.0
	\end{itemize}
\item dep\_uc\_secure\_bscane
	\begin{itemize}
	\item spinalhdl:cpu:veronica\_axi\_secure\_jtag\_xilinx\_bscane:1.0.0
	\end{itemize}
\end{itemize}
