<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>Project F</title>
<meta name=theme-color><meta name=description content="A little oasis for FPGA and RISC-V design."><meta name=author content="Project F"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/twitter.svg><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.121.2"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta itemprop=name content="Project F"><meta itemprop=description content="A little oasis for FPGA and RISC-V design."><meta property="og:title" content="Project F"><meta property="og:description" content="A little oasis for FPGA and RISC-V design."><meta property="og:type" content="website"><meta property="og:url" content="https://projectf.io/"><meta name=twitter:card content="summary"><meta name=twitter:title content="Project F"><meta name=twitter:description content="A little oasis for FPGA and RISC-V design."><link rel=alternate type=application/rss+xml href=https://projectf.io/index.xml title="Project F"><link rel=canonical href=https://projectf.io/></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./twitter.svg) href=https://twitter.com/@WillFlux target=_blank rel=me>twitter
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me>github
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me>mastodon
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><p class=mb-20><em>Welcome to <strong>Project F</strong>. A little oasis for FPGA and RISC-V design.</em></p><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">RISC-V Assembler: Shift</h2><time class="text-sm antialiased opacity-60">30 Jan 2024</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/riscv-shift/>RISC-V Assembler: Shift</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">RISC-V Assembler: Logical</h2><time class="text-sm antialiased opacity-60">29 Jan 2024</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/riscv-logical/>RISC-V Assembler: Logical</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">RISC-V Assembler: Arithmetic</h2><time class="text-sm antialiased opacity-60">15 Jan 2024</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/riscv-arithmetic/>RISC-V Assembler: Arithmetic</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">News: April 2023</h2><time class="text-sm antialiased opacity-60">29 Apr 2023</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/news-2023-04/>News: April 2023</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Vivado Tcl Build Script</h2><time class="text-sm antialiased opacity-60">20 Apr 2023</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/vivado-tcl-build-script/>Vivado Tcl Build Script</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Mandelbrot in Verilog</h2><time class="text-sm antialiased opacity-60">07 Mar 2023</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/mandelbrot-verilog/>Mandelbrot in Verilog</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">News: December 2022</h2><time class="text-sm antialiased opacity-60">04 Jan 2023</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/news-2022-12/>News: December 2022</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Verilog Vectors and Arrays</h2><time class="text-sm antialiased opacity-60">13 Dec 2022</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/verilog-vectors-arrays/>Verilog Vectors and Arrays</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Rasterbars</h2><time class="text-sm antialiased opacity-60">23 Nov 2022</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/rasterbars/>Rasterbars</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Sine Scroller</h2><time class="text-sm antialiased opacity-60">24 Oct 2022</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/sinescroll/>Sine Scroller</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">News: September 2022</h2><time class="text-sm antialiased opacity-60">22 Sep 2022</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/news-2022-09/>News: September 2022</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Castle Drawing</h2><time class="text-sm antialiased opacity-60">11 Sep 2022</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/castle-drawing/>Castle Drawing</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">News: June 2022</h2><time class="text-sm antialiased opacity-60">24 Jun 2022</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/news-2022-06/>News: June 2022</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Lib: clock/xd</h2><time class="text-sm antialiased opacity-60">15 Jun 2022</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/lib-clock-xd/>Lib: clock/xd</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Display Signals</h2><time class="text-sm antialiased opacity-60">07 May 2022</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/display-signals/>Display Signals</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Racing the Beam</h2><time class="text-sm antialiased opacity-60">12 Mar 2022</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/racing-the-beam/>Racing the Beam</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">News: November 2021</h2><time class="text-sm antialiased opacity-60">03 Dec 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/news-2021-11/>News: November 2021</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Multiplication with FPGA DSPs</h2><time class="text-sm antialiased opacity-60">27 Nov 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/multiplication-fpga-dsps/>Multiplication with FPGA DSPs</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">News: October 2021</h2><time class="text-sm antialiased opacity-60">31 Oct 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/news-2021-10/>News: October 2021</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">News: September 2021</h2><time class="text-sm antialiased opacity-60">09 Oct 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/news-2021-09/>News: September 2021</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Numbers in Verilog</h2><time class="text-sm antialiased opacity-60">30 Sep 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/numbers-in-verilog/>Numbers in Verilog</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">News: August 2021</h2><time class="text-sm antialiased opacity-60">03 Sep 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/news-2021-08/>News: August 2021</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Animated Shapes</h2><time class="text-sm antialiased opacity-60">31 Aug 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/animated-shapes/>Animated Shapes</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">News: July 2021</h2><time class="text-sm antialiased opacity-60">04 Aug 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/news-2021-07/>News: July 2021</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">SPRAM on iCE40 FPGA</h2><time class="text-sm antialiased opacity-60">30 Jul 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/spram-ice40-fpga/>SPRAM on iCE40 FPGA</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">News: June 2021</h2><time class="text-sm antialiased opacity-60">01 Jul 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/news-2021-06/>News: June 2021</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Verilog Simulation with Verilator and SDL</h2><time class="text-sm antialiased opacity-60">11 Jun 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/verilog-sim-verilator-sdl/>Verilog Simulation with Verilator and SDL</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">News: May 2021</h2><time class="text-sm antialiased opacity-60">30 May 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/news-2021-05/>News: May 2021</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">FPGA Sine Lookup Table</h2><time class="text-sm antialiased opacity-60">27 May 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/fpga-sine-table/>FPGA Sine Lookup Table</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Hello Arty - Part 3</h2><time class="text-sm antialiased opacity-60">17 May 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/hello-arty-3/>Hello Arty - Part 3</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Verilog Library Announcement</h2><time class="text-sm antialiased opacity-60">27 Apr 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/verilog-library-announcement/>Verilog Library Announcement</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">2D Shapes</h2><time class="text-sm antialiased opacity-60">17 Mar 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/fpga-shapes/>2D Shapes</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Hello Nexys - Part 2</h2><time class="text-sm antialiased opacity-60">11 Feb 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/hello-nexys-2/>Hello Nexys - Part 2</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Lines and Triangles</h2><time class="text-sm antialiased opacity-60">28 Jan 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/lines-and-triangles/>Lines and Triangles</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Verilog Lint with Verilator</h2><time class="text-sm antialiased opacity-60">31 Dec 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/verilog-lint-with-verilator/>Verilog Lint with Verilator</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Square Root in Verilog</h2><time class="text-sm antialiased opacity-60">22 Dec 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/square-root-in-verilog/>Square Root in Verilog</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">iCE40 FPGA Toolchain on Linux</h2><time class="text-sm antialiased opacity-60">11 Nov 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/building-ice40-fpga-toolchain/>iCE40 FPGA Toolchain on Linux</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Hello Nexys - Part 1</h2><time class="text-sm antialiased opacity-60">04 Nov 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/hello-nexys-1/>Hello Nexys - Part 1</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Framebuffers</h2><time class="text-sm antialiased opacity-60">30 Oct 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/framebuffers/>Framebuffers</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Hardware Sprites</h2><time class="text-sm antialiased opacity-60">28 Oct 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/hardware-sprites/>Hardware Sprites</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Life on Screen</h2><time class="text-sm antialiased opacity-60">22 Sep 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/life-on-screen/>Life on Screen</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">FPGA Memory Types</h2><time class="text-sm antialiased opacity-60">24 Aug 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/fpga-memory-types/>FPGA Memory Types</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">FPGA Pong</h2><time class="text-sm antialiased opacity-60">30 Jul 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/fpga-pong/>FPGA Pong</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Division in Verilog</h2><time class="text-sm antialiased opacity-60">01 Jul 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/division-in-verilog/>Division in Verilog</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Video Timings: VGA, SVGA, 720p, 1080p</h2><time class="text-sm antialiased opacity-60">26 Jun 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/video-timings-vga-720p-1080p/>Video Timings: VGA, SVGA, 720p, 1080p</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Ad Astra</h2><time class="text-sm antialiased opacity-60">10 Jun 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/fpga-ad-astra/>Ad Astra</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Fixed Point Numbers in Verilog</h2><time class="text-sm antialiased opacity-60">26 May 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/fixed-point-numbers-in-verilog/>Fixed Point Numbers in Verilog</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Beginning FPGA Graphics</h2><time class="text-sm antialiased opacity-60">20 May 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/fpga-graphics/>Beginning FPGA Graphics</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Hello Arty - Part 2</h2><time class="text-sm antialiased opacity-60">06 May 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/hello-arty-2/>Hello Arty - Part 2</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Hello Arty - Part 1</h2><time class="text-sm antialiased opacity-60">24 Apr 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/hello-arty-1/>Hello Arty - Part 1</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Initialize Memory in Verilog</h2><time class="text-sm antialiased opacity-60">16 Apr 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/initialize-memory-in-verilog/>Initialize Memory in Verilog</a></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">FPGA Tooling on Ubuntu 20.04</h2><time class="text-sm antialiased opacity-60">06 Apr 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/fpga-dev-ubuntu-20.04/>FPGA Tooling on Ubuntu 20.04</a></section></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io>Project F</a>: A little oasis for FPGA and RISC-V design.
&copy; 2024 Will Green.</div></footer></body></html>