Analysis & Synthesis report for Full_pipline
Thu Feb 08 03:35:13 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for INSTRUCTION_MEMORY:IM|altsyncram:altsyncram_component|altsyncram_1hb1:auto_generated
 15. Source assignments for DATA_MEMORY:DATA_MEM|altsyncram:altsyncram_component|altsyncram_r4k1:auto_generated
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: pll1:pll1_inst|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: INSTRUCTION_MEMORY:IM|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: DATA_MEMORY:DATA_MEM|altsyncram:altsyncram_component
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. altpll Parameter Settings by Entity Instance
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "DATA_MEMORY:DATA_MEM"
 24. Port Connectivity Checks: "FOUR_TO_ONE_MUX_32BIT:MUX_2"
 25. Port Connectivity Checks: "FOUR_TO_ONE_MUX_32BIT:MUX_1"
 26. Port Connectivity Checks: "CONTROL_UNIT:CTRL_UNT"
 27. Port Connectivity Checks: "BPU:bpu|SIGN_EXTENTION:SIGN_EXT"
 28. Signal Tap Logic Analyzer Settings
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Connections to In-System Debugging Instance "auto_signaltap_0"
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 08 03:35:12 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Full_pipline                                ;
; Top-level Entity Name              ; PIPELINE_MIPS_PROCESSOR                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,390                                       ;
;     Total combinational functions  ; 3,347                                       ;
;     Dedicated logic registers      ; 2,795                                       ;
; Total registers                    ; 2795                                        ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 321,536                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                   ;
+------------------------------------------------------------------+-------------------------+--------------------+
; Option                                                           ; Setting                 ; Default Value      ;
+------------------------------------------------------------------+-------------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G          ;                    ;
; Top-level entity name                                            ; PIPELINE_MIPS_PROCESSOR ; Full_pipline       ;
; Family name                                                      ; MAX 10                  ; Cyclone V          ;
; Use smart compilation                                            ; Off                     ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                      ; On                 ;
; Enable compact report table                                      ; Off                     ; Off                ;
; Restructure Multiplexers                                         ; Auto                    ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                     ; Off                ;
; Preserve fewer node names                                        ; On                      ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                  ; Enable             ;
; Verilog Version                                                  ; Verilog_2001            ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993               ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                    ; Auto               ;
; Safe State Machine                                               ; Off                     ; Off                ;
; Extract Verilog State Machines                                   ; On                      ; On                 ;
; Extract VHDL State Machines                                      ; On                      ; On                 ;
; Ignore Verilog initial constructs                                ; Off                     ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                    ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                     ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                      ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                      ; On                 ;
; Parallel Synthesis                                               ; On                      ; On                 ;
; DSP Block Balancing                                              ; Auto                    ; Auto               ;
; NOT Gate Push-Back                                               ; On                      ; On                 ;
; Power-Up Don't Care                                              ; On                      ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                     ; Off                ;
; Remove Duplicate Registers                                       ; On                      ; On                 ;
; Ignore CARRY Buffers                                             ; Off                     ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                     ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                     ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                     ; Off                ;
; Ignore LCELL Buffers                                             ; Off                     ; Off                ;
; Ignore SOFT Buffers                                              ; On                      ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                     ; Off                ;
; Optimization Technique                                           ; Balanced                ; Balanced           ;
; Carry Chain Length                                               ; 70                      ; 70                 ;
; Auto Carry Chains                                                ; On                      ; On                 ;
; Auto Open-Drain Pins                                             ; On                      ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                     ; Off                ;
; Auto ROM Replacement                                             ; On                      ; On                 ;
; Auto RAM Replacement                                             ; On                      ; On                 ;
; Auto DSP Block Replacement                                       ; On                      ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                    ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                    ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                      ; On                 ;
; Strict RAM Replacement                                           ; Off                     ; Off                ;
; Allow Synchronous Control Signals                                ; On                      ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                     ; Off                ;
; Auto RAM Block Balancing                                         ; On                      ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                     ; Off                ;
; Auto Resource Sharing                                            ; Off                     ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                     ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                     ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                     ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                      ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                     ; Off                ;
; Timing-Driven Synthesis                                          ; On                      ; On                 ;
; Report Parameter Settings                                        ; On                      ; On                 ;
; Report Source Assignments                                        ; On                      ; On                 ;
; Report Connectivity Checks                                       ; On                      ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                     ; Off                ;
; Synchronization Register Chain Length                            ; 2                       ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation      ; Normal compilation ;
; HDL message level                                                ; Level2                  ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                     ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                    ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                    ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                     ; 100                ;
; Clock MUX Protection                                             ; On                      ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                     ; Off                ;
; Block Design Naming                                              ; Auto                    ; Auto               ;
; SDC constraint protection                                        ; Off                     ; Off                ;
; Synthesis Effort                                                 ; Auto                    ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                      ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                     ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                  ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                    ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                      ; On                 ;
+------------------------------------------------------------------+-------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; clktrial2/synthesis/submodules/altera_avalon_clock_source.sv       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial2/synthesis/submodules/altera_avalon_clock_source.sv       ; clktrial2   ;
; TWO_TO_ONE_MUX_32BIT.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/TWO_TO_ONE_MUX_32BIT.v                                             ;             ;
; TWO_TO_ONE_MUX_5BIT.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/TWO_TO_ONE_MUX_5BIT.v                                              ;             ;
; SIGN_EXTENTION.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/SIGN_EXTENTION.v                                                   ;             ;
; REGISTER_FILE.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/REGISTER_FILE.v                                                    ;             ;
; PIPELINE_MIPS_PROCESSOR.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v                                          ;             ;
; PHT.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/PHT.v                                                              ;             ;
; MEM_WRITEBACK_REG.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/MEM_WRITEBACK_REG.v                                                ;             ;
; INSTRUCTION_FETCH_REG.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_FETCH_REG.v                                            ;             ;
; INSTRUCTION_EXCUTE_REG.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_EXCUTE_REG.v                                           ;             ;
; INSTRUCTION_DECODE_REG.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_DECODE_REG.v                                           ;             ;
; HAZARD_CONTROL_UNIT.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/HAZARD_CONTROL_UNIT.v                                              ;             ;
; FOUR_TO_ONE_MUX_32BIT.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/FOUR_TO_ONE_MUX_32BIT.v                                            ;             ;
; CONTROL_UNIT.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/CONTROL_UNIT.v                                                     ;             ;
; BTAaddr.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/BTAaddr.v                                                          ;             ;
; branch_detector.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/branch_detector.v                                                  ;             ;
; Branch_decision.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/Branch_decision.v                                                  ;             ;
; BPU.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/BPU.v                                                              ;             ;
; ALU.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/ALU.v                                                              ;             ;
; GlobalHistoryRegister.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/GlobalHistoryRegister.v                                            ;             ;
; INSTRUCTION_MEMORY.v                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_MEMORY.v                                               ;             ;
; DATA_MEMORY.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/DATA_MEMORY.v                                                      ;             ;
; pll1.v                                                             ; yes             ; User Wizard-Generated File                   ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/pll1.v                                                             ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                 ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                             ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                            ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                          ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                          ;             ;
; db/pll1_altpll.v                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/pll1_altpll.v                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; db/altsyncram_1hb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/altsyncram_1hb1.tdf                                             ;             ;
; inst_init6.mif                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/inst_init6.mif                                                     ;             ;
; db/altsyncram_r4k1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/altsyncram_r4k1.tdf                                             ;             ;
; DATA_MEMORY.mif                                                    ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/DATA_MEMORY.mif                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                          ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                     ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                        ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                           ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                           ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                               ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                     ;             ;
; db/altsyncram_im14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/altsyncram_im14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                               ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                             ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                        ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                             ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                 ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                               ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                               ;             ;
; db/mux_n7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/mux_n7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                             ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                 ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                            ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                               ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                            ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                    ;             ;
; db/cntr_grh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cntr_grh.tdf                                                    ;             ;
; db/cmpr_jrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cmpr_jrb.tdf                                                    ;             ;
; db/cntr_cki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cntr_cki.tdf                                                    ;             ;
; db/cntr_7rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cntr_7rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                ; altera_sld  ;
; db/ip/sld61cfea6c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
; db/altsyncram_vgb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/altsyncram_vgb1.tdf                                             ;             ;
; inst_init4.mif                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/ASUS/Desktop/comptition/procbeforeooo/inst_init4.mif                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,390                                                                              ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 3347                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 2461                                                                               ;
;     -- 3 input functions                    ; 583                                                                                ;
;     -- <=2 input functions                  ; 303                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 3152                                                                               ;
;     -- arithmetic mode                      ; 195                                                                                ;
;                                             ;                                                                                    ;
; Total registers                             ; 2795                                                                               ;
;     -- Dedicated logic registers            ; 2795                                                                               ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 2                                                                                  ;
; Total memory bits                           ; 321536                                                                             ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2324                                                                               ;
; Total fan-out                               ; 23281                                                                              ;
; Average fan-out                             ; 3.70                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |PIPELINE_MIPS_PROCESSOR                                                                                                                ; 3347 (24)           ; 2795 (5)                  ; 321536      ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR                                                                                                                                                                                                                                                                                                                                            ; PIPELINE_MIPS_PROCESSOR           ; work         ;
;    |ALU:ALU_UNIT|                                                                                                                       ; 461 (461)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|ALU:ALU_UNIT                                                                                                                                                                                                                                                                                                                               ; ALU                               ; work         ;
;    |BPU:bpu|                                                                                                                            ; 127 (0)             ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|BPU:bpu                                                                                                                                                                                                                                                                                                                                    ; BPU                               ; work         ;
;       |BTAaddr:BTA_addr|                                                                                                                ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|BPU:bpu|BTAaddr:BTA_addr                                                                                                                                                                                                                                                                                                                   ; BTAaddr                           ; work         ;
;       |PHT:pht|                                                                                                                         ; 121 (115)           ; 74 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|BPU:bpu|PHT:pht                                                                                                                                                                                                                                                                                                                            ; PHT                               ; work         ;
;          |GlobalHistoryRegister:GHR|                                                                                                    ; 6 (6)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|BPU:bpu|PHT:pht|GlobalHistoryRegister:GHR                                                                                                                                                                                                                                                                                                  ; GlobalHistoryRegister             ; work         ;
;       |branch_detector:bd|                                                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|BPU:bpu|branch_detector:bd                                                                                                                                                                                                                                                                                                                 ; branch_detector                   ; work         ;
;    |Branch_decision:Bd|                                                                                                                 ; 111 (111)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|Branch_decision:Bd                                                                                                                                                                                                                                                                                                                         ; Branch_decision                   ; work         ;
;    |CONTROL_UNIT:CTRL_UNT|                                                                                                              ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|CONTROL_UNIT:CTRL_UNT                                                                                                                                                                                                                                                                                                                      ; CONTROL_UNIT                      ; work         ;
;    |DATA_MEMORY:DATA_MEM|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|DATA_MEMORY:DATA_MEM                                                                                                                                                                                                                                                                                                                       ; DATA_MEMORY                       ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|DATA_MEMORY:DATA_MEM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_r4k1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|DATA_MEMORY:DATA_MEM|altsyncram:altsyncram_component|altsyncram_r4k1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_r4k1                   ; work         ;
;    |FOUR_TO_ONE_MUX_32BIT:MUX_1|                                                                                                        ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|FOUR_TO_ONE_MUX_32BIT:MUX_1                                                                                                                                                                                                                                                                                                                ; FOUR_TO_ONE_MUX_32BIT             ; work         ;
;    |FOUR_TO_ONE_MUX_32BIT:MUX_2|                                                                                                        ; 75 (75)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|FOUR_TO_ONE_MUX_32BIT:MUX_2                                                                                                                                                                                                                                                                                                                ; FOUR_TO_ONE_MUX_32BIT             ; work         ;
;    |HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|                                                                                                  ; 36 (36)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT                                                                                                                                                                                                                                                                                                          ; HAZARD_CONTROL_UNIT               ; work         ;
;    |INSTRUCTION_DECODE_REG:ID_EX|                                                                                                       ; 1429 (1429)         ; 126 (126)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_DECODE_REG:ID_EX                                                                                                                                                                                                                                                                                                               ; INSTRUCTION_DECODE_REG            ; work         ;
;    |INSTRUCTION_EXCUTE_REG:IE_MEM_REG|                                                                                                  ; 40 (40)             ; 78 (78)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_EXCUTE_REG:IE_MEM_REG                                                                                                                                                                                                                                                                                                          ; INSTRUCTION_EXCUTE_REG            ; work         ;
;    |INSTRUCTION_FETCH_REG:IF_ID_REG|                                                                                                    ; 54 (54)             ; 53 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_FETCH_REG:IF_ID_REG                                                                                                                                                                                                                                                                                                            ; INSTRUCTION_FETCH_REG             ; work         ;
;    |INSTRUCTION_MEMORY:IM|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_MEMORY:IM                                                                                                                                                                                                                                                                                                                      ; INSTRUCTION_MEMORY                ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_MEMORY:IM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_1hb1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_MEMORY:IM|altsyncram:altsyncram_component|altsyncram_1hb1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_1hb1                   ; work         ;
;    |MEM_WRITEBACK_REG:M_W_REG|                                                                                                          ; 0 (0)               ; 77 (77)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|MEM_WRITEBACK_REG:M_W_REG                                                                                                                                                                                                                                                                                                                  ; MEM_WRITEBACK_REG                 ; work         ;
;    |REGISTER_FILE:REG_FILE|                                                                                                             ; 81 (81)             ; 992 (992)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE                                                                                                                                                                                                                                                                                                                     ; REGISTER_FILE                     ; work         ;
;    |TWO_TO_ONE_MUX_32BIT:MUX_3|                                                                                                         ; 54 (54)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|TWO_TO_ONE_MUX_32BIT:MUX_3                                                                                                                                                                                                                                                                                                                 ; TWO_TO_ONE_MUX_32BIT              ; work         ;
;    |TWO_TO_ONE_MUX_32BIT:MUX_5|                                                                                                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|TWO_TO_ONE_MUX_32BIT:MUX_5                                                                                                                                                                                                                                                                                                                 ; TWO_TO_ONE_MUX_32BIT              ; work         ;
;    |TWO_TO_ONE_MUX_5BIT:MUX_4|                                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|TWO_TO_ONE_MUX_5BIT:MUX_4                                                                                                                                                                                                                                                                                                                  ; TWO_TO_ONE_MUX_5BIT               ; work         ;
;    |pll1:pll1_inst|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|pll1:pll1_inst                                                                                                                                                                                                                                                                                                                             ; pll1                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|pll1:pll1_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                     ; altpll                            ; work         ;
;          |pll1_altpll:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated                                                                                                                                                                                                                                                                          ; pll1_altpll                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 90 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 85 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 622 (2)             ; 1300 (155)                ; 319488      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 620 (0)             ; 1145 (0)                  ; 319488      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 620 (88)            ; 1145 (396)                ; 319488      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_n7c:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_n7c:auto_generated                                                                                                                              ; mux_n7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 319488      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_im14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 319488      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_im14:auto_generated                                                                                                                                                 ; altsyncram_im14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 182 (1)             ; 401 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 154 (0)             ; 385 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 231 (231)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 154 (0)             ; 154 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 27 (27)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 169 (10)            ; 153 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_grh:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_grh:auto_generated                                                             ; cntr_grh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_cki:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated                                                                                      ; cntr_cki                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_7rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7rh:auto_generated                                                                            ; cntr_7rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 78 (78)             ; 78 (78)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PIPELINE_MIPS_PROCESSOR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; DATA_MEMORY:DATA_MEM|altsyncram:altsyncram_component|altsyncram_r4k1:auto_generated|ALTSYNCRAM                                                                                                        ; M9K  ; Single Port      ; 32           ; 32           ; --           ; --           ; 1024   ; DATA_MEMORY.mif ;
; INSTRUCTION_MEMORY:IM|altsyncram:altsyncram_component|altsyncram_1hb1:auto_generated|ALTSYNCRAM                                                                                                       ; M9K  ; ROM              ; 32           ; 32           ; --           ; --           ; 1024   ; inst_init6.mif  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_im14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 78           ; 4096         ; 78           ; 319488 ; None            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                              ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |PIPELINE_MIPS_PROCESSOR|DATA_MEMORY:DATA_MEM                                                                                                                                                                                                                                                ; DATA_MEMORY.v        ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_MEMORY:IM                                                                                                                                                                                                                                               ; INSTRUCTION_MEMORY.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIPELINE_MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIPELINE_MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIPELINE_MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIPELINE_MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIPELINE_MIPS_PROCESSOR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                      ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |PIPELINE_MIPS_PROCESSOR|pll1:pll1_inst                                                                                                                                                                                                                                                      ; pll1.v               ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+-------------------------------------------------+---------------------------------------------------------+
; Register name                                   ; Reason for Removal                                      ;
+-------------------------------------------------+---------------------------------------------------------+
; INSTRUCTION_DECODE_REG:ID_EX|sign_imm_E[17..31] ; Merged with INSTRUCTION_DECODE_REG:ID_EX|sign_imm_E[16] ;
; INSTRUCTION_DECODE_REG:ID_EX|sign_imm_E[15]     ; Merged with INSTRUCTION_DECODE_REG:ID_EX|Rd_E[4]        ;
; INSTRUCTION_DECODE_REG:ID_EX|sign_imm_E[14]     ; Merged with INSTRUCTION_DECODE_REG:ID_EX|Rd_E[3]        ;
; INSTRUCTION_DECODE_REG:ID_EX|sign_imm_E[13]     ; Merged with INSTRUCTION_DECODE_REG:ID_EX|Rd_E[2]        ;
; INSTRUCTION_DECODE_REG:ID_EX|sign_imm_E[12]     ; Merged with INSTRUCTION_DECODE_REG:ID_EX|Rd_E[1]        ;
; INSTRUCTION_DECODE_REG:ID_EX|sign_imm_E[11]     ; Merged with INSTRUCTION_DECODE_REG:ID_EX|Rd_E[0]        ;
; INSTRUCTION_DECODE_REG:ID_EX|sign_imm_E[10]     ; Merged with INSTRUCTION_DECODE_REG:ID_EX|shamt_E[4]     ;
; INSTRUCTION_DECODE_REG:ID_EX|sign_imm_E[9]      ; Merged with INSTRUCTION_DECODE_REG:ID_EX|shamt_E[3]     ;
; INSTRUCTION_DECODE_REG:ID_EX|sign_imm_E[8]      ; Merged with INSTRUCTION_DECODE_REG:ID_EX|shamt_E[2]     ;
; INSTRUCTION_DECODE_REG:ID_EX|sign_imm_E[7]      ; Merged with INSTRUCTION_DECODE_REG:ID_EX|shamt_E[1]     ;
; INSTRUCTION_DECODE_REG:ID_EX|sign_imm_E[6]      ; Merged with INSTRUCTION_DECODE_REG:ID_EX|shamt_E[0]     ;
; REGISTER_FILE:REG_FILE|registers[0][31]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][30]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][29]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][28]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][27]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][26]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][25]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][24]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][23]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][22]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][21]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][20]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][19]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][18]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][17]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][16]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][15]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][14]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][13]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][12]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][11]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][10]         ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][9]          ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][8]          ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][7]          ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][6]          ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][5]          ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][4]          ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][3]          ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][2]          ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][1]          ; Stuck at GND due to stuck port data_in                  ;
; REGISTER_FILE:REG_FILE|registers[0][0]          ; Stuck at GND due to stuck port data_in                  ;
; Total Number of Removed Registers = 57          ;                                                         ;
+-------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2795  ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 96    ;
; Number of registers using Asynchronous Clear ; 875   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1691  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; BPU:bpu|PHT:pht|PHtable[21][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[25][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[17][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[29][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[26][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[22][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[18][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[30][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[24][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[20][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[16][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[28][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[23][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[27][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[19][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[31][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[6][0]                                                                                                                                                                                                                                                                                                   ; 1       ;
; BPU:bpu|PHT:pht|PHtable[5][0]                                                                                                                                                                                                                                                                                                   ; 1       ;
; BPU:bpu|PHT:pht|PHtable[4][0]                                                                                                                                                                                                                                                                                                   ; 1       ;
; BPU:bpu|PHT:pht|PHtable[7][0]                                                                                                                                                                                                                                                                                                   ; 1       ;
; BPU:bpu|PHT:pht|PHtable[9][0]                                                                                                                                                                                                                                                                                                   ; 1       ;
; BPU:bpu|PHT:pht|PHtable[10][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[8][0]                                                                                                                                                                                                                                                                                                   ; 1       ;
; BPU:bpu|PHT:pht|PHtable[11][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[1][0]                                                                                                                                                                                                                                                                                                   ; 1       ;
; BPU:bpu|PHT:pht|PHtable[2][0]                                                                                                                                                                                                                                                                                                   ; 1       ;
; BPU:bpu|PHT:pht|PHtable[0][0]                                                                                                                                                                                                                                                                                                   ; 1       ;
; BPU:bpu|PHT:pht|PHtable[3][0]                                                                                                                                                                                                                                                                                                   ; 1       ;
; BPU:bpu|PHT:pht|PHtable[14][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[13][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[12][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; BPU:bpu|PHT:pht|PHtable[15][0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 47                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_DECODE_REG:ID_EX|alu_control_E[2]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PIPELINE_MIPS_PROCESSOR|BPU:bpu|PHT:pht|GlobalHistoryRegister:GHR|ghr[0] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[16][0]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[8][8]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[24][29]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[4][4]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[20][18]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[12][27]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[28][5]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[2][4]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[18][17]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[10][11]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[26][6]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[6][15]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[22][26]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[14][15]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[30][11]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[1][17]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[17][29]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[9][19]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[25][29]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[5][4]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[21][11]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[13][6]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[29][20]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[3][16]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[19][20]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[11][11]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[27][15]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[7][1]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[23][0]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[15][2]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|REGISTER_FILE:REG_FILE|registers[31][24]         ;
; 3:1                ; 53 bits   ; 106 LEs       ; 53 LEs               ; 53 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_FETCH_REG:IF_ID_REG|BTA_D[3]         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |PIPELINE_MIPS_PROCESSOR|PC[2]                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_EXCUTE_REG:IE_MEM_REG|alu_out_M[19]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_EXCUTE_REG:IE_MEM_REG|alu_out_M[11]  ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_DECODE_REG:ID_EX|reg_1_E[21]         ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_DECODE_REG:ID_EX|reg_2_E[26]         ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_EXCUTE_REG:IE_MEM_REG|alu_out_M[24]  ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_EXCUTE_REG:IE_MEM_REG|alu_out_M[5]   ;
; 65:1               ; 2 bits    ; 86 LEs        ; 22 LEs               ; 64 LEs                 ; Yes        ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_DECODE_REG:ID_EX|alu_control_E[1]    ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_EXCUTE_REG:IE_MEM_REG|alu_out_M[29]  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_EXCUTE_REG:IE_MEM_REG|alu_out_M[3]   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; Yes        ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_EXCUTE_REG:IE_MEM_REG|alu_out_M[30]  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; Yes        ; |PIPELINE_MIPS_PROCESSOR|INSTRUCTION_EXCUTE_REG:IE_MEM_REG|alu_out_M[0]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |PIPELINE_MIPS_PROCESSOR|FOUR_TO_ONE_MUX_32BIT:MUX_1|Mux14                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |PIPELINE_MIPS_PROCESSOR|FOUR_TO_ONE_MUX_32BIT:MUX_2|Mux31                ;
; 32:1               ; 2 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |PIPELINE_MIPS_PROCESSOR|BPU:bpu|PHT:pht|Mux0                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for INSTRUCTION_MEMORY:IM|altsyncram:altsyncram_component|altsyncram_1hb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for DATA_MEMORY:DATA_MEM|altsyncram:altsyncram_component|altsyncram_r4k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:pll1_inst|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------+
; Parameter Name                ; Value                  ; Type                       ;
+-------------------------------+------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                    ;
; PLL_TYPE                      ; AUTO                   ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                    ;
; LOCK_HIGH                     ; 1                      ; Untyped                    ;
; LOCK_LOW                      ; 1                      ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                    ;
; SKIP_VCO                      ; OFF                    ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                    ;
; BANDWIDTH                     ; 0                      ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                    ;
; DOWN_SPREAD                   ; 0                      ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 6                      ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                    ;
; DPA_DIVIDER                   ; 0                      ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; VCO_MIN                       ; 0                      ; Untyped                    ;
; VCO_MAX                       ; 0                      ; Untyped                    ;
; VCO_CENTER                    ; 0                      ; Untyped                    ;
; PFD_MIN                       ; 0                      ; Untyped                    ;
; PFD_MAX                       ; 0                      ; Untyped                    ;
; M_INITIAL                     ; 0                      ; Untyped                    ;
; M                             ; 0                      ; Untyped                    ;
; N                             ; 1                      ; Untyped                    ;
; M2                            ; 1                      ; Untyped                    ;
; N2                            ; 1                      ; Untyped                    ;
; SS                            ; 1                      ; Untyped                    ;
; C0_HIGH                       ; 0                      ; Untyped                    ;
; C1_HIGH                       ; 0                      ; Untyped                    ;
; C2_HIGH                       ; 0                      ; Untyped                    ;
; C3_HIGH                       ; 0                      ; Untyped                    ;
; C4_HIGH                       ; 0                      ; Untyped                    ;
; C5_HIGH                       ; 0                      ; Untyped                    ;
; C6_HIGH                       ; 0                      ; Untyped                    ;
; C7_HIGH                       ; 0                      ; Untyped                    ;
; C8_HIGH                       ; 0                      ; Untyped                    ;
; C9_HIGH                       ; 0                      ; Untyped                    ;
; C0_LOW                        ; 0                      ; Untyped                    ;
; C1_LOW                        ; 0                      ; Untyped                    ;
; C2_LOW                        ; 0                      ; Untyped                    ;
; C3_LOW                        ; 0                      ; Untyped                    ;
; C4_LOW                        ; 0                      ; Untyped                    ;
; C5_LOW                        ; 0                      ; Untyped                    ;
; C6_LOW                        ; 0                      ; Untyped                    ;
; C7_LOW                        ; 0                      ; Untyped                    ;
; C8_LOW                        ; 0                      ; Untyped                    ;
; C9_LOW                        ; 0                      ; Untyped                    ;
; C0_INITIAL                    ; 0                      ; Untyped                    ;
; C1_INITIAL                    ; 0                      ; Untyped                    ;
; C2_INITIAL                    ; 0                      ; Untyped                    ;
; C3_INITIAL                    ; 0                      ; Untyped                    ;
; C4_INITIAL                    ; 0                      ; Untyped                    ;
; C5_INITIAL                    ; 0                      ; Untyped                    ;
; C6_INITIAL                    ; 0                      ; Untyped                    ;
; C7_INITIAL                    ; 0                      ; Untyped                    ;
; C8_INITIAL                    ; 0                      ; Untyped                    ;
; C9_INITIAL                    ; 0                      ; Untyped                    ;
; C0_MODE                       ; BYPASS                 ; Untyped                    ;
; C1_MODE                       ; BYPASS                 ; Untyped                    ;
; C2_MODE                       ; BYPASS                 ; Untyped                    ;
; C3_MODE                       ; BYPASS                 ; Untyped                    ;
; C4_MODE                       ; BYPASS                 ; Untyped                    ;
; C5_MODE                       ; BYPASS                 ; Untyped                    ;
; C6_MODE                       ; BYPASS                 ; Untyped                    ;
; C7_MODE                       ; BYPASS                 ; Untyped                    ;
; C8_MODE                       ; BYPASS                 ; Untyped                    ;
; C9_MODE                       ; BYPASS                 ; Untyped                    ;
; C0_PH                         ; 0                      ; Untyped                    ;
; C1_PH                         ; 0                      ; Untyped                    ;
; C2_PH                         ; 0                      ; Untyped                    ;
; C3_PH                         ; 0                      ; Untyped                    ;
; C4_PH                         ; 0                      ; Untyped                    ;
; C5_PH                         ; 0                      ; Untyped                    ;
; C6_PH                         ; 0                      ; Untyped                    ;
; C7_PH                         ; 0                      ; Untyped                    ;
; C8_PH                         ; 0                      ; Untyped                    ;
; C9_PH                         ; 0                      ; Untyped                    ;
; L0_HIGH                       ; 1                      ; Untyped                    ;
; L1_HIGH                       ; 1                      ; Untyped                    ;
; G0_HIGH                       ; 1                      ; Untyped                    ;
; G1_HIGH                       ; 1                      ; Untyped                    ;
; G2_HIGH                       ; 1                      ; Untyped                    ;
; G3_HIGH                       ; 1                      ; Untyped                    ;
; E0_HIGH                       ; 1                      ; Untyped                    ;
; E1_HIGH                       ; 1                      ; Untyped                    ;
; E2_HIGH                       ; 1                      ; Untyped                    ;
; E3_HIGH                       ; 1                      ; Untyped                    ;
; L0_LOW                        ; 1                      ; Untyped                    ;
; L1_LOW                        ; 1                      ; Untyped                    ;
; G0_LOW                        ; 1                      ; Untyped                    ;
; G1_LOW                        ; 1                      ; Untyped                    ;
; G2_LOW                        ; 1                      ; Untyped                    ;
; G3_LOW                        ; 1                      ; Untyped                    ;
; E0_LOW                        ; 1                      ; Untyped                    ;
; E1_LOW                        ; 1                      ; Untyped                    ;
; E2_LOW                        ; 1                      ; Untyped                    ;
; E3_LOW                        ; 1                      ; Untyped                    ;
; L0_INITIAL                    ; 1                      ; Untyped                    ;
; L1_INITIAL                    ; 1                      ; Untyped                    ;
; G0_INITIAL                    ; 1                      ; Untyped                    ;
; G1_INITIAL                    ; 1                      ; Untyped                    ;
; G2_INITIAL                    ; 1                      ; Untyped                    ;
; G3_INITIAL                    ; 1                      ; Untyped                    ;
; E0_INITIAL                    ; 1                      ; Untyped                    ;
; E1_INITIAL                    ; 1                      ; Untyped                    ;
; E2_INITIAL                    ; 1                      ; Untyped                    ;
; E3_INITIAL                    ; 1                      ; Untyped                    ;
; L0_MODE                       ; BYPASS                 ; Untyped                    ;
; L1_MODE                       ; BYPASS                 ; Untyped                    ;
; G0_MODE                       ; BYPASS                 ; Untyped                    ;
; G1_MODE                       ; BYPASS                 ; Untyped                    ;
; G2_MODE                       ; BYPASS                 ; Untyped                    ;
; G3_MODE                       ; BYPASS                 ; Untyped                    ;
; E0_MODE                       ; BYPASS                 ; Untyped                    ;
; E1_MODE                       ; BYPASS                 ; Untyped                    ;
; E2_MODE                       ; BYPASS                 ; Untyped                    ;
; E3_MODE                       ; BYPASS                 ; Untyped                    ;
; L0_PH                         ; 0                      ; Untyped                    ;
; L1_PH                         ; 0                      ; Untyped                    ;
; G0_PH                         ; 0                      ; Untyped                    ;
; G1_PH                         ; 0                      ; Untyped                    ;
; G2_PH                         ; 0                      ; Untyped                    ;
; G3_PH                         ; 0                      ; Untyped                    ;
; E0_PH                         ; 0                      ; Untyped                    ;
; E1_PH                         ; 0                      ; Untyped                    ;
; E2_PH                         ; 0                      ; Untyped                    ;
; E3_PH                         ; 0                      ; Untyped                    ;
; M_PH                          ; 0                      ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; CLK0_COUNTER                  ; G0                     ; Untyped                    ;
; CLK1_COUNTER                  ; G0                     ; Untyped                    ;
; CLK2_COUNTER                  ; G0                     ; Untyped                    ;
; CLK3_COUNTER                  ; G0                     ; Untyped                    ;
; CLK4_COUNTER                  ; G0                     ; Untyped                    ;
; CLK5_COUNTER                  ; G0                     ; Untyped                    ;
; CLK6_COUNTER                  ; E0                     ; Untyped                    ;
; CLK7_COUNTER                  ; E1                     ; Untyped                    ;
; CLK8_COUNTER                  ; E2                     ; Untyped                    ;
; CLK9_COUNTER                  ; E3                     ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; M_TIME_DELAY                  ; 0                      ; Untyped                    ;
; N_TIME_DELAY                  ; 0                      ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                    ;
; VCO_POST_SCALE                ; 0                      ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                 ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                    ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                    ;
; DEVICE_FAMILY                 ; MAX 10                 ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE             ;
+-------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INSTRUCTION_MEMORY:IM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; inst_init6.mif       ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_1hb1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_MEMORY:DATA_MEM|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------+
; Parameter Name                     ; Value                  ; Type                                ;
+------------------------------------+------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                             ;
; WIDTH_A                            ; 32                     ; Signed Integer                      ;
; WIDTHAD_A                          ; 5                      ; Signed Integer                      ;
; NUMWORDS_A                         ; 32                     ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                             ;
; WIDTH_B                            ; 1                      ; Untyped                             ;
; WIDTHAD_B                          ; 1                      ; Untyped                             ;
; NUMWORDS_B                         ; 1                      ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; M9K                    ; Untyped                             ;
; BYTE_SIZE                          ; 8                      ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                             ;
; INIT_FILE                          ; DATA_MEMORY.mif        ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                             ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_r4k1        ; Untyped                             ;
+------------------------------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 78                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 77                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 257                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 78                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll1:pll1_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; INSTRUCTION_MEMORY:IM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 32                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; DATA_MEMORY:DATA_MEM|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 32                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DATA_MEMORY:DATA_MEM"                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "FOUR_TO_ONE_MUX_32BIT:MUX_2" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; data3 ; Input ; Info     ; Stuck at GND                 ;
+-------+-------+----------+------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "FOUR_TO_ONE_MUX_32BIT:MUX_1" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; data3 ; Input ; Info     ; Stuck at GND                 ;
+-------+-------+----------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONTROL_UNIT:CTRL_UNT"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; MemRead ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BPU:bpu|SIGN_EXTENTION:SIGN_EXT"                                                                                                                                                             ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; signed_D       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; signed_D[-1]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; ext_imm[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 77                  ; 78               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ff         ; 1405                        ;
;     CLR               ; 251                         ;
;     CLR SCLR SLD      ; 16                          ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 1007                        ;
;     ENA CLR           ; 117                         ;
;     ENA CLR SLD       ; 5                           ;
;     plain             ; 5                           ;
; cycloneiii_lcell_comb ; 2602                        ;
;     arith             ; 98                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 97                          ;
;     normal            ; 2504                        ;
;         2 data inputs ; 132                         ;
;         3 data inputs ; 260                         ;
;         4 data inputs ; 2112                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 16.10                       ;
; Average LUT depth     ; 7.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                   ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+
; Name                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                  ; Details ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+
; BPU:bpu|ghr_E[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[0]                                              ; N/A     ;
; BPU:bpu|ghr_E[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[0]                                              ; N/A     ;
; BPU:bpu|ghr_E[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[1]                                              ; N/A     ;
; BPU:bpu|ghr_E[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[1]                                              ; N/A     ;
; BPU:bpu|ghr_E[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[2]                                              ; N/A     ;
; BPU:bpu|ghr_E[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[2]                                              ; N/A     ;
; BPU:bpu|ghr_E[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[3]                                              ; N/A     ;
; BPU:bpu|ghr_E[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[3]                                              ; N/A     ;
; BPU:bpu|ghr_E[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[4]                                              ; N/A     ;
; BPU:bpu|ghr_E[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[4]                                              ; N/A     ;
; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|actual_outcome ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Branch_decision:Bd|Mux0~3                                                          ; N/A     ;
; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|actual_outcome ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Branch_decision:Bd|Mux0~3                                                          ; N/A     ;
; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|flush          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|flush~1                                          ; N/A     ;
; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|flush          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|flush~1                                          ; N/A     ;
; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|prediction     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|prediction_E                                          ; N/A     ;
; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|prediction     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|prediction_E                                          ; N/A     ;
; PC[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[0]                                                                              ; N/A     ;
; PC[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[0]                                                                              ; N/A     ;
; PC[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[1]                                                                              ; N/A     ;
; PC[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[1]                                                                              ; N/A     ;
; PC[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[2]                                                                              ; N/A     ;
; PC[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[2]                                                                              ; N/A     ;
; PC[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[3]                                                                              ; N/A     ;
; PC[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[3]                                                                              ; N/A     ;
; PC[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[4]                                                                              ; N/A     ;
; PC[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[4]                                                                              ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][0]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][0]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][10]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][10]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][11]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][11]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][12]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][12]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][13]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][13]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][14]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][14]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][15]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][15]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][16]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][16]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][17]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][17]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][18]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][18]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][19]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][19]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][1]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][1]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][20]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][20]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][21]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][21]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][22]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][22]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][23]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][23]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][24]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][24]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][25]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][25]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][26]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][26]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][27]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][27]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][28]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][28]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][29]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][29]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][2]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][2]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][30]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][30]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][31]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][31]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][3]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][3]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][4]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][4]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][5]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][5]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][6]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][6]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][7]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][7]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][8]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][8]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][9]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[1][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[1][9]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][0]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][0]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][10]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][10]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][11]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][11]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][12]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][12]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][13]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][13]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][14]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][14]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][15]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][15]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][16]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][16]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][17]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][17]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][18]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][18]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][19]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][19]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][1]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][1]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][20]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][20]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][21]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][21]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][22]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][22]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][23]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][23]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][24]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][24]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][25]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][25]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][26]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][26]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][27]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][27]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][28]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][28]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][29]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][29]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][2]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][2]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][30]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][30]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][31]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][31]                                            ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][3]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][3]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][4]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][4]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][5]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][5]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][6]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][6]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][7]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][7]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][8]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][8]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][9]                                             ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[9][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[9][9]                                             ; N/A     ;
; pll1:pll1_inst|c0                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; reset                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                              ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Feb 08 03:34:40 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LastPipelineBeforeOOO -c Full_pipline
Warning (125092): Tcl Script File clktrial2.qip not found
    Info (125063): set_global_assignment -name QIP_FILE clktrial2.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12248): Elaborating Platform Designer system entity "clktrial1.qsys"
Info (12250): 2024.02.08.02:34:50 Progress: Loading procbeforeooo/clktrial1.qsys
Info (12250): 2024.02.08.02:34:51 Progress: Reading input file
Info (12250): 2024.02.08.02:34:51 Progress: Adding clock_source_0 [altera_avalon_clock_source 20.1]
Info (12250): Altera_avalon_clock_source: Preferred Simulation Language is set to None.
Info (12250): 2024.02.08.02:34:51 Progress: Parameterizing module clock_source_0
Info (12250): 2024.02.08.02:34:51 Progress: Building connections
Info (12250): 2024.02.08.02:34:51 Progress: Parameterizing connections
Info (12250): 2024.02.08.02:34:51 Progress: Validating
Info (12250): 2024.02.08.02:34:51 Progress: Done reading input file
Info (12250): Clktrial1.clock_source_0: Elaborate: altera_clock_source
Info (12250): Clktrial1.clock_source_0:            $Revision: #1 $
Info (12250): Clktrial1.clock_source_0:            $Date: 2019/10/06 $
Info (12250): Clktrial1: Generating clktrial1 "clktrial1" for QUARTUS_SYNTH
Info (12250): Clock_source_0: "clktrial1" instantiated altera_avalon_clock_source "clock_source_0"
Info (12250): Clktrial1: Done "clktrial1" with 2 modules, 3 files
Info (12249): Finished elaborating Platform Designer system entity "clktrial1.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file clktrial2/synthesis/clktrial2.v
    Info (12023): Found entity 1: clktrial2 File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial2/synthesis/clktrial2.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file clktrial2/synthesis/submodules/verbosity_pkg.sv
    Info (12022): Found design unit 1: verbosity_pkg (SystemVerilog) (clktrial2) File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial2/synthesis/submodules/verbosity_pkg.sv Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file clktrial2/synthesis/submodules/altera_avalon_clock_source.sv
    Info (12023): Found entity 1: altera_avalon_clock_source File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial2/synthesis/submodules/altera_avalon_clock_source.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file clktrial1/clktrial1_bb.v
    Info (12023): Found entity 1: clktrial1 File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/clktrial1_bb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clktrial1/synthesis/clktrial1.v
    Info (12023): Found entity 1: clktrial1 File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/synthesis/clktrial1.v Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file clktrial1/synthesis/submodules/verbosity_pkg.sv
Info (12021): Found 1 design units, including 1 entities, in source file clktrial1/synthesis/submodules/altera_avalon_clock_source.sv
    Info (12023): Found entity 1: altera_avalon_clock_source File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/synthesis/submodules/altera_avalon_clock_source.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file two_to_one_mux_32bit.v
    Info (12023): Found entity 1: TWO_TO_ONE_MUX_32BIT File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/TWO_TO_ONE_MUX_32BIT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file two_to_one_mux_5bit.v
    Info (12023): Found entity 1: TWO_TO_ONE_MUX_5BIT File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/TWO_TO_ONE_MUX_5BIT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/testbench.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sign_extention.v
    Info (12023): Found entity 1: SIGN_EXTENTION File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/SIGN_EXTENTION.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: REGISTER_FILE File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/REGISTER_FILE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_mips_processor.v
    Info (12023): Found entity 1: PIPELINE_MIPS_PROCESSOR File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pht.v
    Info (12023): Found entity 1: PHT File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PHT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_writeback_reg.v
    Info (12023): Found entity 1: MEM_WRITEBACK_REG File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/MEM_WRITEBACK_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_fetch_reg.v
    Info (12023): Found entity 1: INSTRUCTION_FETCH_REG File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_FETCH_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_excute_reg.v
    Info (12023): Found entity 1: INSTRUCTION_EXCUTE_REG File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_EXCUTE_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_decode_reg.v
    Info (12023): Found entity 1: INSTRUCTION_DECODE_REG File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_DECODE_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_control_unit.v
    Info (12023): Found entity 1: HAZARD_CONTROL_UNIT File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/HAZARD_CONTROL_UNIT.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file fuqaha.v
    Info (12023): Found entity 1: fetch_Cycle File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/fuqaha.v Line: 1
    Info (12023): Found entity 2: Inst_mem File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/fuqaha.v Line: 62
    Info (12023): Found entity 3: Pc File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/fuqaha.v Line: 95
    Info (12023): Found entity 4: Mux2_to1 File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/fuqaha.v Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file four_to_one_mux_32bit.v
    Info (12023): Found entity 1: FOUR_TO_ONE_MUX_32BIT File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/FOUR_TO_ONE_MUX_32BIT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: CONTROL_UNIT File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/CONTROL_UNIT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file btaaddr.v
    Info (12023): Found entity 1: BTAaddr File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/BTAaddr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branch_detector.v
    Info (12023): Found entity 1: branch_detector File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/branch_detector.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file branch_decision.v
    Info (12023): Found entity 1: Branch_decision File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/Branch_decision.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bpu.v
    Info (12023): Found entity 1: BPU File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/BPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file globalhistoryregister.v
    Info (12023): Found entity 1: GlobalHistoryRegister File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/GlobalHistoryRegister.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: INSTRUCTION_MEMORY File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_MEMORY.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: DATA_MEMORY File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/DATA_MEMORY.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clk_forsample.v
    Info (12023): Found entity 1: clk_forsample File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/clk_forsample.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: pll1 File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/pll1.v Line: 40
Info (15248): File "c:/users/asus/desktop/comptition/procbeforeooo/db/ip/clktrial1/clktrial1.v" is a duplicate of already analyzed file "C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/synthesis/clktrial1.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/clktrial1/clktrial1.v
Info (15248): File "c:/users/asus/desktop/comptition/procbeforeooo/db/ip/clktrial1/submodules/altera_avalon_clock_source.sv" is a duplicate of already analyzed file "C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/synthesis/submodules/altera_avalon_clock_source.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/clktrial1/submodules/altera_avalon_clock_source.sv
Info (15248): File "c:/users/asus/desktop/comptition/procbeforeooo/db/ip/clktrial1/submodules/verbosity_pkg.sv" is a duplicate of already analyzed file "C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/synthesis/submodules/verbosity_pkg.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/clktrial1/submodules/verbosity_pkg.sv
Info (12127): Elaborating entity "PIPELINE_MIPS_PROCESSOR" for the top level hierarchy
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:pll1_inst" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 11
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:pll1_inst|altpll:altpll_component" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/pll1.v Line: 91
Info (12130): Elaborated megafunction instantiation "pll1:pll1_inst|altpll:altpll_component" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/pll1.v Line: 91
Info (12133): Instantiated megafunction "pll1:pll1_inst|altpll:altpll_component" with the following parameter: File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/pll1.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/pll1_altpll.v Line: 30
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "BPU" for hierarchy "BPU:bpu" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 59
Info (12128): Elaborating entity "branch_detector" for hierarchy "BPU:bpu|branch_detector:bd" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/BPU.v Line: 24
Info (12128): Elaborating entity "PHT" for hierarchy "BPU:bpu|PHT:pht" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/BPU.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at PHT.v(31): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PHT.v Line: 31
Info (12128): Elaborating entity "GlobalHistoryRegister" for hierarchy "BPU:bpu|PHT:pht|GlobalHistoryRegister:GHR" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PHT.v Line: 25
Info (12128): Elaborating entity "SIGN_EXTENTION" for hierarchy "BPU:bpu|SIGN_EXTENTION:SIGN_EXT" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/BPU.v Line: 28
Info (12128): Elaborating entity "BTAaddr" for hierarchy "BPU:bpu|BTAaddr:BTA_addr" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/BPU.v Line: 30
Info (12128): Elaborating entity "INSTRUCTION_MEMORY" for hierarchy "INSTRUCTION_MEMORY:IM" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 62
Info (12128): Elaborating entity "altsyncram" for hierarchy "INSTRUCTION_MEMORY:IM|altsyncram:altsyncram_component" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_MEMORY.v Line: 82
Info (12130): Elaborated megafunction instantiation "INSTRUCTION_MEMORY:IM|altsyncram:altsyncram_component" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_MEMORY.v Line: 82
Info (12133): Instantiated megafunction "INSTRUCTION_MEMORY:IM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_MEMORY.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "inst_init6.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1hb1.tdf
    Info (12023): Found entity 1: altsyncram_1hb1 File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/altsyncram_1hb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1hb1" for hierarchy "INSTRUCTION_MEMORY:IM|altsyncram:altsyncram_component|altsyncram_1hb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "INSTRUCTION_FETCH_REG" for hierarchy "INSTRUCTION_FETCH_REG:IF_ID_REG" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 66
Info (12128): Elaborating entity "CONTROL_UNIT" for hierarchy "CONTROL_UNIT:CTRL_UNT" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 70
Info (12128): Elaborating entity "REGISTER_FILE" for hierarchy "REGISTER_FILE:REG_FILE" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 72
Info (12128): Elaborating entity "INSTRUCTION_DECODE_REG" for hierarchy "INSTRUCTION_DECODE_REG:ID_EX" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 78
Info (12128): Elaborating entity "FOUR_TO_ONE_MUX_32BIT" for hierarchy "FOUR_TO_ONE_MUX_32BIT:MUX_1" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 82
Info (12128): Elaborating entity "TWO_TO_ONE_MUX_32BIT" for hierarchy "TWO_TO_ONE_MUX_32BIT:MUX_3" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 86
Info (12128): Elaborating entity "TWO_TO_ONE_MUX_5BIT" for hierarchy "TWO_TO_ONE_MUX_5BIT:MUX_4" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 88
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_UNIT" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 90
Info (12128): Elaborating entity "Branch_decision" for hierarchy "Branch_decision:Bd" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 92
Info (12128): Elaborating entity "INSTRUCTION_EXCUTE_REG" for hierarchy "INSTRUCTION_EXCUTE_REG:IE_MEM_REG" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 98
Info (12128): Elaborating entity "DATA_MEMORY" for hierarchy "DATA_MEMORY:DATA_MEM" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 102
Info (12128): Elaborating entity "altsyncram" for hierarchy "DATA_MEMORY:DATA_MEM|altsyncram:altsyncram_component" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/DATA_MEMORY.v Line: 86
Info (12130): Elaborated megafunction instantiation "DATA_MEMORY:DATA_MEM|altsyncram:altsyncram_component" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/DATA_MEMORY.v Line: 86
Info (12133): Instantiated megafunction "DATA_MEMORY:DATA_MEM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/DATA_MEMORY.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DATA_MEMORY.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r4k1.tdf
    Info (12023): Found entity 1: altsyncram_r4k1 File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/altsyncram_r4k1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r4k1" for hierarchy "DATA_MEMORY:DATA_MEM|altsyncram:altsyncram_component|altsyncram_r4k1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MEM_WRITEBACK_REG" for hierarchy "MEM_WRITEBACK_REG:M_W_REG" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 106
Info (12128): Elaborating entity "HAZARD_CONTROL_UNIT" for hierarchy "HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT" File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v Line: 117
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_im14.tdf
    Info (12023): Found entity 1: altsyncram_im14 File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/altsyncram_im14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_n7c.tdf
    Info (12023): Found entity 1: mux_n7c File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/mux_n7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_grh.tdf
    Info (12023): Found entity 1: cntr_grh File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cntr_grh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf
    Info (12023): Found entity 1: cmpr_jrb File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cmpr_jrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf
    Info (12023): Found entity 1: cntr_cki File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cntr_cki.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7rh.tdf
    Info (12023): Found entity 1: cntr_7rh File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cntr_7rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.02.08.02:35:00 Progress: Loading sld61cfea6c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61cfea6c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/ASUS/Desktop/comptition/procbeforeooo/PHT.v Line: 37
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 24 assignments for entity "altera_avalon_clock_source" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "clktrial1" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "clktrial2" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/ASUS/Desktop/comptition/procbeforeooo/Full_pipline.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 188 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5625 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 5475 logic cells
    Info (21064): Implemented 142 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4920 megabytes
    Info: Processing ended: Thu Feb 08 03:35:13 2024
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ASUS/Desktop/comptition/procbeforeooo/Full_pipline.map.smsg.


