#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Mon Nov  4 13:33:26 2019
# Process ID: 8016
# Current directory: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23336 C:\Users\ASUS\Desktop\JI\2 SOPHOMORE\19 FALL\VE270\lab5\lab5.xpr
# Log file: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/vivado.log
# Journal file: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.xpr}
update_compile_order -fileset sources_1
launch_simulation
source sim.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close [ open {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div1.v} w ]
add_files {{C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div1.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div500.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div500.v}}
update_compile_order -fileset sources_1
close_sim
close [ open {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div_500.v} w ]
add_files {{C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div_500.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source sim.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source sim.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source sim.tcl
close_sim
launch_simulation
source sim.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source sim.tcl
close_sim
launch_simulation
source sim.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {C0[6]} {C0[5]} {C0[4]} {C0[3]} {C0[2]} {C0[1]} {C0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {C1[6]} {C1[5]} {C1[4]} {C1[3]} {C1[2]} {C1[1]} {C1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {C2[6]} {C2[5]} {C2[4]} {C2[3]} {C2[2]} {C2[1]} {C2[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {C3[6]} {C3[5]} {C3[4]} {C3[3]} {C3[2]} {C3[1]} {C3[0]}]]
place_ports {A[3]} W4
place_ports {A[2]} V4
place_ports {A[1]} U4
place_ports {A[0]} U2
place_ports {C0[6]} W7
place_ports {C0[5]} W6
place_ports {C0[4]} U8
place_ports {C0[3]} V8
place_ports {C0[2]} U5
place_ports {C0[1]} V5
place_ports {C0[0]} U7
startgroup
set_property package_pin "" [get_ports [list  {C0[6]}]]
place_ports {C1[6]} W7
endgroup
file mkdir {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/constrs_1/new}
close [ open {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/constrs_1/new/LAB5.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/constrs_1/new/LAB5.xdc}}
set_property target_constrs_file {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/constrs_1/new/LAB5.xdc} [current_fileset -constrset]
save_constraints -force
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close [ open {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/mux.v} w ]
add_files {{C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/mux.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {C[6]} {C[5]} {C[4]} {C[3]} {C[2]} {C[1]} {C[0]}]]
place_ports {C[6]} W7
place_ports {C[5]} W6
place_ports {C[4]} U8
place_ports {C[3]} V8
place_ports {C[2]} U5
place_ports {C[1]} V5
place_ports {C[0]} U7
place_ports clk W5
place_ports rst U18
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/lab5.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_hw_manager
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/lab5.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
