#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Dec 16 17:10:32 2023
# Process ID: 30224
# Current directory: C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16884 C:\Users\alexm\OneDrive\Documents\uni\CS351\test-project\test3\test3.xpr
# Log file: C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/vivado.log
# Journal file: C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3\vivado.jou
# Running On: alex-yoga, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14702 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1598.867 ; gain = 421.414
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1649.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1649.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1670.520 ; gain = 20.793
add_force {/top/sysclk} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/top/rst} -radix bin {1 0ns} -cancel_after 50ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Dec 16 17:24:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.runs/synth_1/runme.log
[Sat Dec 16 17:24:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-07:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2709.367 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81D6AA
set_property PROGRAM.FILE {C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation -mode post-implementation -type functional
Command: launch_simulation  -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [Device 21-403] Loading part xc7z020clg400-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2709.367 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2825.867 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2825.867 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2825.867 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2825.867 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2825.867 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2825.867 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2825.867 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2825.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2997.203 ; gain = 287.836
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/impl/func/xsim/top_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/impl/func/xsim/top_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/impl/func/xsim/top_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/impl/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_func_impl xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_func_impl xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4(INIT=16'b0111111110000000)
Compiling module unisims_ver.LUT6(INIT=64'b111101111111111111...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_func_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2997.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_func_impl -key {Post-Implementation:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3027.234 ; gain = 317.867
run 10000 ns
run 10000 ns
add_force {/top/sysclk} -radix bin {1 0ns} {- 5000ps} -repeat_every 10000ps
ERROR: [Common 17-170] Unknown option '- 5000ps', please type 'add_force -help' for usage info.
add_force {/top/sysclk} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/top/sw} -radix bin {1 0ns}
run 10000 ns
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance top.inst_new_clk.inst.mmcm_adv_inst 
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
add_force {/top/rst} -radix hex {1 0ns} -cancel_after 50ns
run 10000 ns
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance top.inst_new_clk.inst.mmcm_adv_inst 
run 10000 ns
run 10000 ns
run 10000 ns
add_force {/top/rst} -radix hex {1 0ns} -cancel_after 50ns
run 10000 ns
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance top.inst_new_clk.inst.mmcm_adv_inst 
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
add_force {/top/rst} -radix bin {0 0ns}
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
run 40000 ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Dec 16 17:47:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.runs/synth_1/runme.log
[Sat Dec 16 17:47:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 17:51:03 2023...
