// Seed: 3434906379
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wand id_0
    , id_15,
    input tri0 id_1,
    output logic id_2,
    input wand id_3,
    output logic id_4,
    output uwire id_5,
    input wand id_6,
    input supply1 id_7,
    output wor id_8,
    input tri0 id_9,
    output wand id_10,
    output uwire id_11,
    input uwire id_12,
    output wor id_13
);
  always
    if ((1) ? id_9 ? id_3 : 1 : (1) & 1 ? id_0 : 1 == 1) begin
      id_2 <= 1;
    end else id_4 <= 1;
  module_0();
endmodule
