/*
 * Copyright (C) 2013 Spreadtrum Communications Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 *************************************************
 * Automatically generated C header: do not edit *
 *************************************************
 */

#ifndef __ANA_REGS_GLB_H__
#define __ANA_REGS_GLB_H__

#define ANA_REGS_GLB

/* registers definitions for controller ANA_REGS_GLB */
#define ANA_REG_GLB_APB_EB0             SCI_ADDR(ANA_REGS_GLB_BASE, 0x0000)
#define ANA_REG_GLB_APB_EB1             SCI_ADDR(ANA_REGS_GLB_BASE, 0x000C)
#define ANA_REG_GLB_APB_RST             SCI_ADDR(ANA_REGS_GLB_BASE, 0x0018)
#define ANA_REG_GLB_ARCH_EN             SCI_ADDR(ANA_REGS_GLB_BASE, 0x0024)
#define ANA_REG_GLB_LDO_PD_SET          SCI_ADDR(ANA_REGS_GLB_BASE, 0x0028)
#define ANA_REG_GLB_LDO_PD_RST          SCI_ADDR(ANA_REGS_GLB_BASE, 0x002C)
#define ANA_REG_GLB_LDO_PD_CTRL0        SCI_ADDR(ANA_REGS_GLB_BASE, 0x0030)
#define ANA_REG_GLB_LDO_PD_CTRL1        SCI_ADDR(ANA_REGS_GLB_BASE, 0x0034)
#define ANA_REG_GLB_LDO_VCTRL0          SCI_ADDR(ANA_REGS_GLB_BASE, 0x0038)
#define ANA_REG_GLB_LDO_VCTRL1          SCI_ADDR(ANA_REGS_GLB_BASE, 0x003C)
#define ANA_REG_GLB_LDO_VCTRL2          SCI_ADDR(ANA_REGS_GLB_BASE, 0x0040)
#define ANA_REG_GLB_LDO_VCTRL3          SCI_ADDR(ANA_REGS_GLB_BASE, 0x0044)
#define ANA_REG_GLB_LDO_VCTRL4          SCI_ADDR(ANA_REGS_GLB_BASE, 0x0048)
#define ANA_REG_GLB_LDO_VCTRL5          SCI_ADDR(ANA_REGS_GLB_BASE, 0x004C)
#define ANA_REG_GLB_LDO_AP_SLP_CTRL0    SCI_ADDR(ANA_REGS_GLB_BASE, 0x0050)
#define ANA_REG_GLB_LDO_AP_SLP_CTRL1    SCI_ADDR(ANA_REGS_GLB_BASE, 0x0054)
#define ANA_REG_GLB_LDO_CP_SLP_CTRL0    SCI_ADDR(ANA_REGS_GLB_BASE, 0x0058)
#define ANA_REG_GLB_LDO_CP_SLP_CTRL1    SCI_ADDR(ANA_REGS_GLB_BASE, 0x005C)
#define ANA_REG_GLB_LDO_DEEP_SLP_CTRL0  SCI_ADDR(ANA_REGS_GLB_BASE, 0x0060)
#define ANA_REG_GLB_LDO_DEEP_SLP_CTRL1  SCI_ADDR(ANA_REGS_GLB_BASE, 0x0064)
#define ANA_REG_GLB_LDO_XTL_SLP_CTRL0   SCI_ADDR(ANA_REGS_GLB_BASE, 0x0068)
#define ANA_REG_GLB_LDO_XTL_SLP_CTRL1   SCI_ADDR(ANA_REGS_GLB_BASE, 0x006C)
#define ANA_REG_GLB_SLP_LDO_LP_CTRL0    SCI_ADDR(ANA_REGS_GLB_BASE, 0x0070)
#define ANA_REG_GLB_SLP_LDO_LP_CTRL1    SCI_ADDR(ANA_REGS_GLB_BASE, 0x0074)
#define ANA_REG_GLB_SLP_XTL_LDO_LP_CTRL0 SCI_ADDR(ANA_REGS_GLB_BASE, 0x0078)
#define ANA_REG_GLB_SLP_XTL_LDO_LP_CTRL1 SCI_ADDR(ANA_REGS_GLB_BASE, 0x007C)
#define ANA_REG_GLB_LDO_SLP_CTRL        SCI_ADDR(ANA_REGS_GLB_BASE, 0x0080)
#define ANA_REG_GLB_ADDIO_CTRL0         SCI_ADDR(ANA_REGS_GLB_BASE, 0x0084)
#define ANA_REG_GLB_AUDIO_CTRL1         SCI_ADDR(ANA_REGS_GLB_BASE, 0x0088)
#define ANA_REG_GLB_CHGR_CTRL0          SCI_ADDR(ANA_REGS_GLB_BASE, 0x008C)
#define ANA_REG_GLB_CHGR_CTRL1          SCI_ADDR(ANA_REGS_GLB_BASE, 0x0090)
#define ANA_REG_GLB_VIBRATOR_CTRL0      SCI_ADDR(ANA_REGS_GLB_BASE, 0x0094)
#define ANA_REG_GLB_VIBRATOR_CTRL1      SCI_ADDR(ANA_REGS_GLB_BASE, 0x0098)
#define ANA_REG_GLB_VIBRATOR_CTRL2      SCI_ADDR(ANA_REGS_GLB_BASE, 0x009C)
#define ANA_REG_GLB_VIBR_WR_PROT        SCI_ADDR(ANA_REGS_GLB_BASE, 0x00A0)
#define ANA_REG_GLB_MCU_WR_PROT         SCI_ADDR(ANA_REGS_GLB_BASE, 0x00A4)
#define ANA_REG_GLB_WR_PROT_STS         SCI_ADDR(ANA_REGS_GLB_BASE, 0x00A8)
#define ANA_REG_GLB_RTC_CTRL            SCI_ADDR(ANA_REGS_GLB_BASE, 0x00AC)
#define ANA_REG_GLB_RTC32K_OSC          SCI_ADDR(ANA_REGS_GLB_BASE, 0x00B0)
#define ANA_REG_GLB_KPLED_CTRL          SCI_ADDR(ANA_REGS_GLB_BASE, 0x00B4)
#define ANA_REG_GLB_XTL_WAIT            SCI_ADDR(ANA_REGS_GLB_BASE, 0x00B8)
#define ANA_REG_GLB_ANA_MIXED_CTRL      SCI_ADDR(ANA_REGS_GLB_BASE, 0x00BC)
#define ANA_REG_GLB_ANA_STATUS          SCI_ADDR(ANA_REGS_GLB_BASE, 0x00C0)
#define ANA_REG_GLB_WDG_RST_STATUS      SCI_ADDR(ANA_REGS_GLB_BASE, 0x00C4)
#define ANA_REG_GLB_POR_RST_STATUS      SCI_ADDR(ANA_REGS_GLB_BASE, 0x00C8)
#define ANA_REG_GLB_ALL_RST_STATUS      SCI_ADDR(ANA_REGS_GLB_BASE, 0x00CC)
#define ANA_REG_GLB_INT_GPI_DEBUG       SCI_ADDR(ANA_REGS_GLB_BASE, 0x00D0)
#define ANA_REG_GLB_HWRST_RTC           SCI_ADDR(ANA_REGS_GLB_BASE, 0x00D4)
#define ANA_REG_GLB_IF_SPR_CTRL         SCI_ADDR(ANA_REGS_GLB_BASE, 0x00D8)
#define ANA_REG_GLB_EFUSE_WR_PROT       SCI_ADDR(ANA_REGS_GLB_BASE, 0x00E0)
#define ANA_REG_GLB_EFUSE_CTRL          SCI_ADDR(ANA_REGS_GLB_BASE, 0x00E4)
#define ANA_REG_GLB_SLP_DLY_CNT         SCI_ADDR(ANA_REGS_GLB_BASE, 0x00F0)
#define ANA_REG_GLB_EXT_FLAG_CLR        SCI_ADDR(ANA_REGS_GLB_BASE, 0x00F4)
#define ANA_REG_GLB_POR_SRC_FLAG        SCI_ADDR(ANA_REGS_GLB_BASE, 0x00F8)
#define ANA_REG_GLB_PBINT_7S_CTRL       SCI_ADDR(ANA_REGS_GLB_BASE, 0x00FC)
#define ANA_REG_GLB_DCDC_CORE_CTRL0     SCI_ADDR(ANA_REGS_GLB_BASE, 0x0100)
#define ANA_REG_GLB_DCDC_CORE_CTRL1     SCI_ADDR(ANA_REGS_GLB_BASE, 0x0104)
#define ANA_REG_GLB_DCDC_CORE_CTRL2     SCI_ADDR(ANA_REGS_GLB_BASE, 0x0108)
#define ANA_REG_GLB_DCDC_CORE_CTRL3     SCI_ADDR(ANA_REGS_GLB_BASE, 0x010C)
#define ANA_REG_GLB_DCDC_OPT_CTRL       SCI_ADDR(ANA_REGS_GLB_BASE, 0x0114)
#define ANA_REG_GLB_DCDC_ARM_CTRL0      SCI_ADDR(ANA_REGS_GLB_BASE, 0x0118)
#define ANA_REG_GLB_DCDC_ARM_CTRL1      SCI_ADDR(ANA_REGS_GLB_BASE, 0x011C)
#define ANA_REG_GLB_DCDC_ARM_CTRL2      SCI_ADDR(ANA_REGS_GLB_BASE, 0x0120)
#define ANA_REG_GLB_DCDC_ARM_CTRL3      SCI_ADDR(ANA_REGS_GLB_BASE, 0x0124)
#define ANA_REG_GLB_DCDC_MEM_CTRL0      SCI_ADDR(ANA_REGS_GLB_BASE, 0x012C)
#define ANA_REG_GLB_DCDC_MEM_CTRL1      SCI_ADDR(ANA_REGS_GLB_BASE, 0x0130)
#define ANA_REG_GLB_DCDC_MEM_CTRL2      SCI_ADDR(ANA_REGS_GLB_BASE, 0x0134)
#define ANA_REG_GLB_DCDC_MEM_CTRL3      SCI_ADDR(ANA_REGS_GLB_BASE, 0x0138)
#define ANA_REG_GLB_WPA_DCDC_CTRL0      SCI_ADDR(ANA_REGS_GLB_BASE, 0x0140)
#define ANA_REG_GLB_WPA_DCDC_CTRL1      SCI_ADDR(ANA_REGS_GLB_BASE, 0x0144)
#define ANA_REG_GLB_WPA_DCDC_CTRL2      SCI_ADDR(ANA_REGS_GLB_BASE, 0x0148)
#define ANA_REG_GLB_DCDC_LP_EN          SCI_ADDR(ANA_REGS_GLB_BASE, 0x014C)
#define ANA_REG_GLB_DCDC_SLP_V          SCI_ADDR(ANA_REGS_GLB_BASE, 0x0150)
#define ANA_REG_GLB_LDO_TRIM0           SCI_ADDR(ANA_REGS_GLB_BASE, 0x0154)
#define ANA_REG_GLB_LDO_TRIM1           SCI_ADDR(ANA_REGS_GLB_BASE, 0x0158)
#define ANA_REG_GLB_LDO_TRIM2           SCI_ADDR(ANA_REGS_GLB_BASE, 0x015C)
#define ANA_REG_GLB_LDO_TRIM3           SCI_ADDR(ANA_REGS_GLB_BASE, 0x0160)
#define ANA_REG_GLB_LDO_TRIM4           SCI_ADDR(ANA_REGS_GLB_BASE, 0x0164)
#define ANA_REG_GLB_LDO_TRIM5           SCI_ADDR(ANA_REGS_GLB_BASE, 0x0168)
#define ANA_REG_GLB_LDO_TRIM6           SCI_ADDR(ANA_REGS_GLB_BASE, 0x016C)
#define ANA_REG_GLB_LDO_TRIM7           SCI_ADDR(ANA_REGS_GLB_BASE, 0x0170)
#define ANA_REG_GLB_LDO_TRIM8           SCI_ADDR(ANA_REGS_GLB_BASE, 0x0174)
#define ANA_REG_GLB_LDO_TRIM9           SCI_ADDR(ANA_REGS_GLB_BASE, 0x0178)
#define ANA_REG_GLB_LDO_CAL             SCI_ADDR(ANA_REGS_GLB_BASE, 0x017C)
#define ANA_REG_GLB_LDO_SW              SCI_ADDR(ANA_REGS_GLB_BASE, 0x0180)
#define ANA_REG_GLB_WHTLED_CTRL0        SCI_ADDR(ANA_REGS_GLB_BASE, 0x0188)
#define ANA_REG_GLB_WHTLED_CTRL1        SCI_ADDR(ANA_REGS_GLB_BASE, 0x018C)
#define ANA_REG_GLB_WHTLED_CTRL2        SCI_ADDR(ANA_REGS_GLB_BASE, 0x0190)
#define ANA_REG_GLB_WHTLED_CTRL3        SCI_ADDR(ANA_REGS_GLB_BASE, 0x0194)
#define ANA_REG_GLB_AFUSE_CTRL          SCI_ADDR(ANA_REGS_GLB_BASE, 0x01A0)
#define ANA_REG_GLB_AFUSE_OUT0          SCI_ADDR(ANA_REGS_GLB_BASE, 0x01A4)
#define ANA_REG_GLB_AFUSE_OUT1          SCI_ADDR(ANA_REGS_GLB_BASE, 0x01A8)
#define ANA_REG_GLB_AFUSE_OUT2          SCI_ADDR(ANA_REGS_GLB_BASE, 0x01AC)
#define ANA_REG_GLB_AFUSE_OUT3          SCI_ADDR(ANA_REGS_GLB_BASE, 0x01B0)
#define ANA_REG_GLB_SLP_AUD_PWR_PD_EN   SCI_ADDR(ANA_REGS_GLB_BASE, 0x01C0)
#define ANA_REG_GLB_CHIP_SLP_DB         SCI_ADDR(ANA_REGS_GLB_BASE, 0x01F0)
#define ANA_REG_GLB_ARM_MF              SCI_ADDR(ANA_REGS_GLB_BASE, 0x01F4)
#define ANA_REG_GLB_CHIP_ID_LOW         SCI_ADDR(ANA_REGS_GLB_BASE, 0x01F8)
#define ANA_REG_GLB_CHIP_ID_HIGH        SCI_ADDR(ANA_REGS_GLB_BASE, 0x01FC)

/* bits definitions for register ANA_REG_GLB_APB_EB0 */
#define BIT_ANA_CHGRWDG_EB              ( BIT(15) )
#define BIT_ANA_CLK_AUXAD_EB            ( BIT(14) )
#define BIT_ANA_CLK_ADC_EB              ( BIT(13) )
#define BIT_ANA_PINREG_EB               ( BIT(7) )
#define BIT_ANA_GPIO_EB                 ( BIT(6) )
#define BIT_ANA_ADC_EB                  ( BIT(5) )
#define BIT_ANA_TPC_EB                  ( BIT(4) )
#define BIT_ANA_EIC_EB                  ( BIT(3) )
#define BIT_ANA_WDG_EB                  ( BIT(2) )
#define BIT_ANA_RTC_EB                  ( BIT(1) )

/* bits definitions for register ANA_REG_GLB_APB_EB1 */
#define BIT_RTC_TPC_EB                  ( BIT(4) )
#define BIT_RTC_EIC_EB                  ( BIT(3) )
#define BIT_RTC_WDG_EB                  ( BIT(2) )
#define BIT_RTC_RTC_EB                  ( BIT(1) )
#define BIT_RTC_ARCH_EB                 ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_APB_RST */
#define BIT_ANA_PWM4_SOFT_RST           ( BIT(12) )
#define BIT_ANA_PWM3_SOFT_RST           ( BIT(11) )
#define BIT_ANA_PWM2_SOFT_RST           ( BIT(10) )
#define BIT_ANA_PWM1_SOFT_RST           ( BIT(9) )
#define BIT_ANA_PWM0_SOFT_RST           ( BIT(8) )
#define BIT_ANA_GPIO_SOFT_RST           ( BIT(7) )
#define BIT_ANA_EIC_SOFT_RST            ( BIT(6) )
#define BIT_ANA_TPC_SOFT_RST            ( BIT(5) )
#define BIT_ANA_AUXADC_SOFT_RST         ( BIT(4) )
#define BIT_ANA_WDG_SOFT_RST            ( BIT(3) )
#define BIT_ANA_RTC_SOFT_RST            ( BIT(0) )
#define BITS_PERI_SOFT_RST(_x_)         ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )

/* bits definitions for register ANA_REG_GLB_ARCH_EN */
#define BIT_ANA_ARCH_EB                 ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_PD_SET */
#define BIT_LDO_LPREF_PD                ( BIT(13) )
#define BIT_DCDC_MEM_PD                 ( BIT(12) )
#define BIT_DCDC_ARM_PD                 ( BIT(11) )
#define BIT_LDO_BPEMMIO                 ( BIT(10) )
#define BIT_LDO_BPEMMCORE               ( BIT(9) )
#define BIT_LDO_BPVDD25                 ( BIT(8) )
#define BIT_LDO_BPVDD18                 ( BIT(7) )
#define BIT_LDO_BPVDD28                 ( BIT(6) )
#define BIT_LDO_BPAVDDBB                ( BIT(5) )
#define BIT_LDO_BPRF1                   ( BIT(4) )
#define BIT_LDO_BPRF0                   ( BIT(3) )
#define BIT_LDO_BPMEM                   ( BIT(2) )
#define BIT_DCDC_CORE_PD                ( BIT(1) )
#define BIT_PDBG                        ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_PD_RST */
#define BIT_LDO_LPREF_PD_RST            ( BIT(13) )
#define BIT_DCDC_MEM_PD_RST             ( BIT(12) )
#define BIT_DCDC_ARM_PD_RST             ( BIT(11) )
#define BIT_LDO_BPEMMIO_RST             ( BIT(10) )
#define BIT_LDO_BPEMMCORE_RST           ( BIT(9) )
#define BIT_LDO_BPVDD25_RST             ( BIT(8) )
#define BIT_LDO_BPVDD18_RST             ( BIT(7) )
#define BIT_LDO_BPVDD28_RST             ( BIT(6) )
#define BIT_LDO_BPAVDDBB_RST            ( BIT(5) )
#define BIT_LDO_BPRF1_RST               ( BIT(4) )
#define BIT_LDO_BPRF0_RST               ( BIT(3) )
#define BIT_LDO_BPMEM_RST               ( BIT(2) )
#define BIT_DCDC_CORE_PD_RST            ( BIT(1) )
#define BIT_PDBG_RST                    ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_PD_CTRL0 */
#define BIT_LDO_BPSIM2_RST_AP           ( BIT(15) )
#define BIT_LDO_BPSIM2_AP               ( BIT(14) )
#define BIT_LDO_BPCAMA_RST              ( BIT(13) )
#define BIT_LDO_BPCAMA                  ( BIT(12) )
#define BIT_LDO_BPCAMD1_RST             ( BIT(11) )
#define BIT_LDO_BPCAMD1                 ( BIT(10) )
#define BIT_LDO_BPCAMD0_RST             ( BIT(9) )
#define BIT_LDO_BPCAMD0                 ( BIT(8) )
#define BIT_LDO_BPSIM1_RST_AP           ( BIT(7) )
#define BIT_LDO_BPSIM1_AP               ( BIT(6) )
#define BIT_LDO_BPSIM0_RST_AP           ( BIT(5) )
#define BIT_LDO_BPSIM0_AP               ( BIT(4) )
#define BIT_LDO_BPSDIO_RST              ( BIT(3) )
#define BIT_LDO_BPSDIO                  ( BIT(2) )
#define BIT_LDO_BPUSB_RST               ( BIT(1) )
#define BIT_LDO_BPUSB                   ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_PD_CTRL1 */
#define BIT_LDO_BPAMP_RST               ( BIT(7) )
#define BIT_LDO_BPAMP                   ( BIT(6) )
#define BIT_WPA_DCDC_PD_RST_AP          ( BIT(5) )
#define BIT_WPA_DCDC_PD_AP              ( BIT(4) )
#define BIT_LDO_BPWIF1_RST              ( BIT(3) )
#define BIT_LDO_BPWIF1                  ( BIT(2) )
#define BIT_LDO_BPWIF0_RST              ( BIT(1) )
#define BIT_LDO_BPWIF0                  ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_VCTRL0 */
#define BIT_LDO_AVDDBB_B1_RST           ( BIT(15) )
#define BIT_LDO_AVDDBB_B1               ( BIT(14) )
#define BIT_LDO_AVDDBB_B0_RST           ( BIT(13) )
#define BIT_LDO_AVDDBB_B0               ( BIT(12) )
#define BIT_LDO_RF1_B1_RST              ( BIT(11) )
#define BIT_LDO_RF1_B1                  ( BIT(10) )
#define BIT_LDO_RF1_B0_RST              ( BIT(9) )
#define BIT_LDO_RF1_B0                  ( BIT(8) )
#define BIT_LDO_RF0_B1_RST              ( BIT(7) )
#define BIT_LDO_RF0_B1                  ( BIT(6) )
#define BIT_LDO_RF0_B0_RST              ( BIT(5) )
#define BIT_LDO_RF0_B0                  ( BIT(4) )
#define BIT_LDO_RTC_B1_RST              ( BIT(3) )
#define BIT_LDO_RTC_B1                  ( BIT(2) )
#define BIT_LDO_RTC_B0_RST              ( BIT(1) )
#define BIT_LDO_RTC_B0                  ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_VCTRL1 */
#define BIT_LDO_SDIO_B1_RST             ( BIT(15) )
#define BIT_LDO_SDIO_B1                 ( BIT(14) )
#define BIT_LDO_SDIO_B0_RST             ( BIT(13) )
#define BIT_LDO_SDIO_B0                 ( BIT(12) )
#define BIT_LDO_SIM2_B1_RST_AP          ( BIT(11) )
#define BIT_LDO_SIM2_B1_AP              ( BIT(10) )
#define BIT_LDO_SIM2_B0_RST_AP          ( BIT(9) )
#define BIT_LDO_SIM2_B0_AP              ( BIT(8) )
#define BIT_LDO_SIM1_B1_RST_AP          ( BIT(7) )
#define BIT_LDO_SIM1_B1_AP              ( BIT(6) )
#define BIT_LDO_SIM1_B0_RST_AP          ( BIT(5) )
#define BIT_LDO_SIM1_B0_AP              ( BIT(4) )
#define BIT_LDO_SIM0_B1_RST_AP          ( BIT(3) )
#define BIT_LDO_SIM0_B1_AP              ( BIT(2) )
#define BIT_LDO_SIM0_B0_RST_AP          ( BIT(1) )
#define BIT_LDO_SIM0_B0_AP              ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_VCTRL2 */
#define BIT_LDO_USB_B1_RST              ( BIT(15) )
#define BIT_LDO_USB_B1                  ( BIT(14) )
#define BIT_LDO_USB_B0_RST              ( BIT(13) )
#define BIT_LDO_USB_B0                  ( BIT(12) )
#define BIT_LDO_CAMA_B1_RST             ( BIT(11) )
#define BIT_LDO_CAMA_B1                 ( BIT(10) )
#define BIT_LDO_CAMA_B0_RST             ( BIT(9) )
#define BIT_LDO_CAMA_B0                 ( BIT(8) )
#define BIT_LDO_CAMD1_B1_RST            ( BIT(7) )
#define BIT_LDO_CAMD1_B1                ( BIT(6) )
#define BIT_LDO_CAMD1_B0_RST            ( BIT(5) )
#define BIT_LDO_CAMD1_B0                ( BIT(4) )
#define BIT_LDO_CAMD0_B1_RST            ( BIT(3) )
#define BIT_LDO_CAMD0_B1                ( BIT(2) )
#define BIT_LDO_CAMD0_B0_RST            ( BIT(1) )
#define BIT_LDO_CAMD0_B0                ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_VCTRL3 */
#define BIT_LDO_WIF0_B1_RST             ( BIT(15) )
#define BIT_LDO_WIF0_B1                 ( BIT(14) )
#define BIT_LDO_WIF0_B0_RST             ( BIT(13) )
#define BIT_LDO_WIF0_B0                 ( BIT(12) )
#define BIT_LDO_VDD25_B1_RST            ( BIT(11) )
#define BIT_LDO_VDD25_B1                ( BIT(10) )
#define BIT_LDO_VDD25_B0_RST            ( BIT(9) )
#define BIT_LDO_VDD25_B0                ( BIT(8) )
#define BIT_LDO_VDD18_B1_RST            ( BIT(7) )
#define BIT_LDO_VDD18_B1                ( BIT(6) )
#define BIT_LDO_VDD18_B0_RST            ( BIT(5) )
#define BIT_LDO_VDD18_B0                ( BIT(4) )
#define BIT_LDO_VDD28_B1_RST            ( BIT(3) )
#define BIT_LDO_VDD28_B1                ( BIT(2) )
#define BIT_LDO_VDD28_B0_RST            ( BIT(1) )
#define BIT_LDO_VDD28_B0                ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_VCTRL4 */
#define BIT_LDO_EMMIO_B1_RST            ( BIT(15) )
#define BIT_LDO_EMMIO_B1                ( BIT(14) )
#define BIT_LDO_EMMIO_B0_RST            ( BIT(13) )
#define BIT_LDO_EMMIO_B0                ( BIT(12) )
#define BIT_LDO_EMMCORE_B1_RST          ( BIT(11) )
#define BIT_LDO_EMMCORE_B1              ( BIT(10) )
#define BIT_LDO_EMMCORE_B0_RST          ( BIT(9) )
#define BIT_LDO_EMMCORE_B0              ( BIT(8) )
#define BIT_LDO_AMP_B1_RST              ( BIT(7) )
#define BIT_LDO_AMP_B1                  ( BIT(6) )
#define BIT_LDO_AMP_B0_RST              ( BIT(5) )
#define BIT_LDO_AMP_B0                  ( BIT(4) )
#define BIT_LDO_WIF1_B1_RST             ( BIT(3) )
#define BIT_LDO_WIF1_B1                 ( BIT(2) )
#define BIT_LDO_WIF1_B0_RST             ( BIT(1) )
#define BIT_LDO_WIF1_B0                 ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_VCTRL5 */
#define BIT_LDO_MEM_B0_RST              ( BIT(1) )
#define BIT_LDO_MEM_B0                  ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_AP_SLP_CTRL0 */
#define BIT_SLP_AP_LDOAMP_PD_EN         ( BIT(14) )
#define BIT_SLP_AP_LDOVDD25_PD_EN       ( BIT(13) )
#define BIT_SLP_AP_LDOVDD18_PD_EN       ( BIT(12) )
#define BIT_SLP_AP_LDOVDD28_PD_EN       ( BIT(11) )
#define BIT_SLP_AP_LDOAVDDBB_PD_EN      ( BIT(10) )
#define BIT_SLP_AP_LDOSDIO_PD_EN        ( BIT(9) )
#define BIT_SLP_AP_LDOSIM2_PD_EN        ( BIT(8) )
#define BIT_SLP_AP_LDOCAMA_PD_EN        ( BIT(7) )
#define BIT_SLP_AP_LDOCAMD1_PD_EN       ( BIT(6) )
#define BIT_SLP_AP_LDOCAMD0_PD_EN       ( BIT(5) )
#define BIT_SLP_AP_LDOUSB_PD_EN         ( BIT(4) )
#define BIT_SLP_AP_LDOSIM1_PD_EN        ( BIT(3) )
#define BIT_SLP_AP_LDOSIM0_PD_EN        ( BIT(2) )
#define BIT_SLP_AP_LDORF1_PD_EN         ( BIT(1) )
#define BIT_SLP_AP_LDORF0_PD_EN         ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_AP_SLP_CTRL1 */
#define BIT_SLP_AP_LDOMEM_PD_EN         ( BIT(8) )
#define BIT_SLP_AP_LDOEMMIO_PD_EN       ( BIT(7) )
#define BIT_SLP_AP_LDOEMMCORE_PD_EN     ( BIT(6) )
#define BIT_SLP_AP_LDOWIF1_PD_EN        ( BIT(5) )
#define BIT_SLP_AP_LDOWIF0_PD_EN        ( BIT(4) )
#define BIT_SLP_AP_WPADCDC_PD_EN        ( BIT(3) )
#define BIT_SLP_AP_DCDCMEM_PD_EN        ( BIT(2) )
#define BIT_SLP_AP_DCDCARM_PD_EN        ( BIT(1) )
#define BIT_SLP_AP_DCDCCORE_PD_EN       ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_CP_SLP_CTRL0 */
#define BIT_SLP_CP_LDOAMP_PD_EN         ( BIT(14) )
#define BIT_SLP_CP_LDOVDD25_PD_EN       ( BIT(13) )
#define BIT_SLP_CP_LDOVDD18_PD_EN       ( BIT(12) )
#define BIT_SLP_CP_LDOVDD28_PD_EN       ( BIT(11) )
#define BIT_SLP_CP_LDOAVDDBB_PD_EN      ( BIT(10) )
#define BIT_SLP_CP_LDOSDIO_PD_EN        ( BIT(9) )
#define BIT_SLP_CP_LDOSIM2_PD_EN        ( BIT(8) )
#define BIT_SLP_CP_LDOCAMA_PD_EN        ( BIT(7) )
#define BIT_SLP_CP_LDOCAMD1_PD_EN       ( BIT(6) )
#define BIT_SLP_CP_LDOCAMD0_PD_EN       ( BIT(5) )
#define BIT_SLP_CP_LDOUSB_PD_EN         ( BIT(4) )
#define BIT_SLP_CP_LDOSIM1_PD_EN        ( BIT(3) )
#define BIT_SLP_CP_LDOSIM0_PD_EN        ( BIT(2) )
#define BIT_SLP_CP_LDORF1_PD_EN         ( BIT(1) )
#define BIT_SLP_CP_LDORF0_PD_EN         ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_CP_SLP_CTRL1 */
#define BIT_SLP_CP_LDOMEM_PD_EN         ( BIT(8) )
#define BIT_SLP_CP_LDOEMMIO_PD_EN       ( BIT(7) )
#define BIT_SLP_CP_LDOEMMCORE_PD_EN     ( BIT(6) )
#define BIT_SLP_CP_LDOWIF1_PD_EN        ( BIT(5) )
#define BIT_SLP_CP_LDOWIF0_PD_EN        ( BIT(4) )
#define BIT_SLP_CP_WPADCDC_PD_EN        ( BIT(3) )
#define BIT_SLP_CP_DCDCMEM_PD_EN        ( BIT(2) )
#define BIT_SLP_CP_DCDCARM_PD_EN        ( BIT(1) )
#define BIT_SLP_CP_DCDCCORE_PD_EN       ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_DEEP_SLP_CTRL0 */
#define BIT_DEEP_SLP_LDOAMP_PD_EN       ( BIT(14) )
#define BIT_DEEP_SLP_LDOVDD25_PD_EN     ( BIT(13) )
#define BIT_DEEP_SLP_LDOVDD18_PD_EN     ( BIT(12) )
#define BIT_DEEP_SLP_LDOVDD28_PD_EN     ( BIT(11) )
#define BIT_DEEP_SLP_LDOAVDDBB_PD_EN    ( BIT(10) )
#define BIT_DEEP_SLP_LDOSDIO_PD_EN      ( BIT(9) )
#define BIT_DEEP_SLP_LDOSIM2_PD_EN      ( BIT(8) )
#define BIT_DEEP_SLP_LDOCAMA_PD_EN      ( BIT(7) )
#define BIT_DEEP_SLP_LDOCAMD1_PD_EN     ( BIT(6) )
#define BIT_DEEP_SLP_LDOCAMD0_PD_EN     ( BIT(5) )
#define BIT_DEEP_SLP_LDOUSB_PD_EN       ( BIT(4) )
#define BIT_DEEP_SLP_LDOSIM1_PD_EN      ( BIT(3) )
#define BIT_DEEP_SLP_LDOSIM0_PD_EN      ( BIT(2) )
#define BIT_DEEP_SLP_LDORF1_PD_EN       ( BIT(1) )
#define BIT_DEEP_SLP_LDORF0_PD_EN       ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_DEEP_SLP_CTRL1 */
#define BIT_DEEP_SLP_LDOMEM_PD_EN       ( BIT(8) )
#define BIT_DEEP_SLP_LDOEMMIO_PD_EN     ( BIT(7) )
#define BIT_DEEP_SLP_LDOEMMCORE_PD_EN   ( BIT(6) )
#define BIT_DEEP_SLP_LDOWIF1_PD_EN      ( BIT(5) )
#define BIT_DEEP_SLP_LDOWIF0_PD_EN      ( BIT(4) )
#define BIT_DEEP_SLP_WPADCDC_PD_EN      ( BIT(3) )
#define BIT_DEEP_SLP_DCDCMEM_PD_EN      ( BIT(2) )
#define BIT_DEEP_SLP_DCDCARM_PD_EN      ( BIT(1) )
#define BIT_DEEP_SLP_DCDCCORE_PD_EN     ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_XTL_SLP_CTRL0 */
#define BIT_SLP_XTL_LDOAMP_PD_EN        ( BIT(14) )
#define BIT_SLP_XTL_LDOVDD25_PD_EN      ( BIT(13) )
#define BIT_SLP_XTL_LDOVDD18_PD_EN      ( BIT(12) )
#define BIT_SLP_XTL_LDOVDD28_PD_EN      ( BIT(11) )
#define BIT_SLP_XTL_LDOAVDDBB_PD_EN     ( BIT(10) )
#define BIT_SLP_XTL_LDOSDIO_PD_EN       ( BIT(9) )
#define BIT_SLP_XTL_LDOSIM2_PD_EN       ( BIT(8) )
#define BIT_SLP_XTL_LDOCAMA_PD_EN       ( BIT(7) )
#define BIT_SLP_XTL_LDOCAMD1_PD_EN      ( BIT(6) )
#define BIT_SLP_XTL_LDOCAMD0_PD_EN      ( BIT(5) )
#define BIT_SLP_XTL_LDOUSB_PD_EN        ( BIT(4) )
#define BIT_SLP_XTL_LDOSIM1_PD_EN       ( BIT(3) )
#define BIT_SLP_XTL_LDOSIM0_PD_EN       ( BIT(2) )
#define BIT_SLP_XTL_LDORF1_PD_EN        ( BIT(1) )
#define BIT_SLP_XTL_LDORF0_PD_EN        ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_XTL_SLP_CTRL1 */
#define BIT_SLP_XTL_LDOMEM_PD_EN        ( BIT(8) )
#define BIT_SLP_XTL_LDOEMMIO_PD_EN      ( BIT(7) )
#define BIT_SLP_XTL_LDOEMMCORE_PD_EN    ( BIT(6) )
#define BIT_SLP_XTL_LDOWIF1_PD_EN       ( BIT(5) )
#define BIT_SLP_XTL_LDOWIF0_PD_EN       ( BIT(4) )
#define BIT_SLP_XTL_WPADCDC_PD_EN       ( BIT(3) )
#define BIT_SLP_XTL_DCDCMEM_PD_EN       ( BIT(2) )
#define BIT_SLP_XTL_DCDCARM_PD_EN       ( BIT(1) )
#define BIT_SLP_XTL_DCDCCORE_PD_EN      ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_SLP_LDO_LP_CTRL0 */
#define BIT_SLP_LDOAMP_LP_EN            ( BIT(14) )
#define BIT_SLP_LDOVDD25_LP_EN          ( BIT(13) )
#define BIT_SLP_LDOVDD18_LP_EN          ( BIT(12) )
#define BIT_SLP_LDOVDD28_LP_EN          ( BIT(11) )
#define BIT_SLP_LDOAVDDBB_LP_EN         ( BIT(10) )
#define BIT_SLP_LDOSDIO_LP_EN           ( BIT(9) )
#define BIT_SLP_LDOSIM2_LP_EN           ( BIT(8) )
#define BIT_SLP_LDOCAMA_LP_EN           ( BIT(7) )
#define BIT_SLP_LDOCAMD1_LP_EN          ( BIT(6) )
#define BIT_SLP_LDOCAMD0_LP_EN          ( BIT(5) )
#define BIT_SLP_LDOUSB_LP_EN            ( BIT(4) )
#define BIT_SLP_LDOSIM1_LP_EN           ( BIT(3) )
#define BIT_SLP_LDOSIM0_LP_EN           ( BIT(2) )
#define BIT_SLP_LDORF1_LP_EN            ( BIT(1) )
#define BIT_SLP_LDORF0_LP_EN            ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_SLP_LDO_LP_CTRL1 */
#define BIT_SLP_MBG_LP_EN               ( BIT(9) )
#define BIT_SLP_LDOMEM_LP_EN            ( BIT(8) )
#define BIT_SLP_LDOEMMIO_LP_EN          ( BIT(7) )
#define BIT_SLP_LDOEMMCORE_LP_EN        ( BIT(6) )
#define BIT_SLP_LDOWIF1_LP_EN           ( BIT(5) )
#define BIT_SLP_LDOWIF0_LP_EN           ( BIT(4) )

/* bits definitions for register ANA_REG_GLB_SLP_XTL_LDO_LP_CTRL0 */
#define BIT_SLP_XTL_LDOAMP_LP_EN        ( BIT(14) )
#define BIT_SLP_XTL_LDOVDD25_LP_EN      ( BIT(13) )
#define BIT_SLP_XTL_LDOVDD18_LP_EN      ( BIT(12) )
#define BIT_SLP_XTL_LDOVDD28_LP_EN      ( BIT(11) )
#define BIT_SLP_XTL_LDOAVDDBB_LP_EN     ( BIT(10) )
#define BIT_SLP_XTL_LDOSDIO_LP_EN       ( BIT(9) )
#define BIT_SLP_XTL_LDOSIM2_LP_EN       ( BIT(8) )
#define BIT_SLP_XTL_LDOCAMA_LP_EN       ( BIT(7) )
#define BIT_SLP_XTL_LDOCAMD1_LP_EN      ( BIT(6) )
#define BIT_SLP_XTL_LDOCAMD0_LP_EN      ( BIT(5) )
#define BIT_SLP_XTL_LDOUSB_LP_EN        ( BIT(4) )
#define BIT_SLP_XTL_LDOSIM1_LP_EN       ( BIT(3) )
#define BIT_SLP_XTL_LDOSIM0_LP_EN       ( BIT(2) )
#define BIT_SLP_XTL_LDORF1_LP_EN        ( BIT(1) )
#define BIT_SLP_XTL_LDORF0_LP_EN        ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_SLP_XTL_LDO_LP_CTRL1 */
#define BIT_SLP_XTL_MBG_LP_EN           ( BIT(9) )
#define BIT_SLP_XTL_LDOMEM_LP_EN        ( BIT(8) )
#define BIT_SLP_XTL_LDOEMMIO_LP_EN      ( BIT(7) )
#define BIT_SLP_XTL_LDOEMMCORE_LP_EN    ( BIT(6) )
#define BIT_SLP_XTL_LDOWIF1_LP_EN       ( BIT(5) )
#define BIT_SLP_XTL_LDOWIF0_LP_EN       ( BIT(4) )

/* bits definitions for register ANA_REG_GLB_LDO_SLP_CTRL */
#define BIT_SLP_PD_EN                   ( BIT(15) )

/* bits definitions for register ANA_REG_GLB_ADDIO_CTRL0 */
#define BIT_CLK_AUD_HBD_EN              ( BIT(15) )
#define BIT_CLK_AUD_HID_EN              ( BIT(14) )
#define BIT_AUD_HDT_SOFT_RST            ( BIT(11) )
#define BIT_AUD_32K_SOFT_RST            ( BIT(10) )
#define BIT_AUD_SLP_APP_RST_EN          ( BIT(8) )
#define BITS_CLK_AUD_HBD_DIV(_x_)       ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_AUDIO_CTRL1 */
#define BIT_AUD_ARM_ACC                 ( BIT(15) )
#define BIT_CLK_AUD_LOOP_INV_EN         ( BIT(14) )
#define BIT_CLK_AUD_LOOP_EN             ( BIT(13) )
#define BIT_AUDRX_ARM_SOFT_RST          ( BIT(10) )
#define BIT_AUDTX_ARM_SOFT_RST          ( BIT(9) )
#define BIT_AUD_ARM_SOFT_RST            ( BIT(8) )
#define BIT_AUD6M5_CLK_RX_INV_ARM_EN    ( BIT(7) )
#define BIT_AUD6M5_CLK_TX_INV_ARM_EN    ( BIT(6) )
#define BIT_AUDIF_CLK_RX_INV_ARM_EN     ( BIT(5) )
#define BIT_AUDIF_CLK_TX_INV_ARM_EN     ( BIT(4) )
#define BIT_CLK_AUD_6M5_ARM_EN          ( BIT(3) )
#define BIT_CLK_AUDIF_ARM_EN            ( BIT(2) )
#define BIT_RTC_AUD_ARM_EN              ( BIT(1) )
#define BIT_AUD_ARM_EN                  ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_CHGR_CTRL0 */
#define BIT_RECHG                       ( BIT(12) )
#define BIT_CHGR_PWM_EN_RST             ( BIT(11) )
#define BIT_CHGR_PWM_EN                 ( BIT(10) )
#define BITS_CHGR_RTC_CTRL(_x_)         ( (_x_) << 2 & (BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BIT_CHGR_CC_EN_RST              ( BIT(1) )
#define BIT_CHGR_CC_EN                  ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_CHGR_CTRL1 */
#define BITS_CHGR_CTRL(_x_)             ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register ANA_REG_GLB_VIBRATOR_CTRL0 */
#define BITS_VIBR_STABLE_V_HW(_x_)      ( (_x_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_VIBR_INIT_V_HW(_x_)        ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_VIBR_V_SW(_x_)             ( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_VIBR_PON                    ( BIT(2) )
#define BIT_VIBR_SW_EN                  ( BIT(1) )
#define BIT_RTC_VIBR_EB                 ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_VIBRATOR_CTRL1 */
#define BITS_VIBR_CONVERT_V_COUNT(_x_)  ( (_x_) << 0 )

/* bits definitions for register ANA_REG_GLB_VIBRATOR_CTRL2 */
#define BIT_VIBR_PWR_ON_STS             ( BIT(15) )
#define BIT_VIBR_HW_FLOW_ERR1           ( BIT(14) )
#define BIT_VIBR_HW_FLOW_ERR1_CLR       ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_VIBR_WR_PROT */
#define BITS_VIBR_WR_PROT_VALUE(_x_)    ( (_x_) << 0 )

/* bits definitions for register ANA_REG_GLB_MCU_WR_PROT */
#define BITS_MCU_WR_PROT_VALUE(_x_)     ( (_x_) << 0 )

/* bits definitions for register ANA_REG_GLB_WR_PROT_STS */
#define BIT_EFUSE_WR_PROT               ( BIT(2) )
#define BIT_MCU_WR_PROT                 ( BIT(1) )
#define BIT_VIBR_WR_PROT                ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_RTC_CTRL */
#define BIT_VBATBK_RES_B1_RST           ( BIT(15) )
#define BIT_VBATBK_RES_B1               ( BIT(14) )
#define BIT_VBATBK_RES_B0_RST           ( BIT(13) )
#define BIT_VBATBK_RES_B0               ( BIT(12) )
#define BIT_VBATBK_V_B1_RST             ( BIT(11) )
#define BIT_VBATBK_V_B1                 ( BIT(10) )
#define BIT_VBATBK_V_B0_RST             ( BIT(9) )
#define BIT_VBATBK_V_B0                 ( BIT(8) )
#define BIT_START_EN6U_RST              ( BIT(7) )
#define BIT_START_EN6U                  ( BIT(6) )
#define BIT_START_EN3U_RST              ( BIT(5) )
#define BIT_START_EN3U                  ( BIT(4) )
#define BIT_START_EN2U_RST              ( BIT(3) )
#define BIT_START_EN2U                  ( BIT(2) )
#define BIT_START_EN1U_RST              ( BIT(1) )
#define BIT_START_EN1U                  ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_RTC32K_OSC */
#define BIT_RTC_SET_RST                 ( BIT(11) )
#define BIT_RTC_SET                     ( BIT(10) )
#define BITS_OSC_RSRVD(_x_)             ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for register ANA_REG_GLB_KPLED_CTRL */
#define BIT_AUXADC_SEN_PD               ( BIT(15) )
#define BIT_AUXAD_CUR_SEN_EN_L          ( BIT(14) )
#define BIT_AUXAD_CUR_SEL_L             ( BIT(13) )
#define BITS_AUXAD_CUR_IBS_L(_x_)       ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BITS_KPLED_V(_x_)               ( (_x_) << 2 & (BIT(2)|BIT(3)|BIT(4)|BIT(5)) )
#define BIT_KPLED_PD_RST                ( BIT(1) )
#define BIT_KPLED_PD                    ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_XTL_WAIT */
#define BITS_PLL_WAIT(_x_)              ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for register ANA_REG_GLB_ANA_MIXED_CTRL */
#define BIT_PTEST_PD_SET                ( BIT(15) )
#define BIT_MBG_SLEEP_RST               ( BIT(11) )
#define BIT_MBG_SLEEP                   ( BIT(10) )
#define BIT_EFUSE_PWR_SEL               ( BIT(8) )
#define BITS_UVHO_T_RST(_x_)            ( (_x_) << 6 & (BIT(6)|BIT(7)) )
#define BITS_UVHO_T(_x_)                ( (_x_) << 4 & (BIT(4)|BIT(5)) )
#define BIT_UVHO_EN_RST                 ( BIT(3) )
#define BIT_UVHO_EN                     ( BIT(2) )
#define BIT_OTP_EN_RST                  ( BIT(1) )
#define BIT_OTP_EN                      ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_ANA_STATUS */
#define BIT_CHGR_ON                     ( BIT(3) )
#define BIT_CHGR_STDBY                  ( BIT(2) )
#define BIT_BONDOPT1                    ( BIT(1) )
#define BIT_BONDOPT0                    ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_WDG_RST_STATUS */
#define BITS_WDG_HRST_MONITOR(_x_)      ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for register ANA_REG_GLB_POR_RST_STATUS */
#define BITS_POR_HRST_MONITOR(_x_)      ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register ANA_REG_GLB_ALL_RST_STATUS */
#define BITS_ALL_HRST_MONITOR(_x_)      ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for register ANA_REG_GLB_INT_GPI_DEBUG */
#define BIT_HEADMIC_DETECTION_DEB       ( BIT(13) )
#define BIT_HEAD_BUTTON_DEB             ( BIT(12) )
#define BIT_PBINT_DEB                   ( BIT(11) )
#define BIT_CHGR_OVI_DEB                ( BIT(10) )
#define BIT_CHGR_INT_DEB                ( BIT(9) )
#define BIT_GPI_DEB_EN                  ( BIT(8) )
#define BIT_CHGRWDG_INT_DEB             ( BIT(7) )
#define BIT_EIC_INT_DEB                 ( BIT(6) )
#define BIT_TPC_INT_DEB                 ( BIT(5) )
#define BIT_WDG_INT_DEB                 ( BIT(4) )
#define BIT_RTC_INT_DEB                 ( BIT(3) )
#define BIT_GPIO_INT_DEB                ( BIT(2) )
#define BIT_ADC_INT_DEB                 ( BIT(1) )
#define BIT_INT_DEBUG_EN                ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_HWRST_RTC */
#define BITS_HWRST_RTC_REG(_x_)         ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_HWRST_RTC_SET(_x_)         ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register ANA_REG_GLB_IF_SPR_CTRL */
#define BIT_IF_SPR_IN                   ( BIT(2) )
#define BIT_IF_SPR_OE                   ( BIT(1) )
#define BIT_IF_SPR_OUT                  ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_EFUSE_WR_PROT */
#define BITS_EFUSE_WR_PROT_VALUE(_x_)   ( (_x_) << 0 )

/* bits definitions for register ANA_REG_GLB_EFUSE_CTRL */
#define BIT_EFUSE_PWR_ON                ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_SLP_DLY_CNT */
#define BITS_SLP_DLY_CNT(_x_)           ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for register ANA_REG_GLB_EXT_FLAG_CLR */
#define BIT_EXT_RSTN_FLAG_CLR           ( BIT(3) )
#define BIT_CHGR_INT_FLAG_CLR           ( BIT(2) )
#define BIT_PBINT2_FLAG_CLR             ( BIT(1) )
#define BIT_PBINT_FLAG_CLR              ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_POR_SRC_FLAG */
#define BITS_POR_SRC_FLAG(_x_)          ( (_x_) << 0 )

/* bits definitions for register ANA_REG_GLB_PBINT_7S_CTRL */
#define BITS_PBINT_7S_RST_THRESHOLD(_x_)( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PBINT_7S_FLAG_CLR           ( BIT(4) )
#define BIT_PBINT_7S_RST_MODE_CLR       ( BIT(3) )
#define BIT_PBINT_7S_RST_MODE           ( BIT(2) )
#define BIT_PBINT_7S_RST_DISABLE        ( BIT(1) )
#define BIT_POR_SW_FORCE_ON             ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_DCDC_CORE_CTRL0 */
#define BITS_DCDC_CORE_CTRL_RST(_x_)    ( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)) )
#define BITS_DCDC_CORE_CTRL(_x_)        ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register ANA_REG_GLB_DCDC_CORE_CTRL1 */
#define BITS_DCDC_CORE_CAL_RST(_x_)     ( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_CORE_CAL(_x_)         ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_DCDC_CORE_CTRL2 */
#define BITS_DCDC_CORE_PDRSLOW_RST(_x_) ( (_x_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_DCDC_CORE_PDRSLOW(_x_)     ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_DCDC_CORE_DCM_RST           ( BIT(5) )
#define BIT_DCDC_CORE_DCM               ( BIT(4) )
#define BIT_DCDC_CORE_PFM_RST           ( BIT(1) )
#define BIT_DCDC_CORE_PFM               ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_DCDC_CORE_CTRL3 */
#define BIT_DCDC_CORE_OSCSYCEN_SW       ( BIT(15) )
#define BIT_DCDC_CORE_OSCSYCEN_HW_EN    ( BIT(14) )
#define BIT_DCDC_CORE_OSCSYC_DIV_EN     ( BIT(13) )
#define BITS_DCDC_CORE_OSCSYC_DIV(_x_)  ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_DCDC_CORE_CL_CTRL_RST       ( BIT(1) )
#define BIT_DCDC_CORE_CL_CTRL           ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_DCDC_OPT_CTRL */
#define BIT_DCDC_OTP_CHIP_PD_FLAG_CLR   ( BIT(13) )
#define BIT_DCDC_OTP_CHIP_PD_FLAG       ( BIT(12) )
#define BIT_DCDC_OTP_CHIP_PD_EN_RST     ( BIT(11) )
#define BIT_DCDC_OTP_CHIP_PD_EN         ( BIT(10) )
#define BIT_DCDC_OTP_VBEOP_RST          ( BIT(9) )
#define BIT_DCDC_OTP_VBEOP              ( BIT(8) )
#define BITS_DCDC_OTP_S_RST(_x_)        ( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)) )
#define BITS_DCDC_OTP_S(_x_)            ( (_x_) << 2 & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_DCDC_OTP_PD_RST             ( BIT(1) )
#define BIT_DCDC_OTP_PD                 ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_DCDC_ARM_CTRL0 */
#define BITS_DCDC_ARM_CTRL_RST(_x_)     ( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)) )
#define BITS_DCDC_ARM_CTRL(_x_)         ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register ANA_REG_GLB_DCDC_ARM_CTRL1 */
#define BITS_DCDC_ARM_CAL_RST(_x_)      ( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_ARM_CAL(_x_)          ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_DCDC_ARM_CTRL2 */
#define BITS_DCDC_ARM_PDRSLOW_RST(_x_)  ( (_x_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_DCDC_ARM_PDRSLOW(_x_)      ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_DCDC_ARM_DCM_RST            ( BIT(5) )
#define BIT_DCDC_ARM_DCM                ( BIT(4) )
#define BIT_DCDC_ARM_PFM_RST            ( BIT(1) )
#define BIT_DCDC_ARM_PFM                ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_DCDC_ARM_CTRL3 */
#define BIT_DCDC_ARM_OSCSYCEN_SW        ( BIT(15) )
#define BIT_DCDC_ARM_OSCSYCEN_HW_EN     ( BIT(14) )
#define BIT_DCDC_ARM_OSCSYC_DIV_EN      ( BIT(13) )
#define BITS_DCDC_ARM_OSCSYC_DIV(_x_)   ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_DCDC_ARM_CL_CTRL_RST        ( BIT(1) )
#define BIT_DCDC_ARM_CL_CTRL            ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_DCDC_MEM_CTRL0 */
#define BITS_DCDC_MEM_CTRL_RST(_x_)     ( (_x_) << 4 & (BIT(4)|BIT(5)|BIT(6)) )
#define BITS_DCDC_MEM_CTRL(_x_)         ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register ANA_REG_GLB_DCDC_MEM_CTRL1 */
#define BITS_DCDC_MEM_CAL_RST(_x_)      ( (_x_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_DCDC_MEM_CAL(_x_)          ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_DCDC_MEM_CTRL2 */
#define BITS_DCDC_MEM_PDRSLOW_RST(_x_)  ( (_x_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_DCDC_MEM_PDRSLOW(_x_)      ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_DCDC_MEM_DCM_RST            ( BIT(5) )
#define BIT_DCDC_MEM_DCM                ( BIT(4) )
#define BIT_DCDC_MEM_PFM_RST            ( BIT(1) )
#define BIT_DCDC_MEM_PFM                ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_DCDC_MEM_CTRL3 */
#define BIT_DCDC_MEM_OSCSYCEN_SW        ( BIT(15) )
#define BIT_DCDC_MEM_OSCSYCEN_HW_EN     ( BIT(14) )
#define BIT_DCDC_MEM_OSCSYC_DIV_EN      ( BIT(13) )
#define BITS_DCDC_MEM_OSCSYC_DIV(_x_)   ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_DCDC_MEM_CL_CTRL_RST        ( BIT(1) )
#define BIT_DCDC_MEM_CL_CTRL            ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_WPA_DCDC_CTRL0 */
#define BIT_WPA_DCDC_ZXOP_RST_AP        ( BIT(13) )
#define BIT_WPA_DCDC_ZXOP_AP            ( BIT(12) )
#define BIT_WPA_DCDC_PFM_RST_AP         ( BIT(9) )
#define BIT_WPA_DCDC_PFM_AP             ( BIT(8) )
#define BIT_WPA_DCDC_OSCSYCEN_SW_AP     ( BIT(7) )
#define BIT_WPA_DCDC_OSCSYCEN_HW_EN_AP  ( BIT(6) )
#define BIT_WPA_DCDC_OSCSYC_DIV_EN_AP   ( BIT(5) )
#define BITS_WPA_DCDC_OSCSYC_DIV_AP(_x_)( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_WPA_DCDC_CTRL1 */
#define BITS_WPA_DCDC_PDRSLOW_RST_AP(_x_)( (_x_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_WPA_DCDC_PDRSLOW_AP(_x_)   ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )

/* bits definitions for register ANA_REG_GLB_WPA_DCDC_CTRL2 */
#define BIT_WPA_DCDC_APC_EN_AP          ( BIT(14) )
#define BIT_WPA_DCDC_APTEN_RST_AP       ( BIT(13) )
#define BIT_WPA_DCDC_APTEN_AP           ( BIT(12) )
#define BIT_WPA_DCDC_CL_CTRL_RST_AP     ( BIT(7) )
#define BIT_WPA_DCDC_CL_CTRL_AP         ( BIT(6) )
#define BITS_WPA_DCDC_CAL_RST_AP(_x_)   ( (_x_) << 3 & (BIT(3)|BIT(4)|BIT(5)) )
#define BITS_WPA_DCDC_CAL_AP(_x_)       ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register ANA_REG_GLB_DCDC_LP_EN */
#define BIT_XTL_SLP_DCDC_OTP_PD_EN      ( BIT(15) )
#define BIT_SLP_DCDC_OTP_PD_EN          ( BIT(14) )
#define BIT_XTL_SLP_WPA_DCDC_LP_EN      ( BIT(7) )
#define BIT_SLP_WPA_DCDC_LP_EN          ( BIT(6) )
#define BIT_XTL_SLP_DCDC_MEM_LP_EN      ( BIT(5) )
#define BIT_SLP_DCDC_MEM_LP_EN          ( BIT(4) )
#define BIT_XTL_SLP_DCDC_ARM_LP_EN      ( BIT(3) )
#define BIT_SLP_DCDC_ARM_LP_EN          ( BIT(2) )
#define BIT_XTL_SLP_DCDC_CORE_LP_EN     ( BIT(1) )
#define BIT_SLP_DCDC_CORE_LP_EN         ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_DCDC_SLP_V */
#define BITS_SLP_DCDC_MEM_V(_x_)        ( (_x_) << 12 & (BIT(12)|BIT(13)|BIT(14)) )
#define BIT_SLP_AP_DCDC_MEM_V_EN        ( BIT(11) )
#define BIT_SLP_DCDC_MEM_V_EN           ( BIT(10) )
#define BITS_SLP_DCDC_ARM_V(_x_)        ( (_x_) << 7 & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_SLP_AP_DCDC_ARM_V_EN        ( BIT(6) )
#define BIT_SLP_DCDC_ARM_V_EN           ( BIT(5) )
#define BITS_SLP_DCDC_CORE_V(_x_)       ( (_x_) << 2 & (BIT(2)|BIT(3)|BIT(4)) )
#define BIT_XTL_SLP_DCDC_CORE_V_EN      ( BIT(1) )
#define BIT_SLP_DCDC_CORE_V_EN          ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_LDO_TRIM0 */
#define BITS_TRIM_CAMD1(_x_)            ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BITS_TRIM_CAMD0(_x_)            ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_LDO_TRIM1 */
#define BITS_TRIM_VDD18(_x_)            ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BITS_TRIM_CAMA(_x_)             ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_LDO_TRIM2 */
#define BITS_TRIM_VDD25(_x_)            ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BITS_TRIM_VDD28(_x_)            ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_LDO_TRIM3 */
#define BITS_TRIM_AVDDBB(_x_)           ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BITS_TRIM_RF0(_x_)              ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_LDO_TRIM4 */
#define BITS_TRIM_SDIO(_x_)             ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BITS_TRIM_RF1(_x_)              ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_LDO_TRIM5 */
#define BITS_TRIM_SIM1(_x_)             ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BITS_TRIM_SIM0(_x_)             ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_LDO_TRIM6 */
#define BITS_TRIM_USB(_x_)              ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BITS_TRIM_SIM2(_x_)             ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_LDO_TRIM7 */
#define BITS_TRIM_WIF0(_x_)             ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BITS_TRIM_WIF1(_x_)             ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_LDO_TRIM8 */
#define BITS_TRIM_EMMIO(_x_)            ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BITS_TRIM_EMMCORE(_x_)          ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_LDO_TRIM9 */
#define BITS_TRIM_AMP(_x_)              ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BITS_TRIM_MEM(_x_)              ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register ANA_REG_GLB_LDO_CAL */
#define BITS_LDO_CAL(_x_)               ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)) )

/* bits definitions for register ANA_REG_GLB_LDO_SW */
#define BIT_WPA_DCDC_SEL                ( BIT(3) )
#define BIT_LDO_SIM2_SEL                ( BIT(2) )
#define BIT_LDO_SIM1_SEL                ( BIT(1) )
#define BIT_LDO_SIM0_SEL                ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_WHTLED_CTRL0 */
#define BIT_PWM4_EB                     ( BIT(13) )
#define BIT_PWM3_EB                     ( BIT(12) )
#define BIT_PWM2_EB                     ( BIT(11) )
#define BIT_PWM1_EB                     ( BIT(10) )
#define BIT_PWM0_EB                     ( BIT(9) )
#define BIT_WHTLED_PD_RTC               ( BIT(8) )
#define BIT_WHTLED_LCD_PWM_POL          ( BIT(6) )
#define BIT_WHTLED_BOOST_EN_RST         ( BIT(5) )
#define BIT_WHTLED_BOOST_EN             ( BIT(4) )
#define BIT_WHTLED_SERIES_EN_RST        ( BIT(3) )
#define BIT_WHTLED_SERIES_EN            ( BIT(2) )
#define BIT_WHTLED_PON                  ( BIT(1) )
#define BIT_WHTLED_PWM_SEL              ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_WHTLED_CTRL1 */
#define BITS_WHTLED_CLMIT_OP(_x_)       ( (_x_) << 14 & (BIT(14)|BIT(15)) )
#define BITS_WHTLED_DC(_x_)             ( (_x_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
#define BITS_WHTLED_V(_x_)              ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for register ANA_REG_GLB_WHTLED_CTRL2 */
#define BITS_WHTLED_REF_DC(_x_)         ( (_x_) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_WHTLED_ISET(_x_)           ( (_x_) << 3 & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_WHTLED_FRE_AD(_x_)         ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register ANA_REG_GLB_WHTLED_CTRL3 */
#define BIT_WHTLED_RGB_EN               ( BIT(9) )
#define BIT_WHTLED_DIS_OVST             ( BIT(8) )
#define BIT_WHTLED_DIM_SEL              ( BIT(7) )
#define BIT_WHTLED_DE_BIAS              ( BIT(6) )
#define BIT_WHTLED_BUFF_SHT             ( BIT(5) )
#define BITS_WHTLED_STB_OP(_x_)         ( (_x_) << 3 & (BIT(3)|BIT(4)) )
#define BIT_WHTLED_CAP_OPTION           ( BIT(2) )
#define BIT_WHTLED_DIMMING_PWM_SEL      ( BIT(1) )
#define BIT_WHTLED_OVP_DIS              ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_AFUSE_CTRL */
#define BIT_AFUSE_REQ                   ( BIT(7) )
#define BITS_AFUSE_RD_DLY(_x_)          ( (_x_) << 0 & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for register ANA_REG_GLB_AFUSE_OUT0 */
#define BITS_AFUSE_OUT0(_x_)            ( (_x_) << 0 )

/* bits definitions for register ANA_REG_GLB_AFUSE_OUT1 */
#define BITS_AFUSE_OUT1(_x_)            ( (_x_) << 0 )

/* bits definitions for register ANA_REG_GLB_AFUSE_OUT2 */
#define BITS_AFUSE_OUT2(_x_)            ( (_x_) << 0 )

/* bits definitions for register ANA_REG_GLB_AFUSE_OUT3 */
#define BITS_AFUSE_OUT3(_x_)            ( (_x_) << 0 )

/* bits definitions for register ANA_REG_GLB_SLP_AUD_PWR_PD_EN */
#define BITS_SLP_AUD_PWR_PD_EN(_x_)     ( (_x_) << 0 )

/* bits definitions for register ANA_REG_GLB_CHIP_SLP_DB */
#define BIT_XTL_BUF_EN_DB               ( BIT(3) )
#define BIT_CHIP_SLP_DB                 ( BIT(2) )
#define BIT_CHIP_SLP_CP_DB              ( BIT(1) )
#define BIT_CHIP_SLP_AP_DB              ( BIT(0) )

/* bits definitions for register ANA_REG_GLB_ARM_MF */
#define BITS_ARM_MF(_x_)                ( (_x_) << 0 )

/* bits definitions for register ANA_REG_GLB_CHIP_ID_LOW */
#define BITS_CHIP_IP_LOW(_x_)           ( (_x_) << 0 )

/* bits definitions for register ANA_REG_GLB_CHIP_ID_HIGH */
#define BITS_CHIP_IP_HIGH(_x_)          ( (_x_) << 0 )

/* vars definitions for controller ANA_REGS_GLB */

#endif //__ANA_REGS_GLB_H__
