#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May  7 11:46:29 2020
# Process ID: 1600
# Current directory: D:/Verilog/lb_2/tmp/device
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14752 D:\Verilog\lb_2\tmp\device\device.xpr
# Log file: D:/Verilog/lb_2/tmp/device/vivado.log
# Journal file: D:/Verilog/lb_2/tmp/device\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/lb_2/tmp/device/device.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 714.516 ; gain = 131.855
update_compile_order -fileset sources_1
close [ open D:/Verilog/lb_2/rtl/dff_leds.v w ]
add_files D:/Verilog/lb_2/rtl/dff_leds.v
update_compile_order -fileset sources_1
close [ open D:/Verilog/lb_2/rtl/count_event.v w ]
add_files D:/Verilog/lb_2/rtl/count_event.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Verilog/lb_2/tb/main_tb.v w ]
add_files -fileset sim_1 D:/Verilog/lb_2/tb/main_tb.v
update_compile_order -fileset sim_1
set_property top main_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/count_event.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_event
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/dff_leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/main_dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/tb/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
"xelab -wto 9fb0816f98484d6fa3f11ee9646baa17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9fb0816f98484d6fa3f11ee9646baa17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'LEDR' is not permitted [D:/Verilog/lb_2/tb/main_tb.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/count_event.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_event
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/dff_leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/main_dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/tb/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
"xelab -wto 9fb0816f98484d6fa3f11ee9646baa17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9fb0816f98484d6fa3f11ee9646baa17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'q' is not permitted [D:/Verilog/lb_2/rtl/main_dev.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/count_event.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_event
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/dff_leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/main_dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/tb/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
"xelab -wto 9fb0816f98484d6fa3f11ee9646baa17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9fb0816f98484d6fa3f11ee9646baa17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'q' is not permitted [D:/Verilog/lb_2/rtl/main_dev.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top main_dev [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_dev' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_dev_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/count_event.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_event
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/dff_leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/main_dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dev
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
"xelab -wto 9fb0816f98484d6fa3f11ee9646baa17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_dev_behav xil_defaultlib.main_dev xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9fb0816f98484d6fa3f11ee9646baa17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_dev_behav xil_defaultlib.main_dev xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'q' is not permitted [D:/Verilog/lb_2/rtl/main_dev.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top main_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/count_event.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_event
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/dff_leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/main_dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/tb/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
"xelab -wto 9fb0816f98484d6fa3f11ee9646baa17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9fb0816f98484d6fa3f11ee9646baa17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'q' is not permitted [D:/Verilog/lb_2/rtl/main_dev.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 792.695 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/count_event.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_event
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/dff_leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/rtl/main_dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dev
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/lb_2/tb/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim'
"xelab -wto 9fb0816f98484d6fa3f11ee9646baa17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9fb0816f98484d6fa3f11ee9646baa17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'q' is not permitted [D:/Verilog/lb_2/rtl/main_dev.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/lb_2/tmp/device/device.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  7 15:29:57 2020...
