$comment
	File created using the following command:
		vcd file PEnc4_2Demo.msim.vcd -direction
$end
$date
	Sun Mar 19 17:27:32 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module penc4_2demo_vhd_vec_tst $end
$var wire 1 ! LEDR [1] $end
$var wire 1 " LEDR [0] $end
$var wire 1 # SW [3] $end
$var wire 1 $ SW [2] $end
$var wire 1 % SW [1] $end
$var wire 1 & SW [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_LEDR [1] $end
$var wire 1 1 ww_LEDR [0] $end
$var wire 1 2 ww_SW [3] $end
$var wire 1 3 ww_SW [2] $end
$var wire 1 4 ww_SW [1] $end
$var wire 1 5 ww_SW [0] $end
$var wire 1 6 \LEDR[1]~output_o\ $end
$var wire 1 7 \LEDR[0]~output_o\ $end
$var wire 1 8 \SW[3]~input_o\ $end
$var wire 1 9 \SW[2]~input_o\ $end
$var wire 1 : \inst|encodedOut[1]~0_combout\ $end
$var wire 1 ; \SW[1]~input_o\ $end
$var wire 1 < \SW[0]~input_o\ $end
$var wire 1 = \inst|comb~0_combout\ $end
$var wire 1 > \inst|comb~1_combout\ $end
$var wire 1 ? \inst|comb~2_combout\ $end
$var wire 1 @ \inst|encodedOut\ [1] $end
$var wire 1 A \inst|encodedOut\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
1(
x)
1*
1+
1,
1-
1.
1/
16
07
08
19
0:
1;
0<
0=
1>
1?
0#
1$
1%
0&
02
13
14
05
1@
0A
1!
0"
10
01
$end
#40000
0$
03
09
1:
1=
0>
0?
1A
0@
06
17
00
11
1"
0!
#80000
1$
1#
0%
1&
15
04
13
12
18
19
0;
1<
0:
0=
1@
16
10
1!
#120000
0#
1%
14
02
08
1;
1>
1?
0A
07
01
0"
#160000
0$
0&
05
03
09
0<
1:
1=
0>
0?
1A
0@
06
17
00
11
1"
0!
#200000
1#
12
18
0:
0=
1@
16
10
1!
#240000
0%
04
0;
#280000
1$
1&
15
13
19
1<
#320000
1%
14
1;
#360000
0$
03
09
#400000
1$
0#
13
02
08
19
1>
1?
0A
07
01
0"
#440000
0%
04
0;
#480000
1%
1#
14
12
18
1;
0>
0?
1A
17
11
1"
#520000
0%
0$
04
03
09
0;
#560000
1%
1$
14
13
19
1;
#640000
0%
0$
0&
05
04
03
09
0;
0<
#680000
1%
1$
1&
0#
15
14
13
02
08
19
1;
1<
1>
1?
0A
07
01
0"
#720000
0%
0$
0&
1#
05
04
03
12
18
09
0;
0<
0>
0?
1A
17
11
1"
#760000
0#
02
08
1:
1?
#840000
1#
1%
1$
14
13
12
18
19
1;
0:
0?
#920000
0%
1&
15
04
0;
1<
#1000000
