// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_filter_Resize_opr_linear (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_rows_V_read,
        p_dst_cols_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 50'b1;
parameter    ap_ST_st2_fsm_1 = 50'b10;
parameter    ap_ST_st3_fsm_2 = 50'b100;
parameter    ap_ST_st4_fsm_3 = 50'b1000;
parameter    ap_ST_st5_fsm_4 = 50'b10000;
parameter    ap_ST_st6_fsm_5 = 50'b100000;
parameter    ap_ST_st7_fsm_6 = 50'b1000000;
parameter    ap_ST_st8_fsm_7 = 50'b10000000;
parameter    ap_ST_st9_fsm_8 = 50'b100000000;
parameter    ap_ST_st10_fsm_9 = 50'b1000000000;
parameter    ap_ST_st11_fsm_10 = 50'b10000000000;
parameter    ap_ST_st12_fsm_11 = 50'b100000000000;
parameter    ap_ST_st13_fsm_12 = 50'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 50'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 50'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 50'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 50'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 50'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 50'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 50'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 50'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 50'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 50'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 50'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 50'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 50'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 50'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 50'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 50'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 50'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 50'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 50'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 50'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 50'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 50'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 50'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 50'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 50'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 50'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 50'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 50'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 50'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 50'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 50'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 50'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 50'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 50'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 50'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 50'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg0_fsm_49 = 50'b10000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv16_FFF6 = 16'b1111111111110110;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv27_7FF8000 = 27'b111111111111000000000000000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv28_10000 = 28'b10000000000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv33_0 = 33'b000000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv20_40000 = 20'b1000000000000000000;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [10:0] p_src_rows_V_read;
input  [10:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
input  [10:0] p_dst_rows_V_read;
input  [10:0] p_dst_cols_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;
(* fsm_encoding = "none" *) reg   [49:0] ap_CS_fsm = 50'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_68;
reg   [10:0] p_Val2_15_reg_290;
reg    ap_sig_cseq_ST_st47_fsm_46;
reg    ap_sig_bdd_119;
wire    grp_fu_364_ap_done;
wire    grp_fu_390_ap_done;
wire   [19:0] p_Val2_8_fu_465_p4;
wire   [0:0] tmp_51_fu_475_p3;
wire   [19:0] p_Val2_12_fu_503_p4;
wire   [0:0] tmp_52_fu_513_p3;
wire   [0:0] tmp_15_fu_521_p2;
wire   [0:0] tmp_16_fu_527_p2;
wire   [10:0] rows_fu_558_p3;
reg    ap_sig_cseq_ST_st48_fsm_47;
reg    ap_sig_bdd_153;
wire   [10:0] cols_fu_574_p3;
wire   [15:0] tmp_41_cast_fu_586_p1;
wire   [15:0] tmp_42_cast_fu_595_p1;
wire  signed [31:0] tmp_60_cast_fu_607_p1;
wire  signed [31:0] tmp_62_cast_fu_619_p1;
wire   [0:0] exitcond1_fu_627_p2;
reg    ap_sig_cseq_ST_st49_fsm_48;
reg    ap_sig_bdd_172;
wire   [10:0] i_fu_632_p2;
reg   [10:0] i_reg_1745;
wire   [11:0] tmp_19_fu_638_p2;
reg   [11:0] tmp_19_reg_1750;
wire  signed [15:0] tmp_45_cast_fu_644_p1;
reg  signed [15:0] tmp_45_cast_reg_1755;
wire   [0:0] tmp_20_fu_648_p2;
reg   [0:0] tmp_20_reg_1760;
wire   [0:0] row_wr_2_fu_654_p2;
reg   [0:0] row_wr_2_reg_1766;
wire   [26:0] tmp_21_fu_660_p3;
reg   [26:0] tmp_21_reg_1771;
wire   [11:0] i_op_assign_cast_fu_668_p1;
reg   [11:0] i_op_assign_cast_reg_1776;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_49;
reg    ap_sig_bdd_196;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg   [0:0] exitcond_reg_1782;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it35;
reg   [0:0] col_rd_2_reg_1924;
reg   [0:0] row_rd_5_reg_1920;
reg   [0:0] or_cond_reg_1957;
reg    ap_sig_bdd_287;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg   [0:0] brmerge_demorgan_reg_1961;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it42;
reg    ap_sig_bdd_309;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it1;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it2;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it3;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it4;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it5;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it6;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it7;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it8;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it9;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it10;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it11;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it12;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it13;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it14;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it15;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it16;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it17;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it18;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it19;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it20;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it21;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it22;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it23;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it24;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it25;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it26;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it27;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it28;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it29;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it30;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it31;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it32;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it33;
reg   [11:0] ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it34;
wire   [0:0] exitcond_fu_672_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it16;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it17;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it18;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it19;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it20;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it21;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it22;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it23;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it24;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it25;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it26;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it27;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it28;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it29;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it30;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it31;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it32;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it33;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it34;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1782_pp0_it36;
wire   [10:0] j_fu_677_p2;
wire   [0:0] tmp_39_fu_700_p2;
reg   [0:0] tmp_39_reg_1796;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_39_reg_1796_pp0_it34;
wire   [0:0] col_wr_1_fu_706_p2;
reg   [0:0] col_wr_1_reg_1808;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it1;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it2;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it3;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it4;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it5;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it6;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it7;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it8;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it9;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it10;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it11;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it12;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it13;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it14;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it15;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it16;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it17;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it18;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it19;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it20;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it21;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it22;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it23;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it24;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it25;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it26;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it27;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it28;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it29;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it30;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it31;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it32;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it33;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_1808_pp0_it34;
wire   [11:0] tmp_53_fu_712_p1;
wire   [11:0] tmp_25_fu_716_p2;
wire   [11:0] tmp_54_fu_721_p1;
wire   [31:0] p_Val2_3_fu_743_p2;
reg   [31:0] p_Val2_3_reg_1838;
reg   [31:0] ap_reg_ppstg_p_Val2_3_reg_1838_pp0_it34;
wire   [31:0] grp_fu_738_p2;
reg   [31:0] p_Val2_1_reg_1843;
reg   [15:0] ret_V_2_reg_1848;
reg   [0:0] tmp_57_reg_1855;
wire   [15:0] tmp_58_fu_766_p1;
reg   [15:0] tmp_58_reg_1860;
wire   [31:0] p_Val2_2_fu_770_p2;
reg   [31:0] p_Val2_2_reg_1865;
wire   [15:0] sx_2_fu_816_p3;
reg   [15:0] sx_2_reg_1870;
wire   [15:0] sy_3_fu_841_p3;
reg   [15:0] sy_3_reg_1877;
wire   [0:0] tmp_38_fu_847_p2;
reg   [0:0] tmp_38_reg_1882;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_1882_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_1882_pp0_it36;
wire   [15:0] sy_4_fu_852_p3;
reg   [15:0] sy_4_reg_1887;
wire   [0:0] tmp_30_fu_894_p2;
reg   [0:0] tmp_30_reg_1895;
wire   [17:0] tmp_59_fu_900_p1;
reg   [17:0] tmp_59_reg_1900;
wire   [0:0] tmp_35_fu_924_p2;
reg   [0:0] tmp_35_reg_1905;
wire   [17:0] tmp_60_fu_930_p1;
reg   [17:0] tmp_60_reg_1910;
wire   [0:0] tmp_37_fu_934_p2;
reg   [0:0] tmp_37_reg_1915;
reg   [0:0] ap_reg_ppstg_tmp_37_reg_1915_pp0_it36;
wire   [0:0] row_rd_5_fu_1003_p3;
wire   [0:0] col_rd_2_fu_1064_p2;
wire  signed [63:0] tmp_41_fu_1080_p1;
reg  signed [63:0] tmp_41_reg_1928;
wire   [10:0] k_buf_val_val_0_0_addr_gep_fu_257_p3;
reg   [10:0] k_buf_val_val_0_0_addr_reg_1943;
wire   [0:0] tmp_42_fu_1087_p2;
reg   [0:0] tmp_42_reg_1949;
wire   [0:0] tmp_43_fu_1091_p2;
reg   [0:0] tmp_43_reg_1953;
wire   [0:0] or_cond_fu_1096_p2;
wire   [0:0] brmerge_demorgan_fu_1113_p2;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it36;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it37;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it38;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it39;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it40;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it41;
wire   [19:0] u_V_fu_1149_p3;
reg   [19:0] u_V_reg_1965;
wire   [19:0] v_V_2_fu_1163_p3;
reg   [19:0] v_V_2_reg_1971;
wire  signed [19:0] v1_V_fu_1207_p2;
reg  signed [19:0] v1_V_reg_1977;
wire  signed [19:0] p_u_V_fu_1212_p3;
reg  signed [19:0] p_u_V_reg_1982;
wire   [19:0] v_V_fu_1218_p3;
reg   [19:0] v_V_reg_1987;
wire  signed [27:0] r_V_fu_1528_p2;
reg  signed [27:0] r_V_reg_1992;
wire  signed [27:0] r_V_6_fu_1534_p2;
reg  signed [27:0] r_V_6_reg_1997;
wire  signed [27:0] r_V_7_fu_1522_p2;
reg  signed [27:0] r_V_7_reg_2002;
wire  signed [27:0] r_V_8_fu_1516_p2;
reg  signed [27:0] r_V_8_reg_2007;
wire  signed [46:0] OP2_V_8_cast_fu_1291_p1;
wire   [46:0] grp_fu_1270_p2;
reg   [46:0] p_Val2_20_reg_2048;
wire   [46:0] grp_fu_1282_p2;
reg   [46:0] p_Val2_4_reg_2053;
wire   [46:0] grp_fu_1294_p2;
reg   [46:0] p_Val2_5_reg_2058;
wire   [46:0] grp_fu_1303_p2;
reg   [46:0] p_Val2_6_reg_2063;
reg   [0:0] signbit_reg_2068;
reg   [7:0] p_Val2_27_reg_2075;
reg   [0:0] tmp_63_reg_2080;
reg   [0:0] tmp_64_reg_2085;
wire   [0:0] Range1_all_ones_fu_1403_p2;
reg   [0:0] Range1_all_ones_reg_2090;
wire   [0:0] Range1_all_zeros_fu_1409_p2;
reg   [0:0] Range1_all_zeros_reg_2096;
wire   [7:0] p_Val2_28_fu_1418_p2;
reg   [7:0] p_Val2_28_reg_2101;
wire   [0:0] neg_src_fu_1459_p2;
reg   [0:0] neg_src_reg_2107;
wire   [0:0] p_39_demorgan_i_i_i_fu_1464_p2;
reg   [0:0] p_39_demorgan_i_i_i_reg_2112;
wire   [0:0] neg_src_not_i_i_fu_1474_p2;
reg   [0:0] neg_src_not_i_i_reg_2118;
reg   [10:0] k_buf_val_val_0_0_address0;
reg    k_buf_val_val_0_0_ce0;
wire   [7:0] k_buf_val_val_0_0_q0;
wire   [10:0] k_buf_val_val_0_0_address1;
reg    k_buf_val_val_0_0_ce1;
reg    k_buf_val_val_0_0_we1;
reg   [7:0] k_buf_val_val_0_0_d1;
wire   [10:0] k_buf_val_val_1_0_address0;
reg    k_buf_val_val_1_0_ce0;
wire   [7:0] k_buf_val_val_1_0_q0;
wire   [10:0] k_buf_val_val_1_0_address1;
reg    k_buf_val_val_1_0_ce1;
reg    k_buf_val_val_1_0_we1;
wire   [7:0] k_buf_val_val_1_0_d1;
reg   [10:0] p_Val2_14_reg_279;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it30;
reg  signed [11:0] ap_reg_phiprechg_dy_reg_301pp0_it31;
wire   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it0;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it1;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it2;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it3;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it4;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it5;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it6;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it7;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it8;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it9;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it10;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it11;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it12;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it13;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it14;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it15;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it16;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it17;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it18;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it19;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it20;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it21;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it22;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it23;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it24;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it25;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it26;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it27;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it28;
reg   [11:0] ap_reg_phiprechg_dy_reg_301pp0_it29;
wire   [11:0] ap_reg_phiprechg_dx_reg_310pp0_it30;
reg  signed [11:0] ap_reg_phiprechg_dx_reg_310pp0_it31;
wire   [7:0] ap_reg_phiprechg_win_val_val_1_0_0_2_reg_319pp0_it36;
reg   [7:0] win_val_val_1_0_0_2_phi_fu_322_p10;
reg   [0:0] row_wr_fu_150;
wire   [0:0] row_wr_3_fu_1017_p3;
reg   [0:0] row_rd_fu_154;
reg   [15:0] pre_fx_fu_158;
wire   [15:0] pre_fx_5_fu_1052_p3;
reg   [15:0] pre_fy_fu_162;
wire   [15:0] pre_fy_5_fu_978_p3;
reg   [15:0] x_fu_166;
wire   [15:0] x_2_fu_959_p3;
wire   [15:0] x_1_fu_1102_p2;
reg   [7:0] win_val_0_val_1_0_fu_170;
reg   [7:0] win_val_0_val_1_0_1_fu_174;
reg   [7:0] win_val_1_val_1_0_fu_178;
reg   [7:0] win_val_1_val_1_0_1_fu_182;
reg   [7:0] tmp_fu_186;
wire   [26:0] tmp_s_fu_344_p3;
wire   [42:0] grp_fu_364_p0;
wire   [26:0] grp_fu_364_p1;
wire   [26:0] tmp_7_fu_370_p3;
wire   [42:0] grp_fu_390_p0;
wire   [26:0] grp_fu_390_p1;
wire   [42:0] grp_fu_364_p2;
wire   [42:0] grp_fu_390_p2;
wire   [25:0] p_lshr_f1_cast_fu_445_p4;
wire   [26:0] tmp_30_cast_cast_fu_455_p1;
wire   [26:0] p_Val2_7_fu_459_p2;
wire   [25:0] p_lshr_f_cast_fu_483_p4;
wire   [26:0] tmp_34_cast_cast_fu_493_p1;
wire   [26:0] p_Val2_11_fu_497_p2;
wire   [27:0] tmp_11_fu_425_p1;
wire   [27:0] tmp_47_fu_437_p1;
wire   [19:0] tmp_1_fu_533_p1;
wire   [19:0] tmp_2_fu_541_p1;
wire   [0:0] tmp_10_fu_549_p2;
wire   [10:0] tmp_12_fu_553_p2;
wire   [0:0] tmp_13_fu_565_p2;
wire   [10:0] tmp_14_fu_569_p2;
wire   [10:0] sx_fu_581_p2;
wire   [10:0] sy_fu_590_p2;
wire   [19:0] p_Val2_16_fu_536_p2;
wire   [25:0] tmp_17_fu_599_p3;
wire   [19:0] p_Val2_17_fu_544_p2;
wire   [25:0] tmp_18_fu_611_p3;
wire   [11:0] i_op_assign_11_cast_fu_623_p1;
wire   [26:0] grp_fu_683_p1;
wire   [26:0] grp_fu_695_p0;
wire   [26:0] grp_fu_695_p1;
wire   [26:0] grp_fu_683_p2;
wire   [26:0] grp_fu_695_p2;
wire  signed [31:0] grp_fu_729_p0;
wire  signed [31:0] grp_fu_738_p0;
wire   [31:0] grp_fu_729_p2;
wire   [15:0] tmp_56_fu_792_p1;
wire   [15:0] ret_V_fu_774_p4;
wire   [0:0] tmp_26_fu_796_p2;
wire   [15:0] ret_V_1_fu_802_p2;
wire   [0:0] tmp_55_fu_784_p3;
wire   [15:0] p_6_fu_808_p3;
wire   [0:0] tmp_27_fu_824_p2;
wire   [15:0] ret_V_3_fu_829_p2;
wire   [15:0] p_7_fu_834_p3;
wire   [31:0] tmp_29_fu_877_p3;
wire  signed [32:0] tmp_28_fu_874_p1;
wire  signed [32:0] tmp_67_cast_fu_884_p1;
wire   [32:0] r_V_3_fu_888_p2;
wire   [31:0] tmp_34_fu_907_p3;
wire  signed [32:0] tmp_32_fu_904_p1;
wire  signed [32:0] tmp_73_cast_fu_914_p1;
wire   [32:0] r_V_4_fu_918_p2;
wire   [0:0] sel_tmp4_fu_966_p2;
wire   [15:0] pre_fy_1_sy_fu_953_p3;
wire   [15:0] sel_tmp5_fu_970_p3;
wire   [0:0] not_1_fu_948_p2;
wire   [0:0] tmp1_fu_992_p2;
wire   [0:0] sel_tmp_fu_998_p2;
wire   [0:0] row_wr_1_fu_944_p2;
wire   [0:0] row_wr_4_fu_1010_p3;
wire   [11:0] tmp_40_fu_1024_p2;
wire   [15:0] pre_fx_1_fu_938_p3;
wire  signed [15:0] tmp_85_cast_fu_1029_p1;
wire   [15:0] pre_fx_2_fu_985_p3;
wire   [15:0] pre_fx_2_sx_fu_1045_p3;
wire   [0:0] not_s_fu_1039_p2;
wire   [0:0] tmp2_fu_1059_p2;
wire   [0:0] col_wr_fu_1033_p2;
wire   [0:0] col_wr_2_fu_1069_p3;
wire   [19:0] tmp_31_fu_1142_p3;
wire   [19:0] tmp_36_fu_1156_p3;
wire   [19:0] u1_V_fu_1202_p2;
wire  signed [19:0] grp_fu_1294_p1;
wire  signed [19:0] grp_fu_1303_p1;
wire  signed [47:0] p_Val2_4_cast_fu_1312_p1;
wire  signed [47:0] p_Val2_49_cast_fu_1309_p1;
wire   [47:0] p_Val2_23_fu_1315_p2;
wire  signed [48:0] p_Val2_50_cast_fu_1321_p1;
wire  signed [47:0] p_Val2_5_cast_fu_1325_p1;
wire  signed [47:0] p_Val2_6_cast_fu_1336_p1;
wire   [48:0] tmp_54_cast_fu_1332_p1;
wire   [48:0] tmp_1398_cast_cast_fu_1339_p1;
wire   [48:0] tmp3_fu_1343_p2;
wire   [49:0] tmp28_cast_fu_1349_p1;
wire   [49:0] tmp_44_fu_1328_p1;
wire   [49:0] p_Val2_26_fu_1353_p2;
wire   [3:0] p_Result_4_i_i_fu_1393_p4;
wire   [7:0] tmp_1_i_i_fu_1415_p1;
wire   [0:0] tmp_65_fu_1423_p3;
wire   [0:0] tmp_2_i_i_fu_1431_p2;
wire   [0:0] carry_fu_1437_p2;
wire   [0:0] p_38_i_i_i_fu_1448_p2;
wire   [0:0] tmp_3_i_i_fu_1453_p2;
wire   [0:0] deleted_zeros_fu_1442_p3;
wire   [0:0] signbit_not_fu_1469_p2;
wire   [0:0] p_39_demorgan_i_not_i_i_fu_1484_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_1480_p2;
wire   [0:0] brmerge_i_i_fu_1489_p2;
wire   [7:0] p_mux_i_i_fu_1494_p3;
wire   [7:0] p_i_i_fu_1501_p3;
wire   [7:0] r_V_8_fu_1516_p1;
wire  signed [19:0] r_V_7_fu_1522_p0;
wire  signed [27:0] OP2_V_fu_1236_p1;
wire   [7:0] r_V_7_fu_1522_p1;
wire  signed [19:0] r_V_fu_1528_p0;
wire   [7:0] r_V_fu_1528_p1;
wire   [7:0] r_V_6_fu_1534_p1;
reg    grp_fu_364_ap_start;
wire    grp_fu_364_ce;
reg    grp_fu_390_ap_start;
wire    grp_fu_390_ce;
reg    grp_fu_683_ce;
reg    grp_fu_695_ce;
reg    grp_fu_729_ce;
reg    grp_fu_738_ce;
reg    grp_fu_1270_ce;
reg    grp_fu_1282_ce;
reg    grp_fu_1294_ce;
reg    grp_fu_1303_ce;
reg   [49:0] ap_NS_fsm;
wire   [42:0] grp_fu_364_p10;
wire   [42:0] grp_fu_390_p10;
wire   [27:0] r_V_6_fu_1534_p10;
wire   [27:0] r_V_7_fu_1522_p10;
wire   [27:0] r_V_8_fu_1516_p10;
wire   [27:0] r_V_fu_1528_p10;
reg    ap_sig_bdd_526;
reg    ap_sig_bdd_522;
reg    ap_sig_bdd_782;
reg    ap_sig_bdd_846;
reg    ap_sig_bdd_398;
reg    ap_sig_bdd_518;
reg    ap_sig_bdd_1977;
reg    ap_sig_bdd_1980;
reg    ap_sig_bdd_889;


image_filter_Resize_opr_linear_k_buf_val_val_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
k_buf_val_val_0_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_val_0_0_address0 ),
    .ce0( k_buf_val_val_0_0_ce0 ),
    .q0( k_buf_val_val_0_0_q0 ),
    .address1( k_buf_val_val_0_0_address1 ),
    .ce1( k_buf_val_val_0_0_ce1 ),
    .we1( k_buf_val_val_0_0_we1 ),
    .d1( k_buf_val_val_0_0_d1 )
);

image_filter_Resize_opr_linear_k_buf_val_val_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
k_buf_val_val_1_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_val_1_0_address0 ),
    .ce0( k_buf_val_val_1_0_ce0 ),
    .q0( k_buf_val_val_1_0_q0 ),
    .address1( k_buf_val_val_1_0_address1 ),
    .ce1( k_buf_val_val_1_0_ce1 ),
    .we1( k_buf_val_val_1_0_we1 ),
    .d1( k_buf_val_val_1_0_d1 )
);

image_filter_udiv_43ns_27ns_43_47_seq #(
    .ID( 1 ),
    .NUM_STAGE( 47 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 43 ))
image_filter_udiv_43ns_27ns_43_47_seq_U21(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .start( grp_fu_364_ap_start ),
    .done( grp_fu_364_ap_done ),
    .din0( grp_fu_364_p0 ),
    .din1( grp_fu_364_p1 ),
    .ce( grp_fu_364_ce ),
    .dout( grp_fu_364_p2 )
);

image_filter_udiv_43ns_27ns_43_47_seq #(
    .ID( 1 ),
    .NUM_STAGE( 47 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 43 ))
image_filter_udiv_43ns_27ns_43_47_seq_U22(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .start( grp_fu_390_ap_start ),
    .done( grp_fu_390_ap_done ),
    .din0( grp_fu_390_p0 ),
    .din1( grp_fu_390_p1 ),
    .ce( grp_fu_390_ce ),
    .dout( grp_fu_390_p2 )
);

image_filter_udiv_27ns_27ns_27_31 #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
image_filter_udiv_27ns_27ns_27_31_U23(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( tmp_21_reg_1771 ),
    .din1( grp_fu_683_p1 ),
    .ce( grp_fu_683_ce ),
    .dout( grp_fu_683_p2 )
);

image_filter_udiv_27ns_27ns_27_31 #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
image_filter_udiv_27ns_27ns_27_31_U24(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_695_p0 ),
    .din1( grp_fu_695_p1 ),
    .ce( grp_fu_695_ce ),
    .dout( grp_fu_695_p2 )
);

image_filter_mul_32s_12s_32_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
image_filter_mul_32s_12s_32_3_U25(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_729_p0 ),
    .din1( ap_reg_phiprechg_dy_reg_301pp0_it31 ),
    .ce( grp_fu_729_ce ),
    .dout( grp_fu_729_p2 )
);

image_filter_mul_32s_12s_32_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
image_filter_mul_32s_12s_32_3_U26(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_738_p0 ),
    .din1( ap_reg_phiprechg_dx_reg_310pp0_it31 ),
    .ce( grp_fu_738_ce ),
    .dout( grp_fu_738_p2 )
);

image_filter_mul_28s_20s_47_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 47 ))
image_filter_mul_28s_20s_47_3_U27(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( r_V_reg_1992 ),
    .din1( v1_V_reg_1977 ),
    .ce( grp_fu_1270_ce ),
    .dout( grp_fu_1270_p2 )
);

image_filter_mul_28s_20s_47_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 47 ))
image_filter_mul_28s_20s_47_3_U28(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( r_V_6_reg_1997 ),
    .din1( p_u_V_reg_1982 ),
    .ce( grp_fu_1282_ce ),
    .dout( grp_fu_1282_p2 )
);

image_filter_mul_28s_20s_47_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 47 ))
image_filter_mul_28s_20s_47_3_U29(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( r_V_7_reg_2002 ),
    .din1( grp_fu_1294_p1 ),
    .ce( grp_fu_1294_ce ),
    .dout( grp_fu_1294_p2 )
);

image_filter_mul_28s_20s_47_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 47 ))
image_filter_mul_28s_20s_47_3_U30(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( r_V_8_reg_2007 ),
    .din1( grp_fu_1303_p1 ),
    .ce( grp_fu_1303_ce ),
    .dout( grp_fu_1303_p2 )
);

image_filter_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
image_filter_mul_mul_20s_8ns_28_1_U31(
    .din0( p_u_V_fu_1212_p3 ),
    .din1( r_V_8_fu_1516_p1 ),
    .dout( r_V_8_fu_1516_p2 )
);

image_filter_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
image_filter_mul_mul_20s_8ns_28_1_U32(
    .din0( r_V_7_fu_1522_p0 ),
    .din1( r_V_7_fu_1522_p1 ),
    .dout( r_V_7_fu_1522_p2 )
);

image_filter_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
image_filter_mul_mul_20s_8ns_28_1_U33(
    .din0( r_V_fu_1528_p0 ),
    .din1( r_V_fu_1528_p1 ),
    .dout( r_V_fu_1528_p2 )
);

image_filter_mul_mul_20s_8ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
image_filter_mul_mul_20s_8ns_28_1_U34(
    .din0( v1_V_fu_1207_p2 ),
    .din1( r_V_6_fu_1534_p1 ),
    .dout( r_V_6_fu_1534_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & ~(ap_const_lv1_0 == exitcond_fu_672_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) & (exitcond1_fu_627_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) & (exitcond1_fu_627_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) begin
                ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) begin
                ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) & (exitcond1_fu_627_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_782) begin
        if (ap_sig_bdd_522) begin
            ap_reg_phiprechg_dx_reg_310pp0_it31 <= tmp_25_fu_716_p2;
        end else if (ap_sig_bdd_526) begin
            ap_reg_phiprechg_dx_reg_310pp0_it31 <= tmp_54_fu_721_p1;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_dx_reg_310pp0_it31 <= ap_reg_phiprechg_dx_reg_310pp0_it30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_398) begin
        if (ap_sig_bdd_846) begin
            ap_reg_phiprechg_dy_reg_301pp0_it1 <= tmp_19_reg_1750;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_dy_reg_301pp0_it1 <= ap_reg_phiprechg_dy_reg_301pp0_it0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_782) begin
        if (ap_sig_bdd_518) begin
            ap_reg_phiprechg_dy_reg_301pp0_it31 <= tmp_53_fu_712_p1;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_dy_reg_301pp0_it31 <= ap_reg_phiprechg_dy_reg_301pp0_it30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & ~(ap_const_lv1_0 == exitcond_fu_672_p2))) begin
        p_Val2_14_reg_279 <= i_reg_1745;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        p_Val2_14_reg_279 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == exitcond_fu_672_p2))) begin
        p_Val2_15_reg_290 <= j_fu_677_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) & (exitcond1_fu_627_p2 == ap_const_lv1_0))) begin
        p_Val2_15_reg_290 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it34))) begin
        pre_fx_fu_158 <= pre_fx_5_fu_1052_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        pre_fx_fu_158 <= ap_const_lv16_FFF6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it34))) begin
        pre_fy_fu_162 <= pre_fy_5_fu_978_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        pre_fy_fu_162 <= ap_const_lv16_FFF6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it34))) begin
        row_rd_fu_154 <= row_rd_5_fu_1003_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        row_rd_fu_154 <= ap_const_lv1_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it34))) begin
        row_wr_fu_150 <= row_wr_3_fu_1017_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        row_wr_fu_150 <= ap_const_lv1_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & ~(ap_const_lv1_0 == or_cond_reg_1957) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        win_val_0_val_1_0_fu_170 <= p_src_data_stream_V_dout;
    end else if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & (ap_const_lv1_0 == row_rd_5_reg_1920) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & (ap_const_lv1_0 == or_cond_reg_1957) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == tmp_42_reg_1949)))) begin
        win_val_0_val_1_0_fu_170 <= k_buf_val_val_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it34) & ~(ap_const_lv1_0 == col_rd_2_fu_1064_p2))) begin
        x_fu_166 <= x_1_fu_1102_p2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it34) & (ap_const_lv1_0 == col_rd_2_fu_1064_p2))) begin
        x_fu_166 <= x_2_fu_959_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        x_fu_166 <= ap_const_lv16_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it40))) begin
        Range1_all_ones_reg_2090 <= Range1_all_ones_fu_1403_p2;
        Range1_all_zeros_reg_2096 <= Range1_all_zeros_fu_1409_p2;
        p_Val2_27_reg_2075 <= {{p_Val2_26_fu_1353_p2[ap_const_lv32_2B : ap_const_lv32_24]}};
        signbit_reg_2068 <= p_Val2_26_fu_1353_p2[ap_const_lv32_2F];
        tmp_63_reg_2080 <= p_Val2_26_fu_1353_p2[ap_const_lv32_23];
        tmp_64_reg_2085 <= p_Val2_26_fu_1353_p2[ap_const_lv32_2B];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it10 <= ap_reg_phiprechg_dy_reg_301pp0_it9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it11 <= ap_reg_phiprechg_dy_reg_301pp0_it10;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it12 <= ap_reg_phiprechg_dy_reg_301pp0_it11;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it13 <= ap_reg_phiprechg_dy_reg_301pp0_it12;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it14 <= ap_reg_phiprechg_dy_reg_301pp0_it13;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it15 <= ap_reg_phiprechg_dy_reg_301pp0_it14;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it16 <= ap_reg_phiprechg_dy_reg_301pp0_it15;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it17 <= ap_reg_phiprechg_dy_reg_301pp0_it16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it18 <= ap_reg_phiprechg_dy_reg_301pp0_it17;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it19 <= ap_reg_phiprechg_dy_reg_301pp0_it18;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it2 <= ap_reg_phiprechg_dy_reg_301pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it20 <= ap_reg_phiprechg_dy_reg_301pp0_it19;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it21 <= ap_reg_phiprechg_dy_reg_301pp0_it20;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it22 <= ap_reg_phiprechg_dy_reg_301pp0_it21;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it23 <= ap_reg_phiprechg_dy_reg_301pp0_it22;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it24 <= ap_reg_phiprechg_dy_reg_301pp0_it23;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it25 <= ap_reg_phiprechg_dy_reg_301pp0_it24;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it26 <= ap_reg_phiprechg_dy_reg_301pp0_it25;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it27 <= ap_reg_phiprechg_dy_reg_301pp0_it26;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it27) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it28 <= ap_reg_phiprechg_dy_reg_301pp0_it27;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it28) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it29 <= ap_reg_phiprechg_dy_reg_301pp0_it28;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it3 <= ap_reg_phiprechg_dy_reg_301pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it30 <= ap_reg_phiprechg_dy_reg_301pp0_it29;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it4 <= ap_reg_phiprechg_dy_reg_301pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it5 <= ap_reg_phiprechg_dy_reg_301pp0_it4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it6 <= ap_reg_phiprechg_dy_reg_301pp0_it5;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it7 <= ap_reg_phiprechg_dy_reg_301pp0_it6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it8 <= ap_reg_phiprechg_dy_reg_301pp0_it7;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_phiprechg_dy_reg_301pp0_it9 <= ap_reg_phiprechg_dy_reg_301pp0_it8;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
        ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it36 <= brmerge_demorgan_reg_1961;
        ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it37 <= ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it36;
        ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it38 <= ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it37;
        ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it39 <= ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it38;
        ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it40 <= ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it39;
        ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it41 <= ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it40;
        ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it42 <= ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it41;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it10 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it9;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it11 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it10;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it12 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it11;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it13 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it12;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it14 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it13;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it15 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it14;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it16 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it15;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it17 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it16;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it18 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it17;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it19 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it18;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it2 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it1;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it20 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it19;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it21 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it20;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it22 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it21;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it23 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it22;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it24 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it23;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it25 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it24;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it26 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it25;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it27 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it26;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it28 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it27;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it29 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it28;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it3 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it2;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it30 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it29;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it31 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it30;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it32 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it31;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it33 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it32;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it34 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it33;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it4 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it3;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it5 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it4;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it6 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it5;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it7 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it6;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it8 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it7;
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it9 <= ap_reg_ppstg_col_wr_1_reg_1808_pp0_it8;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it10 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it9;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it11 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it10;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it12 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it11;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it13 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it12;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it14 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it13;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it15 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it14;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it16 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it15;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it17 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it16;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it18 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it17;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it19 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it18;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it2 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it1;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it20 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it19;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it21 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it20;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it22 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it21;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it23 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it22;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it24 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it23;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it25 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it24;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it26 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it25;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it27 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it26;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it28 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it27;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it29 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it28;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it3 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it2;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it30 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it29;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it31 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it30;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it32 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it31;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it33 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it32;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it34 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it33;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it35 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it34;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it36 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it35;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it4 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it3;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it5 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it4;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it6 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it5;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it7 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it6;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it8 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it7;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it9 <= ap_reg_ppstg_exitcond_reg_1782_pp0_it8;
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it10[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it9[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it11[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it10[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it12[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it11[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it13[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it12[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it14[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it13[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it15[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it14[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it16[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it15[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it17[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it16[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it18[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it17[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it19[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it18[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it2[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it1[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it20[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it19[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it21[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it20[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it22[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it21[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it23[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it22[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it24[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it23[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it25[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it24[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it26[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it25[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it27[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it26[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it28[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it27[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it29[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it28[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it3[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it2[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it30[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it29[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it31[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it30[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it32[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it31[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it33[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it32[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it34[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it33[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it4[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it3[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it5[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it4[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it6[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it5[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it7[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it6[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it8[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it7[10 : 0];
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it9[10 : 0] <= ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it8[10 : 0];
        ap_reg_ppstg_p_Val2_3_reg_1838_pp0_it34 <= p_Val2_3_reg_1838;
        ap_reg_ppstg_tmp_37_reg_1915_pp0_it36 <= tmp_37_reg_1915;
        ap_reg_ppstg_tmp_38_reg_1882_pp0_it35 <= tmp_38_reg_1882;
        ap_reg_ppstg_tmp_38_reg_1882_pp0_it36 <= ap_reg_ppstg_tmp_38_reg_1882_pp0_it35;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it10 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it9;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it11 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it10;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it12 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it11;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it13 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it12;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it14 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it13;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it15 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it14;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it16 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it15;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it17 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it16;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it18 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it17;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it19 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it18;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it2 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it1;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it20 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it19;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it21 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it20;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it22 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it21;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it23 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it22;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it24 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it23;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it25 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it24;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it26 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it25;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it27 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it26;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it28 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it27;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it29 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it28;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it3 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it2;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it30 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it29;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it31 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it30;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it32 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it31;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it33 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it32;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it34 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it33;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it4 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it3;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it5 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it4;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it6 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it5;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it7 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it6;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it8 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it7;
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it9 <= ap_reg_ppstg_tmp_39_reg_1796_pp0_it8;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        ap_reg_ppstg_col_wr_1_reg_1808_pp0_it1 <= col_wr_1_reg_1808;
        ap_reg_ppstg_exitcond_reg_1782_pp0_it1 <= exitcond_reg_1782;
        ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it1[10 : 0] <= i_op_assign_cast_reg_1776[10 : 0];
        ap_reg_ppstg_tmp_39_reg_1796_pp0_it1 <= tmp_39_reg_1796;
        exitcond_reg_1782 <= exitcond_fu_672_p2;
        i_op_assign_cast_reg_1776[10 : 0] <= i_op_assign_cast_fu_668_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it34))) begin
        brmerge_demorgan_reg_1961 <= brmerge_demorgan_fu_1113_p2;
        col_rd_2_reg_1924 <= col_rd_2_fu_1064_p2;
        row_rd_5_reg_1920 <= row_rd_5_fu_1003_p3;
        tmp_30_reg_1895 <= tmp_30_fu_894_p2;
        tmp_35_reg_1905 <= tmp_35_fu_924_p2;
        tmp_37_reg_1915 <= tmp_37_fu_934_p2;
        tmp_59_reg_1900 <= tmp_59_fu_900_p1;
        tmp_60_reg_1910 <= tmp_60_fu_930_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == exitcond_fu_672_p2) & (tmp_16_fu_527_p2 == ap_const_lv1_0))) begin
        col_wr_1_reg_1808 <= col_wr_1_fu_706_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48)) begin
        i_reg_1745 <= i_fu_632_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it34) & ~(ap_const_lv1_0 == col_rd_2_fu_1064_p2) & ~(ap_const_lv1_0 == row_rd_5_fu_1003_p3))) begin
        k_buf_val_val_0_0_addr_reg_1943 <= tmp_41_fu_1080_p1;
        or_cond_reg_1957 <= or_cond_fu_1096_p2;
        tmp_42_reg_1949 <= tmp_42_fu_1087_p2;
        tmp_43_reg_1953 <= tmp_43_fu_1091_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it41))) begin
        neg_src_not_i_i_reg_2118 <= neg_src_not_i_i_fu_1474_p2;
        neg_src_reg_2107 <= neg_src_fu_1459_p2;
        p_39_demorgan_i_i_i_reg_2112 <= p_39_demorgan_i_i_i_fu_1464_p2;
        p_Val2_28_reg_2101 <= p_Val2_28_fu_1418_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it32))) begin
        p_Val2_1_reg_1843 <= grp_fu_738_p2;
        p_Val2_3_reg_1838 <= p_Val2_3_fu_743_p2;
        ret_V_2_reg_1848 <= {{p_Val2_3_fu_743_p2[ap_const_lv32_1F : ap_const_lv32_10]}};
        tmp_57_reg_1855 <= p_Val2_3_fu_743_p2[ap_const_lv32_1F];
        tmp_58_reg_1860 <= tmp_58_fu_766_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it39))) begin
        p_Val2_20_reg_2048 <= grp_fu_1270_p2;
        p_Val2_4_reg_2053 <= grp_fu_1282_p2;
        p_Val2_5_reg_2058 <= grp_fu_1294_p2;
        p_Val2_6_reg_2063 <= grp_fu_1303_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it33))) begin
        p_Val2_2_reg_1865 <= p_Val2_2_fu_770_p2;
        sx_2_reg_1870 <= sx_2_fu_816_p3;
        sy_3_reg_1877 <= sy_3_fu_841_p3;
        sy_4_reg_1887 <= sy_4_fu_852_p3;
        tmp_38_reg_1882 <= tmp_38_fu_847_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it36))) begin
        p_u_V_reg_1982[19 : 2] <= p_u_V_fu_1212_p3[19 : 2];
        v1_V_reg_1977[19 : 2] <= v1_V_fu_1207_p2[19 : 2];
        v_V_reg_1987[19 : 2] <= v_V_fu_1218_p3[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it36))) begin
        r_V_6_reg_1997 <= r_V_6_fu_1534_p2;
        r_V_7_reg_2002 <= r_V_7_fu_1522_p2;
        r_V_8_reg_2007 <= r_V_8_fu_1516_p2;
        r_V_reg_1992 <= r_V_fu_1528_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) & (exitcond1_fu_627_p2 == ap_const_lv1_0))) begin
        row_wr_2_reg_1766 <= row_wr_2_fu_654_p2;
        tmp_19_reg_1750 <= tmp_19_fu_638_p2;
        tmp_20_reg_1760 <= tmp_20_fu_648_p2;
        tmp_21_reg_1771[26 : 16] <= tmp_21_fu_660_p3[26 : 16];
        tmp_45_cast_reg_1755 <= tmp_45_cast_fu_644_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == exitcond_fu_672_p2))) begin
        tmp_39_reg_1796 <= tmp_39_fu_700_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it34) & ~(ap_const_lv1_0 == col_rd_2_fu_1064_p2))) begin
        tmp_41_reg_1928 <= tmp_41_fu_1080_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & ~(ap_const_lv1_0 == or_cond_reg_1957) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        tmp_fu_186 <= p_src_data_stream_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        u_V_reg_1965[19 : 2] <= u_V_fu_1149_p3[19 : 2];
        v_V_2_reg_1971[19 : 2] <= v_V_2_fu_1163_p3[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        win_val_0_val_1_0_1_fu_174 <= win_val_0_val_1_0_fu_170;
        win_val_1_val_1_0_1_fu_182 <= win_val_1_val_1_0_fu_178;
        win_val_1_val_1_0_fu_178 <= win_val_val_1_0_0_2_phi_fu_322_p10;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or exitcond1_fu_627_p2 or ap_sig_cseq_ST_st49_fsm_48) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) & ~(exitcond1_fu_627_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond1_fu_627_p2 or ap_sig_cseq_ST_st49_fsm_48) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) & ~(exitcond1_fu_627_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_196) begin
    if (ap_sig_bdd_196) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_49 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_49 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_68) begin
    if (ap_sig_bdd_68) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_119) begin
    if (ap_sig_bdd_119) begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_153) begin
    if (ap_sig_bdd_153) begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_172) begin
    if (ap_sig_bdd_172) begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_49 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        grp_fu_1270_ce = ap_const_logic_1;
    end else begin
        grp_fu_1270_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_49 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        grp_fu_1282_ce = ap_const_logic_1;
    end else begin
        grp_fu_1282_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_49 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        grp_fu_1294_ce = ap_const_logic_1;
    end else begin
        grp_fu_1294_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_49 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        grp_fu_1303_ce = ap_const_logic_1;
    end else begin
        grp_fu_1303_ce = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        grp_fu_364_ap_start = ap_const_logic_1;
    end else begin
        grp_fu_364_ap_start = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        grp_fu_390_ap_start = ap_const_logic_1;
    end else begin
        grp_fu_390_ap_start = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_49 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        grp_fu_683_ce = ap_const_logic_1;
    end else begin
        grp_fu_683_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_49 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        grp_fu_695_ce = ap_const_logic_1;
    end else begin
        grp_fu_695_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_49 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        grp_fu_729_ce = ap_const_logic_1;
    end else begin
        grp_fu_729_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_49 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        grp_fu_738_ce = ap_const_logic_1;
    end else begin
        grp_fu_738_ce = ap_const_logic_0;
    end
end

always @ (row_rd_5_fu_1003_p3 or tmp_41_fu_1080_p1 or k_buf_val_val_0_0_addr_gep_fu_257_p3 or ap_sig_bdd_1977) begin
    if (ap_sig_bdd_1977) begin
        if (~(ap_const_lv1_0 == row_rd_5_fu_1003_p3)) begin
            k_buf_val_val_0_0_address0 = k_buf_val_val_0_0_addr_gep_fu_257_p3;
        end else if ((ap_const_lv1_0 == row_rd_5_fu_1003_p3)) begin
            k_buf_val_val_0_0_address0 = tmp_41_fu_1080_p1;
        end else begin
            k_buf_val_val_0_0_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp0_it35 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43 or ap_reg_ppstg_exitcond_reg_1782_pp0_it34 or row_rd_5_fu_1003_p3 or col_rd_2_fu_1064_p2) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it34) & ~(ap_const_lv1_0 == col_rd_2_fu_1064_p2) & (ap_const_lv1_0 == row_rd_5_fu_1003_p3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it34) & ~(ap_const_lv1_0 == col_rd_2_fu_1064_p2) & ~(ap_const_lv1_0 == row_rd_5_fu_1003_p3)))) begin
        k_buf_val_val_0_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_val_0_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppstg_exitcond_reg_1782_pp0_it35 or col_rd_2_reg_1924 or row_rd_5_reg_1920 or or_cond_reg_1957 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43 or tmp_42_reg_1949 or tmp_43_reg_1953) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & ~(ap_const_lv1_0 == or_cond_reg_1957) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & (ap_const_lv1_0 == or_cond_reg_1957) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & ~(ap_const_lv1_0 == tmp_42_reg_1949) & (ap_const_lv1_0 == tmp_43_reg_1953)))) begin
        k_buf_val_val_0_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_val_0_0_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_V_dout or or_cond_reg_1957 or tmp_fu_186 or ap_sig_bdd_1980 or ap_sig_bdd_889) begin
    if (ap_sig_bdd_889) begin
        if (~(ap_const_lv1_0 == or_cond_reg_1957)) begin
            k_buf_val_val_0_0_d1 = p_src_data_stream_V_dout;
        end else if (ap_sig_bdd_1980) begin
            k_buf_val_val_0_0_d1 = tmp_fu_186;
        end else begin
            k_buf_val_val_0_0_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_d1 = 'bx;
    end
end

always @ (ap_reg_ppstg_exitcond_reg_1782_pp0_it35 or col_rd_2_reg_1924 or row_rd_5_reg_1920 or or_cond_reg_1957 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43 or tmp_42_reg_1949 or tmp_43_reg_1953) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & ~(ap_const_lv1_0 == or_cond_reg_1957) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & (ap_const_lv1_0 == or_cond_reg_1957) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & ~(ap_const_lv1_0 == tmp_42_reg_1949) & (ap_const_lv1_0 == tmp_43_reg_1953)))) begin
        k_buf_val_val_0_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_val_0_0_we1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it35 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        k_buf_val_val_1_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_val_1_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        k_buf_val_val_1_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_val_1_0_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppstg_exitcond_reg_1782_pp0_it35 or col_rd_2_reg_1924 or row_rd_5_reg_1920 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        k_buf_val_val_1_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_val_1_0_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it42 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it42) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        p_dst_data_stream_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_V_write = ap_const_logic_0;
    end
end

always @ (ap_reg_ppstg_exitcond_reg_1782_pp0_it35 or col_rd_2_reg_1924 or row_rd_5_reg_1920 or or_cond_reg_1957 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & ~(ap_const_lv1_0 == or_cond_reg_1957) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))))) begin
        p_src_data_stream_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_V_read = ap_const_logic_0;
    end
end

always @ (ap_reg_ppstg_exitcond_reg_1782_pp0_it35 or col_rd_2_reg_1924 or row_rd_5_reg_1920 or or_cond_reg_1957 or ap_reg_ppiten_pp0_it36 or tmp_42_reg_1949 or tmp_43_reg_1953 or k_buf_val_val_0_0_q0 or k_buf_val_val_1_0_q0 or ap_reg_phiprechg_win_val_val_1_0_0_2_reg_319pp0_it36) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & ~(ap_const_lv1_0 == or_cond_reg_1957) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & (ap_const_lv1_0 == or_cond_reg_1957) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~(ap_const_lv1_0 == tmp_42_reg_1949) & ~(ap_const_lv1_0 == tmp_43_reg_1953)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & (ap_const_lv1_0 == or_cond_reg_1957) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_const_lv1_0 == tmp_42_reg_1949)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & (ap_const_lv1_0 == or_cond_reg_1957) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~(ap_const_lv1_0 == tmp_42_reg_1949) & (ap_const_lv1_0 == tmp_43_reg_1953)))) begin
        win_val_val_1_0_0_2_phi_fu_322_p10 = k_buf_val_val_0_0_q0;
    end else if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & (ap_const_lv1_0 == row_rd_5_reg_1920) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36))) begin
        win_val_val_1_0_0_2_phi_fu_322_p10 = k_buf_val_val_1_0_q0;
    end else begin
        win_val_val_1_0_0_2_phi_fu_322_p10 = ap_reg_phiprechg_win_val_val_1_0_0_2_reg_319pp0_it36;
    end
end
always @ (ap_start or ap_CS_fsm or grp_fu_364_ap_done or grp_fu_390_ap_done or exitcond1_fu_627_p2 or ap_reg_ppiten_pp0_it35 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : 
        begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_st47_fsm_46;
        end
        ap_ST_st47_fsm_46 : 
        begin
            if (~((ap_const_logic_0 == grp_fu_364_ap_done) | (ap_const_logic_0 == grp_fu_390_ap_done))) begin
                ap_NS_fsm = ap_ST_st48_fsm_47;
            end else begin
                ap_NS_fsm = ap_ST_st47_fsm_46;
            end
        end
        ap_ST_st48_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        ap_ST_st49_fsm_48 : 
        begin
            if (~(exitcond1_fu_627_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_49;
            end
        end
        ap_ST_pp0_stg0_fsm_49 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it37)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_49;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it37)))) begin
                ap_NS_fsm = ap_ST_st49_fsm_48;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_49;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign OP2_V_8_cast_fu_1291_p1 = $signed(v_V_reg_1987);

assign OP2_V_fu_1236_p1 = $signed(u1_V_fu_1202_p2);

assign Range1_all_ones_fu_1403_p2 = (p_Result_4_i_i_fu_1393_p4 == ap_const_lv4_F? 1'b1: 1'b0);

assign Range1_all_zeros_fu_1409_p2 = (p_Result_4_i_i_fu_1393_p4 == ap_const_lv4_0? 1'b1: 1'b0);

assign ap_reg_phiprechg_dx_reg_310pp0_it30 = 'bx;

assign ap_reg_phiprechg_dy_reg_301pp0_it0 = 'bx;

assign ap_reg_phiprechg_win_val_val_1_0_0_2_reg_319pp0_it36 = 'bx;


always @ (ap_CS_fsm) begin
    ap_sig_bdd_119 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_153 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_172 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_30]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_196 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_31]);
end


always @ (ap_reg_ppiten_pp0_it35 or ap_reg_ppstg_exitcond_reg_1782_pp0_it34 or col_rd_2_fu_1064_p2) begin
    ap_sig_bdd_1977 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it34) & ~(ap_const_lv1_0 == col_rd_2_fu_1064_p2));
end


always @ (or_cond_reg_1957 or tmp_42_reg_1949 or tmp_43_reg_1953) begin
    ap_sig_bdd_1980 = ((ap_const_lv1_0 == or_cond_reg_1957) & ~(ap_const_lv1_0 == tmp_42_reg_1949) & (ap_const_lv1_0 == tmp_43_reg_1953));
end


always @ (p_src_data_stream_V_empty_n or ap_reg_ppstg_exitcond_reg_1782_pp0_it35 or col_rd_2_reg_1924 or row_rd_5_reg_1920 or or_cond_reg_1957) begin
    ap_sig_bdd_287 = ((p_src_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & ~(ap_const_lv1_0 == or_cond_reg_1957));
end


always @ (p_dst_data_stream_V_full_n or ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it42) begin
    ap_sig_bdd_309 = ((p_dst_data_stream_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_1961_pp0_it42));
end


always @ (ap_sig_cseq_ST_pp0_stg0_fsm_49 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    ap_sig_bdd_398 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_49) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))));
end


always @ (tmp_15_fu_521_p2 or ap_reg_ppstg_exitcond_reg_1782_pp0_it29) begin
    ap_sig_bdd_518 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it29) & ~(tmp_15_fu_521_p2 == ap_const_lv1_0));
end


always @ (tmp_16_fu_527_p2 or ap_reg_ppstg_exitcond_reg_1782_pp0_it29) begin
    ap_sig_bdd_522 = ((tmp_16_fu_527_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it29));
end


always @ (tmp_16_fu_527_p2 or ap_reg_ppstg_exitcond_reg_1782_pp0_it29) begin
    ap_sig_bdd_526 = (~(tmp_16_fu_527_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it29));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_68 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_reg_ppiten_pp0_it30 or ap_sig_bdd_287 or ap_reg_ppiten_pp0_it36 or ap_sig_bdd_309 or ap_reg_ppiten_pp0_it43) begin
    ap_sig_bdd_782 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~((ap_sig_bdd_287 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) | (ap_sig_bdd_309 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43))));
end


always @ (tmp_15_fu_521_p2 or exitcond_fu_672_p2) begin
    ap_sig_bdd_846 = ((ap_const_lv1_0 == exitcond_fu_672_p2) & (tmp_15_fu_521_p2 == ap_const_lv1_0));
end


always @ (ap_reg_ppstg_exitcond_reg_1782_pp0_it35 or col_rd_2_reg_1924 or row_rd_5_reg_1920 or ap_reg_ppiten_pp0_it36) begin
    ap_sig_bdd_889 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1782_pp0_it35) & ~(ap_const_lv1_0 == col_rd_2_reg_1924) & ~(ap_const_lv1_0 == row_rd_5_reg_1920) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36));
end

assign brmerge_demorgan_fu_1113_p2 = (row_wr_3_fu_1017_p3 & col_wr_2_fu_1069_p3);

assign brmerge_i_i_fu_1489_p2 = (neg_src_not_i_i_reg_2118 | p_39_demorgan_i_not_i_i_fu_1484_p2);

assign brmerge_i_i_not_i_i_fu_1480_p2 = (p_39_demorgan_i_i_i_reg_2112 & neg_src_not_i_i_reg_2118);

assign carry_fu_1437_p2 = (tmp_64_reg_2085 & tmp_2_i_i_fu_1431_p2);

assign col_rd_2_fu_1064_p2 = (tmp2_fu_1059_p2 | ap_reg_ppstg_tmp_39_reg_1796_pp0_it34);

assign col_wr_1_fu_706_p2 = (p_Val2_15_reg_290 != ap_const_lv11_0? 1'b1: 1'b0);

assign col_wr_2_fu_1069_p3 = ((tmp_16_fu_527_p2[0:0] === 1'b1) ? col_wr_fu_1033_p2 : ap_reg_ppstg_col_wr_1_reg_1808_pp0_it34);

assign col_wr_fu_1033_p2 = (pre_fx_1_fu_938_p3 == tmp_85_cast_fu_1029_p1? 1'b1: 1'b0);

assign cols_fu_574_p3 = ((tmp_13_fu_565_p2[0:0] === 1'b1) ? p_src_cols_V_read : tmp_14_fu_569_p2);

assign deleted_zeros_fu_1442_p3 = ((carry_fu_1437_p2[0:0] === 1'b1) ? Range1_all_ones_reg_2090 : Range1_all_zeros_reg_2096);

assign exitcond1_fu_627_p2 = (p_Val2_14_reg_279 == rows_fu_558_p3? 1'b1: 1'b0);

assign exitcond_fu_672_p2 = (p_Val2_15_reg_290 == cols_fu_574_p3? 1'b1: 1'b0);

assign grp_fu_1294_p1 = OP2_V_8_cast_fu_1291_p1;

assign grp_fu_1303_p1 = OP2_V_8_cast_fu_1291_p1;

assign grp_fu_364_ce = ap_const_logic_1;

assign grp_fu_364_p0 = {{p_src_rows_V_read}, {ap_const_lv32_0}};

assign grp_fu_364_p1 = grp_fu_364_p10;

assign grp_fu_364_p10 = tmp_s_fu_344_p3;

assign grp_fu_390_ce = ap_const_logic_1;

assign grp_fu_390_p0 = {{p_src_cols_V_read}, {ap_const_lv32_0}};

assign grp_fu_390_p1 = grp_fu_390_p10;

assign grp_fu_390_p10 = tmp_7_fu_370_p3;

assign grp_fu_683_p1 = grp_fu_364_p2[26:0];

assign grp_fu_695_p0 = {{p_Val2_15_reg_290}, {ap_const_lv16_0}};

assign grp_fu_695_p1 = grp_fu_390_p2[26:0];

assign grp_fu_729_p0 = grp_fu_364_p2[31:0];

assign grp_fu_738_p0 = grp_fu_390_p2[31:0];

assign i_fu_632_p2 = (p_Val2_14_reg_279 + ap_const_lv11_1);

assign i_op_assign_11_cast_fu_623_p1 = p_Val2_14_reg_279;

assign i_op_assign_cast_fu_668_p1 = p_Val2_15_reg_290;

assign j_fu_677_p2 = (p_Val2_15_reg_290 + ap_const_lv11_1);

assign k_buf_val_val_0_0_addr_gep_fu_257_p3 = tmp_41_fu_1080_p1;

assign k_buf_val_val_0_0_address1 = k_buf_val_val_0_0_addr_reg_1943;

assign k_buf_val_val_1_0_address0 = tmp_41_fu_1080_p1;

assign k_buf_val_val_1_0_address1 = tmp_41_reg_1928;

assign k_buf_val_val_1_0_d1 = k_buf_val_val_0_0_q0;

assign neg_src_fu_1459_p2 = (signbit_reg_2068 & tmp_3_i_i_fu_1453_p2);

assign neg_src_not_i_i_fu_1474_p2 = (p_38_i_i_i_fu_1448_p2 | signbit_not_fu_1469_p2);

assign not_1_fu_948_p2 = (sy_4_reg_1887 != pre_fy_fu_162? 1'b1: 1'b0);

assign not_s_fu_1039_p2 = (pre_fx_1_fu_938_p3 != pre_fx_2_fu_985_p3? 1'b1: 1'b0);

assign or_cond_fu_1096_p2 = (tmp_42_fu_1087_p2 & tmp_43_fu_1091_p2);

assign p_38_i_i_i_fu_1448_p2 = (carry_fu_1437_p2 & Range1_all_ones_reg_2090);

assign p_39_demorgan_i_i_i_fu_1464_p2 = (deleted_zeros_fu_1442_p3 | signbit_reg_2068);

assign p_39_demorgan_i_not_i_i_fu_1484_p2 = (p_39_demorgan_i_i_i_reg_2112 ^ ap_const_lv1_1);

assign p_6_fu_808_p3 = ((tmp_26_fu_796_p2[0:0] === 1'b1) ? ret_V_fu_774_p4 : ret_V_1_fu_802_p2);

assign p_7_fu_834_p3 = ((tmp_27_fu_824_p2[0:0] === 1'b1) ? ret_V_2_reg_1848 : ret_V_3_fu_829_p2);

assign p_Result_4_i_i_fu_1393_p4 = {{p_Val2_26_fu_1353_p2[ap_const_lv32_2F : ap_const_lv32_2C]}};

assign p_Val2_11_fu_497_p2 = ($signed(ap_const_lv27_7FF8000) + $signed(tmp_34_cast_cast_fu_493_p1));

assign p_Val2_12_fu_503_p4 = {{p_Val2_11_fu_497_p2[ap_const_lv32_19 : ap_const_lv32_6]}};

assign p_Val2_16_fu_536_p2 = (tmp_1_fu_533_p1 + p_Val2_8_fu_465_p4);

assign p_Val2_17_fu_544_p2 = (tmp_2_fu_541_p1 + p_Val2_12_fu_503_p4);

assign p_Val2_23_fu_1315_p2 = ($signed(p_Val2_4_cast_fu_1312_p1) + $signed(p_Val2_49_cast_fu_1309_p1));

assign p_Val2_26_fu_1353_p2 = (tmp28_cast_fu_1349_p1 + tmp_44_fu_1328_p1);

assign p_Val2_28_fu_1418_p2 = (p_Val2_27_reg_2075 + tmp_1_i_i_fu_1415_p1);

assign p_Val2_2_fu_770_p2 = ($signed(p_Val2_1_reg_1843) + $signed(tmp_62_cast_fu_619_p1));

assign p_Val2_3_fu_743_p2 = ($signed(grp_fu_729_p2) + $signed(tmp_60_cast_fu_607_p1));

assign p_Val2_49_cast_fu_1309_p1 = $signed(p_Val2_20_reg_2048);

assign p_Val2_4_cast_fu_1312_p1 = $signed(p_Val2_4_reg_2053);

assign p_Val2_50_cast_fu_1321_p1 = $signed(p_Val2_23_fu_1315_p2);

assign p_Val2_5_cast_fu_1325_p1 = $signed(p_Val2_5_reg_2058);

assign p_Val2_6_cast_fu_1336_p1 = $signed(p_Val2_6_reg_2063);

assign p_Val2_7_fu_459_p2 = ($signed(ap_const_lv27_7FF8000) + $signed(tmp_30_cast_cast_fu_455_p1));

assign p_Val2_8_fu_465_p4 = {{p_Val2_7_fu_459_p2[ap_const_lv32_19 : ap_const_lv32_6]}};

assign p_dst_data_stream_V_din = ((brmerge_i_i_fu_1489_p2[0:0] === 1'b1) ? p_mux_i_i_fu_1494_p3 : p_i_i_fu_1501_p3);

assign p_i_i_fu_1501_p3 = ((neg_src_reg_2107[0:0] === 1'b1) ? ap_const_lv8_0 : p_Val2_28_reg_2101);

assign p_lshr_f1_cast_fu_445_p4 = {{grp_fu_364_p2[ap_const_lv32_1A : ap_const_lv32_1]}};

assign p_lshr_f_cast_fu_483_p4 = {{grp_fu_390_p2[ap_const_lv32_1A : ap_const_lv32_1]}};

assign p_mux_i_i_fu_1494_p3 = ((brmerge_i_i_not_i_i_fu_1480_p2[0:0] === 1'b1) ? p_Val2_28_reg_2101 : ap_const_lv8_FF);

assign p_u_V_fu_1212_p3 = ((ap_reg_ppstg_tmp_37_reg_1915_pp0_it36[0:0] === 1'b1) ? ap_const_lv20_0 : u_V_reg_1965);

assign pre_fx_1_fu_938_p3 = ((tmp_37_fu_934_p2[0:0] === 1'b1) ? tmp_41_cast_fu_586_p1 : sx_2_reg_1870);

assign pre_fx_2_fu_985_p3 = ((ap_reg_ppstg_tmp_39_reg_1796_pp0_it34[0:0] === 1'b1) ? ap_const_lv16_FFF6 : pre_fx_fu_158);

assign pre_fx_2_sx_fu_1045_p3 = ((ap_reg_ppstg_tmp_39_reg_1796_pp0_it34[0:0] === 1'b1) ? ap_const_lv16_FFF6 : pre_fx_1_fu_938_p3);

assign pre_fx_5_fu_1052_p3 = ((tmp_16_fu_527_p2[0:0] === 1'b1) ? pre_fx_2_fu_985_p3 : pre_fx_2_sx_fu_1045_p3);

assign pre_fy_1_sy_fu_953_p3 = ((tmp_20_reg_1760[0:0] === 1'b1) ? pre_fy_fu_162 : sy_4_reg_1887);

assign pre_fy_5_fu_978_p3 = ((ap_reg_ppstg_tmp_39_reg_1796_pp0_it34[0:0] === 1'b1) ? sel_tmp5_fu_970_p3 : pre_fy_fu_162);

assign r_V_3_fu_888_p2 = ($signed(tmp_28_fu_874_p1) - $signed(tmp_67_cast_fu_884_p1));

assign r_V_4_fu_918_p2 = ($signed(tmp_32_fu_904_p1) - $signed(tmp_73_cast_fu_914_p1));

assign r_V_6_fu_1534_p1 = r_V_6_fu_1534_p10;

assign r_V_6_fu_1534_p10 = win_val_1_val_1_0_fu_178;

assign r_V_7_fu_1522_p0 = OP2_V_fu_1236_p1;

assign r_V_7_fu_1522_p1 = r_V_7_fu_1522_p10;

assign r_V_7_fu_1522_p10 = win_val_0_val_1_0_1_fu_174;

assign r_V_8_fu_1516_p1 = r_V_8_fu_1516_p10;

assign r_V_8_fu_1516_p10 = win_val_0_val_1_0_fu_170;

assign r_V_fu_1528_p0 = OP2_V_fu_1236_p1;

assign r_V_fu_1528_p1 = r_V_fu_1528_p10;

assign r_V_fu_1528_p10 = win_val_1_val_1_0_1_fu_182;

assign ret_V_1_fu_802_p2 = (ap_const_lv16_1 + ret_V_fu_774_p4);

assign ret_V_3_fu_829_p2 = (ap_const_lv16_1 + ret_V_2_reg_1848);

assign ret_V_fu_774_p4 = {{p_Val2_2_fu_770_p2[ap_const_lv32_1F : ap_const_lv32_10]}};

assign row_rd_5_fu_1003_p3 = ((ap_reg_ppstg_tmp_39_reg_1796_pp0_it34[0:0] === 1'b1) ? sel_tmp_fu_998_p2 : row_rd_fu_154);

assign row_wr_1_fu_944_p2 = (sy_4_reg_1887 == tmp_45_cast_reg_1755? 1'b1: 1'b0);

assign row_wr_2_fu_654_p2 = (p_Val2_14_reg_279 != ap_const_lv11_0? 1'b1: 1'b0);

assign row_wr_3_fu_1017_p3 = ((ap_reg_ppstg_tmp_39_reg_1796_pp0_it34[0:0] === 1'b1) ? row_wr_4_fu_1010_p3 : row_wr_fu_150);

assign row_wr_4_fu_1010_p3 = ((sel_tmp4_fu_966_p2[0:0] === 1'b1) ? row_wr_1_fu_944_p2 : row_wr_2_reg_1766);

assign rows_fu_558_p3 = ((tmp_10_fu_549_p2[0:0] === 1'b1) ? p_src_rows_V_read : tmp_12_fu_553_p2);

assign sel_tmp4_fu_966_p2 = (ap_reg_ppstg_tmp_39_reg_1796_pp0_it34 & tmp_15_fu_521_p2);

assign sel_tmp5_fu_970_p3 = ((sel_tmp4_fu_966_p2[0:0] === 1'b1) ? pre_fy_fu_162 : pre_fy_1_sy_fu_953_p3);

assign sel_tmp_fu_998_p2 = (tmp1_fu_992_p2 | tmp_20_reg_1760);

assign signbit_not_fu_1469_p2 = (signbit_reg_2068 ^ ap_const_lv1_1);

assign sx_2_fu_816_p3 = ((tmp_55_fu_784_p3[0:0] === 1'b1) ? p_6_fu_808_p3 : ret_V_fu_774_p4);

assign sx_fu_581_p2 = ($signed(ap_const_lv11_7FF) + $signed(p_src_cols_V_read));

assign sy_3_fu_841_p3 = ((tmp_57_reg_1855[0:0] === 1'b1) ? p_7_fu_834_p3 : ret_V_2_reg_1848);

assign sy_4_fu_852_p3 = ((tmp_38_fu_847_p2[0:0] === 1'b1) ? tmp_42_cast_fu_595_p1 : sy_3_fu_841_p3);

assign sy_fu_590_p2 = ($signed(ap_const_lv11_7FF) + $signed(p_src_rows_V_read));

assign tmp1_fu_992_p2 = (not_1_fu_948_p2 | sel_tmp4_fu_966_p2);

assign tmp28_cast_fu_1349_p1 = tmp3_fu_1343_p2;

assign tmp2_fu_1059_p2 = (not_s_fu_1039_p2 | tmp_16_fu_527_p2);

assign tmp3_fu_1343_p2 = (tmp_54_cast_fu_1332_p1 + tmp_1398_cast_cast_fu_1339_p1);

assign tmp_10_fu_549_p2 = (p_src_rows_V_read > p_dst_rows_V_read? 1'b1: 1'b0);

assign tmp_11_fu_425_p1 = grp_fu_364_p2[27:0];

assign tmp_12_fu_553_p2 = (ap_const_lv11_1 + p_dst_rows_V_read);

assign tmp_1398_cast_cast_fu_1339_p1 = $unsigned(p_Val2_6_cast_fu_1336_p1);

assign tmp_13_fu_565_p2 = (p_src_cols_V_read > p_dst_cols_V_read? 1'b1: 1'b0);

assign tmp_14_fu_569_p2 = (ap_const_lv11_1 + p_dst_cols_V_read);

assign tmp_15_fu_521_p2 = ($signed(tmp_11_fu_425_p1) > $signed(28'b10000000000000000)? 1'b1: 1'b0);

assign tmp_16_fu_527_p2 = ($signed(tmp_47_fu_437_p1) > $signed(28'b10000000000000000)? 1'b1: 1'b0);

assign tmp_17_fu_599_p3 = {{p_Val2_16_fu_536_p2}, {ap_const_lv6_0}};

assign tmp_18_fu_611_p3 = {{p_Val2_17_fu_544_p2}, {ap_const_lv6_0}};

assign tmp_19_fu_638_p2 = ($signed(i_op_assign_11_cast_fu_623_p1) + $signed(ap_const_lv12_FFF));

assign tmp_1_fu_533_p1 = tmp_51_fu_475_p3;

assign tmp_1_i_i_fu_1415_p1 = tmp_63_reg_2080;

assign tmp_20_fu_648_p2 = (p_Val2_14_reg_279 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_21_fu_660_p3 = {{p_Val2_14_reg_279}, {ap_const_lv16_0}};

assign tmp_25_fu_716_p2 = ($signed(ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it29) + $signed(ap_const_lv12_FFF));

assign tmp_26_fu_796_p2 = (tmp_56_fu_792_p1 == ap_const_lv16_0? 1'b1: 1'b0);

assign tmp_27_fu_824_p2 = (tmp_58_reg_1860 == ap_const_lv16_0? 1'b1: 1'b0);

assign tmp_28_fu_874_p1 = $signed(p_Val2_2_reg_1865);

assign tmp_29_fu_877_p3 = {{sx_2_reg_1870}, {ap_const_lv16_0}};

assign tmp_2_fu_541_p1 = tmp_52_fu_513_p3;

assign tmp_2_i_i_fu_1431_p2 = (tmp_65_fu_1423_p3 ^ ap_const_lv1_1);

assign tmp_30_cast_cast_fu_455_p1 = p_lshr_f1_cast_fu_445_p4;

assign tmp_30_fu_894_p2 = ($signed(r_V_3_fu_888_p2) > $signed(33'b000000000000000000000000000000000)? 1'b1: 1'b0);

assign tmp_31_fu_1142_p3 = {{tmp_59_reg_1900}, {ap_const_lv2_0}};

assign tmp_32_fu_904_p1 = $signed(ap_reg_ppstg_p_Val2_3_reg_1838_pp0_it34);

assign tmp_34_cast_cast_fu_493_p1 = p_lshr_f_cast_fu_483_p4;

assign tmp_34_fu_907_p3 = {{sy_3_reg_1877}, {ap_const_lv16_0}};

assign tmp_35_fu_924_p2 = ($signed(r_V_4_fu_918_p2) > $signed(33'b000000000000000000000000000000000)? 1'b1: 1'b0);

assign tmp_36_fu_1156_p3 = {{tmp_60_reg_1910}, {ap_const_lv2_0}};

assign tmp_37_fu_934_p2 = ($signed(sx_2_reg_1870) > $signed(tmp_41_cast_fu_586_p1)? 1'b1: 1'b0);

assign tmp_38_fu_847_p2 = ($signed(sy_3_fu_841_p3) > $signed(tmp_42_cast_fu_595_p1)? 1'b1: 1'b0);

assign tmp_39_fu_700_p2 = (p_Val2_15_reg_290 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_3_i_i_fu_1453_p2 = (p_38_i_i_i_fu_1448_p2 ^ ap_const_lv1_1);

assign tmp_40_fu_1024_p2 = ($signed(ap_const_lv12_FFF) + $signed(ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it34));

assign tmp_41_cast_fu_586_p1 = sx_fu_581_p2;

assign tmp_41_fu_1080_p1 = $signed(x_2_fu_959_p3);

assign tmp_42_cast_fu_595_p1 = sy_fu_590_p2;

assign tmp_42_fu_1087_p2 = ($signed(sy_4_reg_1887) < $signed(tmp_42_cast_fu_595_p1)? 1'b1: 1'b0);

assign tmp_43_fu_1091_p2 = ($signed(pre_fx_1_fu_938_p3) < $signed(tmp_41_cast_fu_586_p1)? 1'b1: 1'b0);

assign tmp_44_fu_1328_p1 = $unsigned(p_Val2_50_cast_fu_1321_p1);

assign tmp_45_cast_fu_644_p1 = $signed(tmp_19_fu_638_p2);

assign tmp_47_fu_437_p1 = grp_fu_390_p2[27:0];

assign tmp_51_fu_475_p3 = p_Val2_7_fu_459_p2[ap_const_lv32_5];

assign tmp_52_fu_513_p3 = p_Val2_11_fu_497_p2[ap_const_lv32_5];

assign tmp_53_fu_712_p1 = grp_fu_683_p2[11:0];

assign tmp_54_cast_fu_1332_p1 = $unsigned(p_Val2_5_cast_fu_1325_p1);

assign tmp_54_fu_721_p1 = grp_fu_695_p2[11:0];

assign tmp_55_fu_784_p3 = p_Val2_2_fu_770_p2[ap_const_lv32_1F];

assign tmp_56_fu_792_p1 = p_Val2_2_fu_770_p2[15:0];

assign tmp_58_fu_766_p1 = p_Val2_3_fu_743_p2[15:0];

assign tmp_59_fu_900_p1 = r_V_3_fu_888_p2[17:0];

assign tmp_60_cast_fu_607_p1 = $signed(tmp_17_fu_599_p3);

assign tmp_60_fu_930_p1 = r_V_4_fu_918_p2[17:0];

assign tmp_62_cast_fu_619_p1 = $signed(tmp_18_fu_611_p3);

assign tmp_65_fu_1423_p3 = p_Val2_28_fu_1418_p2[ap_const_lv32_7];

assign tmp_67_cast_fu_884_p1 = $signed(tmp_29_fu_877_p3);

assign tmp_73_cast_fu_914_p1 = $signed(tmp_34_fu_907_p3);

assign tmp_7_fu_370_p3 = {{p_dst_cols_V_read}, {ap_const_lv16_0}};

assign tmp_85_cast_fu_1029_p1 = $signed(tmp_40_fu_1024_p2);

assign tmp_s_fu_344_p3 = {{p_dst_rows_V_read}, {ap_const_lv16_0}};

assign u1_V_fu_1202_p2 = (ap_const_lv20_40000 - u_V_reg_1965);

assign u_V_fu_1149_p3 = ((tmp_30_reg_1895[0:0] === 1'b1) ? tmp_31_fu_1142_p3 : ap_const_lv20_0);

assign v1_V_fu_1207_p2 = (ap_const_lv20_40000 - v_V_2_reg_1971);

assign v_V_2_fu_1163_p3 = ((tmp_35_reg_1905[0:0] === 1'b1) ? tmp_36_fu_1156_p3 : ap_const_lv20_0);

assign v_V_fu_1218_p3 = ((ap_reg_ppstg_tmp_38_reg_1882_pp0_it36[0:0] === 1'b1) ? ap_const_lv20_0 : v_V_2_reg_1971);

assign x_1_fu_1102_p2 = (x_2_fu_959_p3 + ap_const_lv16_1);

assign x_2_fu_959_p3 = ((ap_reg_ppstg_tmp_39_reg_1796_pp0_it34[0:0] === 1'b1) ? ap_const_lv16_0 : x_fu_166);
always @ (posedge ap_clk) begin
    tmp_21_reg_1771[15:0] <= 16'b0000000000000000;
    i_op_assign_cast_reg_1776[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it1[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it2[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it3[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it4[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it5[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it6[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it7[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it8[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it9[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it10[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it11[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it12[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it13[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it14[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it15[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it16[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it17[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it18[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it19[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it20[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it21[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it22[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it23[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it24[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it25[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it26[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it27[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it28[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it29[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it30[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it31[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it32[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it33[11] <= 1'b0;
    ap_reg_ppstg_i_op_assign_cast_reg_1776_pp0_it34[11] <= 1'b0;
    u_V_reg_1965[1:0] <= 2'b00;
    v_V_2_reg_1971[1:0] <= 2'b00;
    v1_V_reg_1977[1:0] <= 2'b00;
    p_u_V_reg_1982[1:0] <= 2'b00;
    v_V_reg_1987[1:0] <= 2'b00;
end



endmodule //image_filter_Resize_opr_linear

