POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,DB,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,NOP,JMP,INT1,AND,OR,AND,OR,AND,OR,AND,AND,AND,DB,INT1,AND,OR,AND,PSLLW,MOV,DB,INT1,AND,OR,AND,ADD,INT1,AND,CMC,SHR,MOV,INT,MOV,PUSH,IMUL,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,ADD,ADD,OR,CMC,CMP,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,AND,ADD,JO,ADD,ADD,ADD,OR,ADD,ADC,ADD,XOR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,MOV,ADD,FADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,NOP,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,ADC,ADD,AND,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,JB,DB,JZ,ADD,DB,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,DB,DB,JZ,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,JB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD