#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55aaf7176c50 .scope module, "data_mem_tb" "data_mem_tb" 2 3;
 .timescale -9 -12;
P_0x55aaf7156890 .param/l "DATA_WIDTH" 1 2 7, +C4<00000000000000000000000000100000>;
P_0x55aaf71568d0 .param/l "MEM_DEPTH" 1 2 6, +C4<00000000000000000000000100000000>;
v0x55aaf719ad30_0 .var "addr", 31 0;
v0x55aaf719ae10_0 .var "clk", 0 0;
v0x55aaf719aeb0_0 .var "cs_mem_write", 0 0;
v0x55aaf719af50_0 .net "read_data", 31 0, v0x55aaf7161f80_0;  1 drivers
v0x55aaf719aff0_0 .var "write_data", 31 0;
E_0x55aaf7139b40 .event negedge, v0x55aaf715f740_0;
S_0x55aaf7156920 .scope module, "uut" "data_mem" 2 22, 3 1 0, S_0x55aaf7176c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "cs_mem_write"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 32 "addr"
    .port_info 4 /OUTPUT 32 "read_data"
P_0x55aaf713de50 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x55aaf713de90 .param/l "MEM_DEPTH" 0 3 2, +C4<00000000000000000000000100000000>;
v0x55aaf715f480_0 .net "addr", 31 0, v0x55aaf719ad30_0;  1 drivers
v0x55aaf715f740_0 .net "clk", 0 0, v0x55aaf719ae10_0;  1 drivers
v0x55aaf71608d0_0 .net "cs_mem_write", 0 0, v0x55aaf719aeb0_0;  1 drivers
v0x55aaf7161a10_0 .var/i "i", 31 0;
v0x55aaf7161cd0 .array "memory", 255 0, 31 0;
v0x55aaf7161f80_0 .var "read_data", 31 0;
v0x55aaf719abb0_0 .net "write_data", 31 0, v0x55aaf719aff0_0;  1 drivers
E_0x55aaf70e0bf0 .event posedge, v0x55aaf715f740_0;
S_0x55aaf71694a0 .scope module, "mux4_to_1" "mux4_to_1" 4 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d_in_0"
    .port_info 1 /INPUT 32 "d_in_1"
    .port_info 2 /INPUT 32 "d_in_2"
    .port_info 3 /INPUT 32 "d_in_3"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 32 "d_out"
P_0x55aaf712fae0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x7fe686e1e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55aaf719b0e0_0 .net/2u *"_s0", 1 0, L_0x7fe686e1e018;  1 drivers
v0x55aaf719b180_0 .net *"_s10", 0 0, L_0x55aaf71a7210;  1 drivers
v0x55aaf719b220_0 .net *"_s12", 31 0, L_0x55aaf71a7300;  1 drivers
v0x55aaf719b2e0_0 .net *"_s14", 31 0, L_0x55aaf71a73f0;  1 drivers
v0x55aaf719b3c0_0 .net *"_s2", 0 0, L_0x55aaf71a6fe0;  1 drivers
L_0x7fe686e1e060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55aaf719b4d0_0 .net/2u *"_s4", 1 0, L_0x7fe686e1e060;  1 drivers
v0x55aaf719b5b0_0 .net *"_s6", 0 0, L_0x55aaf71a70d0;  1 drivers
L_0x7fe686e1e0a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55aaf719b670_0 .net/2u *"_s8", 1 0, L_0x7fe686e1e0a8;  1 drivers
o0x7fe686e673a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55aaf719b750_0 .net "d_in_0", 31 0, o0x7fe686e673a8;  0 drivers
o0x7fe686e673d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55aaf719b830_0 .net "d_in_1", 31 0, o0x7fe686e673d8;  0 drivers
o0x7fe686e67408 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55aaf719b910_0 .net "d_in_2", 31 0, o0x7fe686e67408;  0 drivers
o0x7fe686e67438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55aaf719b9f0_0 .net "d_in_3", 31 0, o0x7fe686e67438;  0 drivers
v0x55aaf719bad0_0 .net "d_out", 31 0, L_0x55aaf71a7530;  1 drivers
o0x7fe686e67498 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55aaf719bbb0_0 .net "sel", 1 0, o0x7fe686e67498;  0 drivers
L_0x55aaf71a6fe0 .cmp/eq 2, o0x7fe686e67498, L_0x7fe686e1e018;
L_0x55aaf71a70d0 .cmp/eq 2, o0x7fe686e67498, L_0x7fe686e1e060;
L_0x55aaf71a7210 .cmp/eq 2, o0x7fe686e67498, L_0x7fe686e1e0a8;
L_0x55aaf71a7300 .functor MUXZ 32, o0x7fe686e67438, o0x7fe686e67408, L_0x55aaf71a7210, C4<>;
L_0x55aaf71a73f0 .functor MUXZ 32, L_0x55aaf71a7300, o0x7fe686e673d8, L_0x55aaf71a70d0, C4<>;
L_0x55aaf71a7530 .functor MUXZ 32, L_0x55aaf71a73f0, o0x7fe686e673a8, L_0x55aaf71a6fe0, C4<>;
S_0x55aaf716b580 .scope module, "single_cycle_rv" "single_cycle_rv" 5 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
P_0x55aaf713c0b0 .param/str "NAME" 0 5 2, "single_cycle";
v0x55aaf71a55e0_0 .net "alu_result", 31 0, v0x55aaf719c110_0;  1 drivers
o0x7fe686e68a88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55aaf71a56c0_0 .net "clk", 0 0, o0x7fe686e68a88;  0 drivers
v0x55aaf71a5760_0 .net "cs_alu_ctrl", 2 0, v0x55aaf719d660_0;  1 drivers
v0x55aaf71a5800_0 .net "cs_alu_src", 0 0, v0x55aaf719e310_0;  1 drivers
v0x55aaf71a58a0_0 .net "cs_imm_src", 1 0, v0x55aaf719e410_0;  1 drivers
v0x55aaf71a5990_0 .net "cs_mem_write", 0 0, v0x55aaf719e4b0_0;  1 drivers
v0x55aaf71a5a80_0 .net "cs_pc_src", 0 0, L_0x55aaf7141f80;  1 drivers
v0x55aaf71a5b70_0 .net "cs_reg_write", 0 0, v0x55aaf719e5c0_0;  1 drivers
v0x55aaf71a5c10_0 .net "cs_result_src", 1 0, v0x55aaf719e680_0;  1 drivers
v0x55aaf71a5cd0_0 .net "funct3", 2 0, L_0x55aaf71b8440;  1 drivers
v0x55aaf71a5d90_0 .net "funct7", 6 0, L_0x55aaf71b87f0;  1 drivers
v0x55aaf71a5e50_0 .net "imm", 24 0, L_0x55aaf71b88d0;  1 drivers
v0x55aaf71a5f40_0 .net "imm_ext", 31 0, v0x55aaf71a0710_0;  1 drivers
v0x55aaf71a6000_0 .net "instr", 31 0, L_0x55aaf71b7ee0;  1 drivers
v0x55aaf71a6110_0 .net "opcode", 6 0, L_0x55aaf71b81e0;  1 drivers
v0x55aaf71a61d0_0 .net "pc", 31 0, v0x55aaf71a3510_0;  1 drivers
v0x55aaf71a6320_0 .net "pc_next", 31 0, L_0x55aaf71b7940;  1 drivers
v0x55aaf71a64f0_0 .net "pc_plus4", 31 0, L_0x55aaf71b80b0;  1 drivers
v0x55aaf71a6600_0 .net "pc_target", 31 0, L_0x55aaf71b9da0;  1 drivers
v0x55aaf71a6710_0 .net "rd", 4 0, L_0x55aaf71b83a0;  1 drivers
v0x55aaf71a6820_0 .net "rs1", 4 0, L_0x55aaf71b8570;  1 drivers
v0x55aaf71a6930_0 .net "rs1_data", 31 0, L_0x55aaf71b8fa0;  1 drivers
v0x55aaf71a6a40_0 .net "rs2", 4 0, L_0x55aaf71b8640;  1 drivers
v0x55aaf71a6b50_0 .net "rs2_data", 31 0, L_0x55aaf71b9720;  1 drivers
o0x7fe686e68b18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55aaf71a6c60_0 .net "rst_n", 0 0, o0x7fe686e68b18;  0 drivers
v0x55aaf71a6d50_0 .net "srcB", 31 0, L_0x55aaf71b9aa0;  1 drivers
v0x55aaf71a6e60_0 .var "writeback_result", 31 0;
v0x55aaf71a6f20_0 .net "zero", 0 0, L_0x55aaf71b9cb0;  1 drivers
L_0x55aaf71b8ab0 .part L_0x55aaf71b87f0, 5, 1;
S_0x55aaf719bd50 .scope module, "alu_inst" "alu" 5 118, 6 3 0, S_0x55aaf716b580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "srcA"
    .port_info 1 /INPUT 32 "srcB"
    .port_info 2 /INPUT 3 "alu_ctrl"
    .port_info 3 /OUTPUT 32 "res"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fe686e1e600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55aaf719bf30_0 .net/2u *"_s0", 31 0, L_0x7fe686e1e600;  1 drivers
v0x55aaf719c030_0 .net "alu_ctrl", 2 0, v0x55aaf719d660_0;  alias, 1 drivers
v0x55aaf719c110_0 .var "res", 31 0;
v0x55aaf719c200_0 .net "srcA", 31 0, L_0x55aaf71b8fa0;  alias, 1 drivers
v0x55aaf719c2e0_0 .net "srcB", 31 0, L_0x55aaf71b9aa0;  alias, 1 drivers
v0x55aaf719c410_0 .net "zero", 0 0, L_0x55aaf71b9cb0;  alias, 1 drivers
E_0x55aaf7139340 .event edge, v0x55aaf719c030_0, v0x55aaf719c200_0, v0x55aaf719c2e0_0;
L_0x55aaf71b9cb0 .cmp/eq 32, v0x55aaf719c110_0, L_0x7fe686e1e600;
S_0x55aaf719c570 .scope module, "alu_srcB_mux" "mux2_to_1" 5 111, 7 1 0, S_0x55aaf716b580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d_in_0"
    .port_info 1 /INPUT 32 "d_in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "d_out"
P_0x55aaf719c760 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x55aaf719c830_0 .net *"_s0", 31 0, L_0x55aaf71b98c0;  1 drivers
L_0x7fe686e1e570 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55aaf719c910_0 .net *"_s3", 30 0, L_0x7fe686e1e570;  1 drivers
L_0x7fe686e1e5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55aaf719c9f0_0 .net/2u *"_s4", 31 0, L_0x7fe686e1e5b8;  1 drivers
v0x55aaf719cae0_0 .net *"_s6", 0 0, L_0x55aaf71b9960;  1 drivers
v0x55aaf719cba0_0 .net "d_in_0", 31 0, L_0x55aaf71b9720;  alias, 1 drivers
v0x55aaf719ccd0_0 .net "d_in_1", 31 0, v0x55aaf71a0710_0;  alias, 1 drivers
v0x55aaf719cdb0_0 .net "d_out", 31 0, L_0x55aaf71b9aa0;  alias, 1 drivers
v0x55aaf719ce70_0 .net "sel", 0 0, v0x55aaf719e310_0;  alias, 1 drivers
L_0x55aaf71b98c0 .concat [ 1 31 0 0], v0x55aaf719e310_0, L_0x7fe686e1e570;
L_0x55aaf71b9960 .cmp/eq 32, L_0x55aaf71b98c0, L_0x7fe686e1e5b8;
L_0x55aaf71b9aa0 .functor MUXZ 32, v0x55aaf71a0710_0, L_0x55aaf71b9720, L_0x55aaf71b9960, C4<>;
S_0x55aaf719cfc0 .scope module, "cu_sc" "cu_single_cycle" 5 72, 8 3 0, S_0x55aaf716b580;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /INPUT 3 "funct3"
    .port_info 2 /INPUT 1 "funct7_5"
    .port_info 3 /INPUT 1 "zero"
    .port_info 4 /OUTPUT 1 "cs_pc_src"
    .port_info 5 /OUTPUT 1 "cs_mem_write"
    .port_info 6 /OUTPUT 1 "cs_alu_src"
    .port_info 7 /OUTPUT 1 "cs_reg_write"
    .port_info 8 /OUTPUT 2 "cs_imm_src"
    .port_info 9 /OUTPUT 2 "cs_result_src"
    .port_info 10 /OUTPUT 3 "cs_alu_ctrl"
L_0x55aaf7141f80 .functor OR 1, v0x55aaf719e760_0, v0x55aaf719ebc0_0, C4<0>, C4<0>;
v0x55aaf719ea20_0 .net "alu_op", 1 0, v0x55aaf719e190_0;  1 drivers
v0x55aaf719eb00_0 .net "branch", 0 0, v0x55aaf719e270_0;  1 drivers
v0x55aaf719ebc0_0 .var "branch_taken", 0 0;
v0x55aaf719ec60_0 .net "cs_alu_ctrl", 2 0, v0x55aaf719d660_0;  alias, 1 drivers
v0x55aaf719ed50_0 .net "cs_alu_src", 0 0, v0x55aaf719e310_0;  alias, 1 drivers
v0x55aaf719ee90_0 .net "cs_imm_src", 1 0, v0x55aaf719e410_0;  alias, 1 drivers
v0x55aaf719ef30_0 .net "cs_mem_write", 0 0, v0x55aaf719e4b0_0;  alias, 1 drivers
v0x55aaf719efd0_0 .net "cs_pc_src", 0 0, L_0x55aaf7141f80;  alias, 1 drivers
v0x55aaf719f070_0 .net "cs_reg_write", 0 0, v0x55aaf719e5c0_0;  alias, 1 drivers
v0x55aaf719f110_0 .net "cs_result_src", 1 0, v0x55aaf719e680_0;  alias, 1 drivers
v0x55aaf719f1e0_0 .net "funct3", 2 0, L_0x55aaf71b8440;  alias, 1 drivers
v0x55aaf719f2b0_0 .net "funct7_5", 0 0, L_0x55aaf71b8ab0;  1 drivers
v0x55aaf719f380_0 .net "jump", 0 0, v0x55aaf719e760_0;  1 drivers
v0x55aaf719f450_0 .net "opcode", 6 0, L_0x55aaf71b81e0;  alias, 1 drivers
o0x7fe686e67f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55aaf719f520_0 .net "zero", 0 0, o0x7fe686e67f48;  0 drivers
E_0x55aaf7182610 .event edge, v0x55aaf719d750_0, v0x55aaf719e270_0, v0x55aaf719f520_0;
L_0x55aaf71b8a10 .part L_0x55aaf71b81e0, 5, 1;
S_0x55aaf719d2c0 .scope module, "alu_decoder" "cu_single_cycle_alu_decoder" 8 31, 9 3 0, S_0x55aaf719cfc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "opcode_5"
    .port_info 1 /INPUT 1 "funct7_5"
    .port_info 2 /INPUT 3 "funct3"
    .port_info 3 /INPUT 2 "alu_op"
    .port_info 4 /OUTPUT 3 "cs_alu_ctrl"
v0x55aaf719d560_0 .net "alu_op", 1 0, v0x55aaf719e190_0;  alias, 1 drivers
v0x55aaf719d660_0 .var "cs_alu_ctrl", 2 0;
v0x55aaf719d750_0 .net "funct3", 2 0, L_0x55aaf71b8440;  alias, 1 drivers
v0x55aaf719d820_0 .net "funct7_5", 0 0, L_0x55aaf71b8ab0;  alias, 1 drivers
v0x55aaf719d8e0_0 .net "op_func_internal_ctrl", 1 0, L_0x55aaf71b8970;  1 drivers
v0x55aaf719da10_0 .net "opcode_5", 0 0, L_0x55aaf71b8a10;  1 drivers
E_0x55aaf719d4e0 .event edge, v0x55aaf719d560_0, v0x55aaf719d750_0, v0x55aaf719d8e0_0;
L_0x55aaf71b8970 .concat [ 1 1 0 0], L_0x55aaf71b8ab0, L_0x55aaf71b8a10;
S_0x55aaf719db70 .scope module, "main_decoder" "cu_single_cycle_main_decoder" 8 18, 10 3 0, S_0x55aaf719cfc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /OUTPUT 1 "branch"
    .port_info 2 /OUTPUT 1 "cs_mem_write"
    .port_info 3 /OUTPUT 1 "cs_alu_src"
    .port_info 4 /OUTPUT 1 "cs_reg_write"
    .port_info 5 /OUTPUT 1 "jump"
    .port_info 6 /OUTPUT 2 "cs_imm_src"
    .port_info 7 /OUTPUT 2 "cs_result_src"
    .port_info 8 /OUTPUT 2 "alu_op"
P_0x55aaf7108950 .param/l "OP_ADDI" 1 10 16, C4<0010011>;
P_0x55aaf7108990 .param/l "OP_BRANCH" 1 10 14, C4<1100011>;
P_0x55aaf71089d0 .param/l "OP_JAL" 1 10 17, C4<1101111>;
P_0x55aaf7108a10 .param/l "OP_LW" 1 10 12, C4<0000011>;
P_0x55aaf7108a50 .param/l "OP_R_TYPE" 1 10 15, C4<0110011>;
P_0x55aaf7108a90 .param/l "OP_SW" 1 10 13, C4<0100011>;
v0x55aaf719e190_0 .var "alu_op", 1 0;
v0x55aaf719e270_0 .var "branch", 0 0;
v0x55aaf719e310_0 .var "cs_alu_src", 0 0;
v0x55aaf719e410_0 .var "cs_imm_src", 1 0;
v0x55aaf719e4b0_0 .var "cs_mem_write", 0 0;
v0x55aaf719e5c0_0 .var "cs_reg_write", 0 0;
v0x55aaf719e680_0 .var "cs_result_src", 1 0;
v0x55aaf719e760_0 .var "jump", 0 0;
v0x55aaf719e820_0 .net "opcode", 6 0, L_0x55aaf71b81e0;  alias, 1 drivers
E_0x55aaf719e110 .event edge, v0x55aaf719e820_0;
S_0x55aaf719f6c0 .scope module, "id" "instr_decode" 5 60, 11 5 0, S_0x55aaf716b580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 7 "opcode"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
    .port_info 5 /OUTPUT 7 "funct7"
    .port_info 6 /OUTPUT 3 "funct3"
    .port_info 7 /OUTPUT 25 "imm"
v0x55aaf719f960_0 .net "funct3", 2 0, L_0x55aaf71b8440;  alias, 1 drivers
v0x55aaf719fa90_0 .net "funct7", 6 0, L_0x55aaf71b87f0;  alias, 1 drivers
v0x55aaf719fb70_0 .net "imm", 24 0, L_0x55aaf71b88d0;  alias, 1 drivers
v0x55aaf719fc30_0 .net "instr", 31 0, L_0x55aaf71b7ee0;  alias, 1 drivers
v0x55aaf719fd10_0 .net "opcode", 6 0, L_0x55aaf71b81e0;  alias, 1 drivers
v0x55aaf719fe70_0 .net "rd", 4 0, L_0x55aaf71b83a0;  alias, 1 drivers
v0x55aaf719ff50_0 .net "rs1", 4 0, L_0x55aaf71b8570;  alias, 1 drivers
v0x55aaf71a0030_0 .net "rs2", 4 0, L_0x55aaf71b8640;  alias, 1 drivers
L_0x55aaf71b81e0 .part L_0x55aaf71b7ee0, 0, 7;
L_0x55aaf71b83a0 .part L_0x55aaf71b7ee0, 7, 5;
L_0x55aaf71b8440 .part L_0x55aaf71b7ee0, 12, 3;
L_0x55aaf71b8570 .part L_0x55aaf71b7ee0, 15, 5;
L_0x55aaf71b8640 .part L_0x55aaf71b7ee0, 20, 5;
L_0x55aaf71b87f0 .part L_0x55aaf71b7ee0, 25, 7;
L_0x55aaf71b88d0 .part L_0x55aaf71b7ee0, 7, 25;
S_0x55aaf71a0260 .scope module, "imm_ext_instance" "imm_extender" 5 101, 12 3 0, S_0x55aaf716b580;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "cs_imm_src"
    .port_info 1 /INPUT 25 "imm"
    .port_info 2 /OUTPUT 32 "imm_ext"
v0x55aaf71a0520_0 .net "cs_imm_src", 1 0, v0x55aaf719e410_0;  alias, 1 drivers
v0x55aaf71a0650_0 .net "imm", 31 7, L_0x55aaf71b88d0;  alias, 1 drivers
v0x55aaf71a0710_0 .var "imm_ext", 31 0;
E_0x55aaf71a04a0 .event edge, v0x55aaf719e410_0, v0x55aaf719fb70_0;
S_0x55aaf71a07f0 .scope module, "instr_mem_instance" "instr_mem" 5 40, 13 1 0, S_0x55aaf716b580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instr"
P_0x55aaf71a09c0 .param/l "MEM_DEPTH" 0 13 2, +C4<00000000000000000000000100000000>;
P_0x55aaf71a0a00 .param/str "MEM_FILE" 1 13 9, "sw/mem/fibonacci.mem";
P_0x55aaf71a0a40 .param/l "START_ADDR" 0 13 3, +C4<00000000000000000000000000000000>;
L_0x7fe686e1e1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a0cd0_0 .net/2u *"_s0", 31 0, L_0x7fe686e1e1c8;  1 drivers
L_0x7fe686e1e258 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a0dd0_0 .net/2u *"_s10", 31 0, L_0x7fe686e1e258;  1 drivers
v0x55aaf71a0eb0_0 .net *"_s12", 0 0, L_0x55aaf71b7d50;  1 drivers
v0x55aaf71a0f50_0 .net *"_s14", 31 0, L_0x55aaf71b7e40;  1 drivers
L_0x7fe686e1e2a0 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a1030_0 .net/2u *"_s16", 31 0, L_0x7fe686e1e2a0;  1 drivers
v0x55aaf71a1160_0 .net *"_s6", 31 0, L_0x55aaf71b7c10;  1 drivers
L_0x7fe686e1e210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a1240_0 .net *"_s9", 1 0, L_0x7fe686e1e210;  1 drivers
v0x55aaf71a1320_0 .net "addr", 31 0, v0x55aaf71a3510_0;  alias, 1 drivers
v0x55aaf71a1400_0 .var/i "i", 31 0;
v0x55aaf71a14e0_0 .net "instr", 31 0, L_0x55aaf71b7ee0;  alias, 1 drivers
v0x55aaf71a15a0 .array "memory", 255 0, 31 0;
v0x55aaf71a1640_0 .net "offset", 31 0, L_0x55aaf71b7a30;  1 drivers
v0x55aaf71a1720_0 .net "word_index", 31 2, L_0x55aaf71b7b20;  1 drivers
L_0x55aaf71b7a30 .arith/sub 32, v0x55aaf71a3510_0, L_0x7fe686e1e1c8;
L_0x55aaf71b7b20 .part L_0x55aaf71b7a30, 2, 30;
L_0x55aaf71b7c10 .concat [ 30 2 0 0], L_0x55aaf71b7b20, L_0x7fe686e1e210;
L_0x55aaf71b7d50 .cmp/gt 32, L_0x7fe686e1e258, L_0x55aaf71b7c10;
L_0x55aaf71b7e40 .array/port v0x55aaf71a15a0, L_0x55aaf71b7b20;
L_0x55aaf71b7ee0 .functor MUXZ 32, L_0x7fe686e1e2a0, L_0x55aaf71b7e40, L_0x55aaf71b7d50, C4<>;
S_0x55aaf71a1860 .scope module, "pc_adder" "adder32" 5 45, 14 2 0, S_0x55aaf716b580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "sum"
v0x55aaf71a1a30_0 .net "a", 31 0, v0x55aaf71a3510_0;  alias, 1 drivers
L_0x7fe686e1e2e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a1b40_0 .net "b", 31 0, L_0x7fe686e1e2e8;  1 drivers
v0x55aaf71a1c00_0 .net "sum", 31 0, L_0x55aaf71b80b0;  alias, 1 drivers
L_0x55aaf71b80b0 .arith/sum 32, v0x55aaf71a3510_0, L_0x7fe686e1e2e8;
S_0x55aaf71a1d70 .scope module, "pc_mux" "mux2_to_1" 5 17, 7 1 0, S_0x55aaf716b580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d_in_0"
    .port_info 1 /INPUT 32 "d_in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "d_out"
P_0x55aaf71a1f40 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x55aaf71a20d0_0 .net *"_s0", 31 0, L_0x55aaf71a76b0;  1 drivers
L_0x7fe686e1e0f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a21b0_0 .net *"_s3", 30 0, L_0x7fe686e1e0f0;  1 drivers
L_0x7fe686e1e138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a2290_0 .net/2u *"_s4", 31 0, L_0x7fe686e1e138;  1 drivers
v0x55aaf71a2380_0 .net *"_s6", 0 0, L_0x55aaf71b7800;  1 drivers
v0x55aaf71a2440_0 .net "d_in_0", 31 0, L_0x55aaf71b80b0;  alias, 1 drivers
v0x55aaf71a2550_0 .net "d_in_1", 31 0, L_0x55aaf71b9da0;  alias, 1 drivers
v0x55aaf71a2610_0 .net "d_out", 31 0, L_0x55aaf71b7940;  alias, 1 drivers
v0x55aaf71a26f0_0 .net "sel", 0 0, L_0x55aaf7141f80;  alias, 1 drivers
L_0x55aaf71a76b0 .concat [ 1 31 0 0], L_0x55aaf7141f80, L_0x7fe686e1e0f0;
L_0x55aaf71b7800 .cmp/eq 32, L_0x55aaf71a76b0, L_0x7fe686e1e138;
L_0x55aaf71b7940 .functor MUXZ 32, L_0x55aaf71b9da0, L_0x55aaf71b80b0, L_0x55aaf71b7800, C4<>;
S_0x55aaf71a2850 .scope module, "pc_target_adder" "adder32" 5 126, 14 2 0, S_0x55aaf716b580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "sum"
v0x55aaf71a2a40_0 .net "a", 31 0, v0x55aaf71a3510_0;  alias, 1 drivers
v0x55aaf71a2b70_0 .net "b", 31 0, v0x55aaf71a0710_0;  alias, 1 drivers
v0x55aaf71a2c80_0 .net "sum", 31 0, L_0x55aaf71b9da0;  alias, 1 drivers
L_0x55aaf71b9da0 .arith/sum 32, v0x55aaf71a3510_0, v0x55aaf71a0710_0;
S_0x55aaf71a2d80 .scope module, "program_counter" "register" 5 28, 15 1 0, S_0x55aaf716b580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d_in"
    .port_info 4 /OUTPUT 32 "d_out"
P_0x55aaf71a2f50 .param/l "RESET_VALUE" 0 15 3, C4<00000000000000000000000000000000>;
P_0x55aaf71a2f90 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v0x55aaf71a31d0_0 .net "clk", 0 0, o0x7fe686e68a88;  alias, 0 drivers
v0x55aaf71a32b0_0 .net "d_in", 31 0, L_0x55aaf71b7940;  alias, 1 drivers
v0x55aaf71a33a0_0 .net "d_out", 31 0, v0x55aaf71a3510_0;  alias, 1 drivers
L_0x7fe686e1e180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a3470_0 .net "en", 0 0, L_0x7fe686e1e180;  1 drivers
v0x55aaf71a3510_0 .var "reg_val", 31 0;
v0x55aaf71a3640_0 .net "rst_n", 0 0, o0x7fe686e68b18;  alias, 0 drivers
E_0x55aaf71a3170 .event posedge, v0x55aaf71a31d0_0;
S_0x55aaf71a37a0 .scope module, "rf" "register_file" 5 87, 16 3 0, S_0x55aaf716b580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 5 "rs1"
    .port_info 4 /INPUT 5 "rs2"
    .port_info 5 /INPUT 5 "rd"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "rs1_data"
    .port_info 8 /OUTPUT 32 "rs2_data"
P_0x55aaf71a3970 .param/l "ADDR_WIDTH" 0 16 6, +C4<00000000000000000000000000000101>;
P_0x55aaf71a39b0 .param/l "DATA_WIDTH" 0 16 5, +C4<00000000000000000000000000100000>;
P_0x55aaf71a39f0 .param/l "REG_COUNT" 0 16 4, +C4<00000000000000000000000000100000>;
v0x55aaf71a3cc0_0 .net *"_s0", 31 0, L_0x55aaf71b8b50;  1 drivers
v0x55aaf71a3dc0_0 .net *"_s10", 31 0, L_0x55aaf71b8dc0;  1 drivers
v0x55aaf71a3ea0_0 .net *"_s12", 6 0, L_0x55aaf71b8e60;  1 drivers
L_0x7fe686e1e408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a3f90_0 .net *"_s15", 1 0, L_0x7fe686e1e408;  1 drivers
v0x55aaf71a4070_0 .net *"_s18", 31 0, L_0x55aaf71b9130;  1 drivers
L_0x7fe686e1e450 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a41a0_0 .net *"_s21", 26 0, L_0x7fe686e1e450;  1 drivers
L_0x7fe686e1e498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a4280_0 .net/2u *"_s22", 31 0, L_0x7fe686e1e498;  1 drivers
v0x55aaf71a4360_0 .net *"_s24", 0 0, L_0x55aaf71b93b0;  1 drivers
L_0x7fe686e1e4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a4420_0 .net/2u *"_s26", 31 0, L_0x7fe686e1e4e0;  1 drivers
v0x55aaf71a4500_0 .net *"_s28", 31 0, L_0x55aaf71b94f0;  1 drivers
L_0x7fe686e1e330 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a45e0_0 .net *"_s3", 26 0, L_0x7fe686e1e330;  1 drivers
v0x55aaf71a46c0_0 .net *"_s30", 6 0, L_0x55aaf71b95e0;  1 drivers
L_0x7fe686e1e528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a47a0_0 .net *"_s33", 1 0, L_0x7fe686e1e528;  1 drivers
L_0x7fe686e1e378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a4880_0 .net/2u *"_s4", 31 0, L_0x7fe686e1e378;  1 drivers
v0x55aaf71a4960_0 .net *"_s6", 0 0, L_0x55aaf71b8c80;  1 drivers
L_0x7fe686e1e3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55aaf71a4a20_0 .net/2u *"_s8", 31 0, L_0x7fe686e1e3c0;  1 drivers
v0x55aaf71a4b00_0 .net "clk", 0 0, o0x7fe686e68a88;  alias, 0 drivers
v0x55aaf71a4cb0_0 .var/i "i", 31 0;
v0x55aaf71a4d70_0 .net "rd", 4 0, L_0x55aaf71b83a0;  alias, 1 drivers
v0x55aaf71a4e60 .array "regfile", 31 0, 31 0;
v0x55aaf71a4f00_0 .net "rs1", 4 0, L_0x55aaf71b8570;  alias, 1 drivers
v0x55aaf71a4ff0_0 .net "rs1_data", 31 0, L_0x55aaf71b8fa0;  alias, 1 drivers
v0x55aaf71a50c0_0 .net "rs2", 4 0, L_0x55aaf71b8640;  alias, 1 drivers
v0x55aaf71a5190_0 .net "rs2_data", 31 0, L_0x55aaf71b9720;  alias, 1 drivers
v0x55aaf71a5260_0 .net "rst_n", 0 0, o0x7fe686e68b18;  alias, 0 drivers
v0x55aaf71a5330_0 .net "write_data", 31 0, v0x55aaf71a6e60_0;  1 drivers
v0x55aaf71a53d0_0 .net "write_enable", 0 0, v0x55aaf719e5c0_0;  alias, 1 drivers
L_0x55aaf71b8b50 .concat [ 5 27 0 0], L_0x55aaf71b8570, L_0x7fe686e1e330;
L_0x55aaf71b8c80 .cmp/eq 32, L_0x55aaf71b8b50, L_0x7fe686e1e378;
L_0x55aaf71b8dc0 .array/port v0x55aaf71a4e60, L_0x55aaf71b8e60;
L_0x55aaf71b8e60 .concat [ 5 2 0 0], L_0x55aaf71b8570, L_0x7fe686e1e408;
L_0x55aaf71b8fa0 .functor MUXZ 32, L_0x55aaf71b8dc0, L_0x7fe686e1e3c0, L_0x55aaf71b8c80, C4<>;
L_0x55aaf71b9130 .concat [ 5 27 0 0], L_0x55aaf71b8640, L_0x7fe686e1e450;
L_0x55aaf71b93b0 .cmp/eq 32, L_0x55aaf71b9130, L_0x7fe686e1e498;
L_0x55aaf71b94f0 .array/port v0x55aaf71a4e60, L_0x55aaf71b95e0;
L_0x55aaf71b95e0 .concat [ 5 2 0 0], L_0x55aaf71b8640, L_0x7fe686e1e528;
L_0x55aaf71b9720 .functor MUXZ 32, L_0x55aaf71b94f0, L_0x7fe686e1e4e0, L_0x55aaf71b93b0, C4<>;
    .scope S_0x55aaf7156920;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aaf7161a10_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55aaf7161a10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55aaf7161a10_0;
    %store/vec4a v0x55aaf7161cd0, 4, 0;
    %load/vec4 v0x55aaf7161a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aaf7161a10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x55aaf7156920;
T_1 ;
    %wait E_0x55aaf70e0bf0;
    %load/vec4 v0x55aaf71608d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55aaf719abb0_0;
    %ix/getv 3, v0x55aaf715f480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55aaf7161cd0, 0, 4;
T_1.0 ;
    %ix/getv 4, v0x55aaf715f480_0;
    %load/vec4a v0x55aaf7161cd0, 4;
    %assign/vec4 v0x55aaf7161f80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55aaf7176c50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719ae10_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55aaf7176c50;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x55aaf719ae10_0;
    %inv;
    %store/vec4 v0x55aaf719ae10_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55aaf7176c50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719aeb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aaf719aff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aaf719ad30_0, 0, 32;
    %delay 12000, 0;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x55aaf719ad30_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x55aaf719aff0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719aeb0_0, 0, 1;
    %wait E_0x55aaf7139b40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719aeb0_0, 0, 1;
    %wait E_0x55aaf7139b40;
    %vpi_call 2 55 "$display", "Read after write at addr 42: 0x%h (expected 0xDEADBEEF)", v0x55aaf719af50_0 {0 0 0};
    %load/vec4 v0x55aaf719af50_0;
    %cmpi/ne 3735928559, 0, 32;
    %jmp/0xz  T_4.0, 6;
    %vpi_call 2 57 "$display", "ERROR: Read data mismatch!" {0 0 0};
T_4.0 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x55aaf719ad30_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x55aaf719aff0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719aeb0_0, 0, 1;
    %wait E_0x55aaf7139b40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719aeb0_0, 0, 1;
    %wait E_0x55aaf7139b40;
    %vpi_call 2 68 "$display", "Read after write at addr 100: 0x%h (expected 0xCAFEBABE)", v0x55aaf719af50_0 {0 0 0};
    %load/vec4 v0x55aaf719af50_0;
    %cmpi/ne 3405691582, 0, 32;
    %jmp/0xz  T_4.2, 6;
    %vpi_call 2 70 "$display", "ERROR: Read data mismatch!" {0 0 0};
T_4.2 ;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x55aaf719ad30_0, 0, 32;
    %wait E_0x55aaf7139b40;
    %vpi_call 2 75 "$display", "Read from uninitialized addr 55: 0x%h (expected 0x00000000)", v0x55aaf719af50_0 {0 0 0};
    %load/vec4 v0x55aaf719af50_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.4, 6;
    %vpi_call 2 77 "$display", "ERROR: Expected zero for uninitialized location!" {0 0 0};
T_4.4 ;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x55aaf719ad30_0, 0, 32;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x55aaf719aff0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719aeb0_0, 0, 1;
    %wait E_0x55aaf7139b40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719aeb0_0, 0, 1;
    %wait E_0x55aaf7139b40;
    %vpi_call 2 87 "$display", "Read overwritten addr 42: 0x%h (expected 0xA5A5A5A5)", v0x55aaf719af50_0 {0 0 0};
    %load/vec4 v0x55aaf719af50_0;
    %cmpi/ne 2779096485, 0, 32;
    %jmp/0xz  T_4.6, 6;
    %vpi_call 2 89 "$display", "ERROR: Overwrite failed!" {0 0 0};
T_4.6 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55aaf719ad30_0, 0, 32;
    %pushi/vec4 287454020, 0, 32;
    %store/vec4 v0x55aaf719aff0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719aeb0_0, 0, 1;
    %wait E_0x55aaf7139b40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719aeb0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x55aaf719ad30_0, 0, 32;
    %wait E_0x55aaf7139b40;
    %vpi_call 2 101 "$display", "Read from addr 100: 0x%h (expected 0xCAFEBABE)", v0x55aaf719af50_0 {0 0 0};
    %vpi_call 2 103 "$display", "Testbench done." {0 0 0};
    %vpi_call 2 104 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55aaf71a2d80;
T_5 ;
    %wait E_0x55aaf71a3170;
    %load/vec4 v0x55aaf71a3640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55aaf71a3510_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55aaf71a3470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55aaf71a32b0_0;
    %assign/vec4 v0x55aaf71a3510_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55aaf71a07f0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aaf71a1400_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55aaf71a1400_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55aaf71a1400_0;
    %store/vec4a v0x55aaf71a15a0, 4, 0;
    %load/vec4 v0x55aaf71a1400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aaf71a1400_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 13 30 "$display", "Loading memory from: %s", P_0x55aaf71a0a00 {0 0 0};
    %vpi_call 13 31 "$readmemh", P_0x55aaf71a0a00, v0x55aaf71a15a0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55aaf719db70;
T_7 ;
    %wait E_0x55aaf719e110;
    %load/vec4 v0x55aaf719e820_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55aaf719e410_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719e310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e4b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55aaf719e680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55aaf719e190_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e760_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55aaf719e820_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55aaf719e410_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719e310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719e4b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55aaf719e680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55aaf719e190_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e760_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55aaf719e820_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55aaf719e410_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e4b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55aaf719e680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e270_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55aaf719e190_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e760_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55aaf719e820_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e5c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55aaf719e410_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e4b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55aaf719e680_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719e270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55aaf719e190_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e760_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x55aaf719e820_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55aaf719e410_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719e310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e4b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55aaf719e680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e270_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55aaf719e190_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e760_0, 0, 1;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x55aaf719e820_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719e5c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55aaf719e410_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e4b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55aaf719e680_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719e270_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55aaf719e190_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aaf719e760_0, 0, 1;
T_7.10 ;
T_7.9 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55aaf719d2c0;
T_8 ;
    %wait E_0x55aaf719d4e0;
    %load/vec4 v0x55aaf719d560_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55aaf719d660_0, 0, 3;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55aaf719d560_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55aaf719d660_0, 0, 3;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55aaf719d560_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x55aaf719d750_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x55aaf719d8e0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55aaf719d660_0, 0, 3;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55aaf719d660_0, 0, 3;
T_8.9 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x55aaf719d750_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55aaf719d660_0, 0, 3;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x55aaf719d750_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55aaf719d660_0, 0, 3;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x55aaf719d750_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55aaf719d660_0, 0, 3;
T_8.14 ;
T_8.13 ;
T_8.11 ;
T_8.7 ;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55aaf719cfc0;
T_9 ;
    %wait E_0x55aaf7182610;
    %load/vec4 v0x55aaf719f1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aaf719ebc0_0, 0, 1;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x55aaf719eb00_0;
    %load/vec4 v0x55aaf719f520_0;
    %and;
    %store/vec4 v0x55aaf719ebc0_0, 0, 1;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x55aaf719eb00_0;
    %load/vec4 v0x55aaf719f520_0;
    %inv;
    %and;
    %store/vec4 v0x55aaf719ebc0_0, 0, 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55aaf71a37a0;
T_10 ;
    %wait E_0x55aaf71a3170;
    %load/vec4 v0x55aaf71a5260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aaf71a4cb0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x55aaf71a4cb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55aaf71a4cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55aaf71a4e60, 0, 4;
    %load/vec4 v0x55aaf71a4cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55aaf71a4cb0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55aaf71a53d0_0;
    %load/vec4 v0x55aaf71a4d70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55aaf71a5330_0;
    %load/vec4 v0x55aaf71a4d70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55aaf71a4e60, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55aaf71a0260;
T_11 ;
    %wait E_0x55aaf71a04a0;
    %load/vec4 v0x55aaf71a0520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aaf71a0710_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55aaf71a0710_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55aaf71a0710_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55aaf71a0710_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55aaf71a0650_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55aaf71a0710_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55aaf719bd50;
T_12 ;
    %wait E_0x55aaf7139340;
    %load/vec4 v0x55aaf719c030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55aaf719c110_0, 0, 32;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0x55aaf719c200_0;
    %load/vec4 v0x55aaf719c2e0_0;
    %add;
    %store/vec4 v0x55aaf719c110_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x55aaf719c200_0;
    %load/vec4 v0x55aaf719c2e0_0;
    %sub;
    %store/vec4 v0x55aaf719c110_0, 0, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x55aaf719c200_0;
    %load/vec4 v0x55aaf719c2e0_0;
    %and;
    %store/vec4 v0x55aaf719c110_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x55aaf719c200_0;
    %load/vec4 v0x55aaf719c2e0_0;
    %or;
    %store/vec4 v0x55aaf719c110_0, 0, 32;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x55aaf719c200_0;
    %load/vec4 v0x55aaf719c2e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.8, 8;
T_12.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.8, 8;
 ; End of false expr.
    %blend;
T_12.8;
    %store/vec4 v0x55aaf719c110_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbench/basic/data_mem_tb.v";
    "rtl/memory/data_mem.v";
    "rtl/control/mux4_to_1.v";
    "rtl/core/single_cycle_rv.v";
    "rtl/alu/alu.v";
    "rtl/control/mux2_to_1.v";
    "rtl/control/cu_single_cycle.v";
    "rtl/control/cu_single_cycle_alu_decoder.v";
    "rtl/control/cu_single_cycle_main_decoder.v";
    "rtl/basic/instr_decode.v";
    "rtl/basic/imm_extender.v";
    "rtl/memory/instr_mem.v";
    "rtl/basic/adder32.v";
    "rtl/basic/register.v";
    "rtl/basic/register_file.v";
