// Seed: 216950725
module module_0;
  integer id_1;
  ;
  assign id_1 = id_1 - id_1 - 1;
  assign id_1 = id_1 & 1;
  always id_1.id_1 <= -1;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output supply1 id_2
);
  assign id_2 = id_0 - 1'b0;
  wire id_4, id_5, id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    input wire id_2
    , id_10,
    output tri0 id_3,
    input tri1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input wand id_7,
    input wand id_8
);
  wire id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_12;
  logic [7:0][1] id_13;
  assign id_13 = id_11;
  assign id_3  = -1 & -1;
  id_14 :
  assert property (@(posedge -1) id_12);
endmodule
