-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_memset_AB_proc8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    AB_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    AB_ce0 : OUT STD_LOGIC;
    AB_we0 : OUT STD_LOGIC;
    AB_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    AB_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    AB_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    AB_ce1 : OUT STD_LOGIC;
    AB_we1 : OUT STD_LOGIC;
    AB_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    it : IN STD_LOGIC_VECTOR (31 downto 0);
    Arows_V_a_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    Arows_V_a_0_empty_n : IN STD_LOGIC;
    Arows_V_a_0_read : OUT STD_LOGIC;
    Arows_V_a_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    Arows_V_a_1_empty_n : IN STD_LOGIC;
    Arows_V_a_1_read : OUT STD_LOGIC;
    Arows_V_a_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    Arows_V_a_2_empty_n : IN STD_LOGIC;
    Arows_V_a_2_read : OUT STD_LOGIC;
    Arows_V_a_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    Arows_V_a_3_empty_n : IN STD_LOGIC;
    Arows_V_a_3_read : OUT STD_LOGIC;
    Bcols_V_a_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    Bcols_V_a_0_empty_n : IN STD_LOGIC;
    Bcols_V_a_0_read : OUT STD_LOGIC;
    Bcols_V_a_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    Bcols_V_a_1_empty_n : IN STD_LOGIC;
    Bcols_V_a_1_read : OUT STD_LOGIC;
    Bcols_V_a_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    Bcols_V_a_2_empty_n : IN STD_LOGIC;
    Bcols_V_a_2_read : OUT STD_LOGIC;
    Bcols_V_a_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    Bcols_V_a_3_empty_n : IN STD_LOGIC;
    Bcols_V_a_3_read : OUT STD_LOGIC );
end;


architecture behav of Loop_memset_AB_proc8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv60_1 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal A_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_ce0 : STD_LOGIC;
    signal A_we0 : STD_LOGIC;
    signal A_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_ce1 : STD_LOGIC;
    signal A_we1 : STD_LOGIC;
    signal A_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Arows_V_a_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln13_reg_567 : STD_LOGIC_VECTOR (0 downto 0);
    signal Arows_V_a_1_blk_n : STD_LOGIC;
    signal Arows_V_a_2_blk_n : STD_LOGIC;
    signal Arows_V_a_3_blk_n : STD_LOGIC;
    signal Bcols_V_a_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln22_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Bcols_V_a_1_blk_n : STD_LOGIC;
    signal Bcols_V_a_2_blk_n : STD_LOGIC;
    signal Bcols_V_a_3_blk_n : STD_LOGIC;
    signal i_0_reg_233 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_reg_256 : STD_LOGIC_VECTOR (4 downto 0);
    signal i1_0_reg_267 : STD_LOGIC_VECTOR (2 downto 0);
    signal j2_0_reg_278 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal add_ln7_fu_289_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln7_reg_545 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln7_1_fu_308_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln7_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln7_1_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln12_fu_326_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_fu_335_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_571 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_a_23_reg_576 : STD_LOGIC_VECTOR (31 downto 0);
    signal io_acc_block_signal_op49 : STD_LOGIC;
    signal ap_block_state5_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_a_34_reg_581 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln17_fu_364_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln17_reg_586 : STD_LOGIC_VECTOR (3 downto 0);
    signal io_acc_block_signal_op82 : STD_LOGIC;
    signal ap_block_state8 : BOOLEAN;
    signal k_fu_398_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal k_reg_595 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_a_1_05_reg_600 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_1_16_reg_605 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_1_27_reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_a_1_38_reg_615 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln25_fu_420_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln25_reg_620 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln25_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_reg_625 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state9_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state12_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln25_reg_625_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_reg_625_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln25_fu_430_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal select_ln28_fu_448_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln28_reg_634 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln28_1_fu_456_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln28_1_reg_639 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln28_fu_486_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln28_reg_650 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_fu_490_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal AB_addr_2_reg_660 : STD_LOGIC_VECTOR (3 downto 0);
    signal AB_addr_2_reg_660_pp1_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal A_load_reg_666 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal tmp_2_fu_521_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_reg_671 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln28_fu_530_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln28_reg_676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state9 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal phi_ln7_reg_210 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln7_1_reg_222 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_i_0_phi_fu_237_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal k_0_reg_245 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_phi_mux_i1_0_phi_fu_271_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal zext_ln7_fu_303_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln17_fu_359_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln17_1_fu_370_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_375_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln17_2_fu_387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_1_fu_481_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_3_fu_516_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_295_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln17_fu_384_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln26_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_436_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_fu_464_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln28_fu_472_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln28_1_fu_476_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_fu_496_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln26_fu_503_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln28_2_fu_507_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln28_2_fu_510_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component blockmatmul_mux_4cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Loop_memset_AB_prbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    A_U : component Loop_memset_AB_prbkb
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_address0,
        ce0 => A_ce0,
        we0 => A_we0,
        d0 => A_d0,
        q0 => A_q0,
        address1 => A_address1,
        ce1 => A_ce1,
        we1 => A_we1,
        d1 => A_d1);

    blockmatmul_mux_4cud_U1 : component blockmatmul_mux_4cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_a_1_05_reg_600,
        din1 => tmp_a_1_16_reg_605,
        din2 => tmp_a_1_27_reg_610,
        din3 => tmp_a_1_38_reg_615,
        din4 => trunc_ln28_reg_650,
        dout => tmp_2_fu_521_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln7_1_fu_320_p2 = ap_const_lv1_1) and (icmp_ln7_fu_314_p2 = ap_const_lv1_1) and (trunc_ln12_fu_326_p1 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln7_1_fu_320_p2 = ap_const_lv1_1) and (icmp_ln7_fu_314_p2 = ap_const_lv1_1) and (trunc_ln12_fu_326_p1 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state9) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state9)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state9);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                elsif ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i1_0_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln25_reg_625 = ap_const_lv1_0))) then 
                i1_0_reg_267 <= select_ln28_1_reg_639;
            elsif ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then 
                i1_0_reg_267 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    i_0_reg_233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln7_1_fu_320_p2 = ap_const_lv1_1) and (icmp_ln7_fu_314_p2 = ap_const_lv1_1) and (trunc_ln12_fu_326_p1 = ap_const_lv1_0))) then 
                i_0_reg_233 <= ap_const_lv4_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln13_reg_567 = ap_const_lv1_0))) then 
                i_0_reg_233 <= i_reg_571;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln25_fu_424_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_256 <= add_ln25_fu_430_p2;
            elsif ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_256 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j2_0_reg_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln25_fu_424_p2 = ap_const_lv1_0))) then 
                j2_0_reg_278 <= j_fu_490_p2;
            elsif ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then 
                j2_0_reg_278 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    k_0_reg_245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                k_0_reg_245 <= k_reg_595;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                k_0_reg_245 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    phi_ln7_1_reg_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln7_fu_314_p2 = ap_const_lv1_0))) then 
                phi_ln7_1_reg_222 <= add_ln7_1_fu_308_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                phi_ln7_1_reg_222 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    phi_ln7_reg_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln7_fu_314_p2 = ap_const_lv1_1) and (icmp_ln7_1_fu_320_p2 = ap_const_lv1_0))) then 
                phi_ln7_reg_210 <= add_ln7_reg_545;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln7_reg_210 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln25_reg_625 = ap_const_lv1_0))) then
                AB_addr_2_reg_660 <= zext_ln28_3_fu_516_p1(4 - 1 downto 0);
                tmp_2_reg_671 <= tmp_2_fu_521_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                AB_addr_2_reg_660_pp1_iter2_reg <= AB_addr_2_reg_660;
                icmp_ln25_reg_625_pp1_iter2_reg <= icmp_ln25_reg_625_pp1_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln25_reg_625 = ap_const_lv1_0))) then
                A_load_reg_666 <= A_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln7_reg_545 <= add_ln7_fu_289_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                i_reg_571 <= i_fu_335_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln13_reg_567 <= icmp_ln13_fu_329_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln25_reg_625 <= icmp_ln25_fu_424_p2;
                icmp_ln25_reg_625_pp1_iter1_reg <= icmp_ln25_reg_625;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                k_reg_595 <= k_fu_398_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln25_reg_625_pp1_iter1_reg = ap_const_lv1_0))) then
                mul_ln28_reg_676 <= mul_ln28_fu_530_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln25_fu_424_p2 = ap_const_lv1_0))) then
                select_ln28_1_reg_639 <= select_ln28_1_fu_456_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln25_fu_424_p2 = ap_const_lv1_0))) then
                select_ln28_reg_634 <= select_ln28_fu_448_p3;
                trunc_ln28_reg_650 <= trunc_ln28_fu_486_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then
                tmp_a_1_05_reg_600 <= Bcols_V_a_0_dout;
                tmp_a_1_16_reg_605 <= Bcols_V_a_1_dout;
                tmp_a_1_27_reg_610 <= Bcols_V_a_2_dout;
                tmp_a_1_38_reg_615 <= Bcols_V_a_3_dout;
                    zext_ln25_reg_620(3 downto 0) <= zext_ln25_fu_420_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln13_reg_567 = ap_const_lv1_0))) then
                tmp_a_23_reg_576 <= Arows_V_a_2_dout;
                tmp_a_34_reg_581 <= Arows_V_a_3_dout;
                xor_ln17_reg_586 <= xor_ln17_fu_364_p2;
            end if;
        end if;
    end process;
    zext_ln25_reg_620(6 downto 4) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_CS_fsm_state8, icmp_ln22_fu_392_p2, ap_CS_fsm_state3, icmp_ln7_fu_314_p2, icmp_ln7_1_fu_320_p2, trunc_ln12_fu_326_p1, icmp_ln13_fu_329_p2, io_acc_block_signal_op82, icmp_ln25_fu_424_p2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln7_1_fu_320_p2 = ap_const_lv1_1) and (icmp_ln7_fu_314_p2 = ap_const_lv1_1) and (trunc_ln12_fu_326_p1 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln12_fu_326_p1 = ap_const_lv1_1) and (icmp_ln7_1_fu_320_p2 = ap_const_lv1_1) and (icmp_ln7_fu_314_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln7_fu_314_p2 = ap_const_lv1_1) and (icmp_ln7_1_fu_320_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln13_fu_329_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln13_fu_329_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln25_fu_424_p2 = ap_const_lv1_1))) and not(((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln25_fu_424_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;

    AB_address0_assign_proc : process(ap_CS_fsm_state3, AB_addr_2_reg_660, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0, zext_ln7_fu_303_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            AB_address0 <= AB_addr_2_reg_660;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            AB_address0 <= zext_ln7_fu_303_p1(4 - 1 downto 0);
        else 
            AB_address0 <= "XXXX";
        end if; 
    end process;

    AB_address1 <= AB_addr_2_reg_660_pp1_iter2_reg;

    AB_ce0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            AB_ce0 <= ap_const_logic_1;
        else 
            AB_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            AB_ce1 <= ap_const_logic_1;
        else 
            AB_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    AB_d0 <= ap_const_lv32_0;
    AB_d1 <= std_logic_vector(unsigned(mul_ln28_reg_676) + unsigned(AB_q0));

    AB_we0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            AB_we0 <= ap_const_logic_1;
        else 
            AB_we0 <= ap_const_logic_0;
        end if; 
    end process;


    AB_we1_assign_proc : process(ap_block_pp1_stage0_11001, icmp_ln25_reg_625_pp1_iter2_reg, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln25_reg_625_pp1_iter2_reg = ap_const_lv1_0))) then 
            AB_we1 <= ap_const_logic_1;
        else 
            AB_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, zext_ln17_fu_359_p1, tmp_6_fu_375_p3, zext_ln28_1_fu_481_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            A_address0 <= zext_ln28_1_fu_481_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_address0 <= tmp_6_fu_375_p3(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            A_address0 <= zext_ln17_fu_359_p1(5 - 1 downto 0);
        else 
            A_address0 <= "XXXXX";
        end if; 
    end process;


    A_address1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, zext_ln17_1_fu_370_p1, zext_ln17_2_fu_387_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_address1 <= zext_ln17_2_fu_387_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            A_address1 <= zext_ln17_1_fu_370_p1(5 - 1 downto 0);
        else 
            A_address1 <= "XXXXX";
        end if; 
    end process;


    A_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            A_ce0 <= ap_const_logic_1;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            A_ce1 <= ap_const_logic_1;
        else 
            A_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_d0_assign_proc : process(Arows_V_a_0_dout, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, tmp_a_23_reg_576, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_d0 <= tmp_a_23_reg_576;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            A_d0 <= Arows_V_a_0_dout;
        else 
            A_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_d1_assign_proc : process(Arows_V_a_1_dout, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, tmp_a_34_reg_581, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_d1 <= tmp_a_34_reg_581;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            A_d1 <= Arows_V_a_1_dout;
        else 
            A_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln13_reg_567, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln13_reg_567 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln13_reg_567 = ap_const_lv1_0)))) then 
            A_we0 <= ap_const_logic_1;
        else 
            A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln13_reg_567, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln13_reg_567 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln13_reg_567 = ap_const_lv1_0)))) then 
            A_we1 <= ap_const_logic_1;
        else 
            A_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Arows_V_a_0_blk_n_assign_proc : process(Arows_V_a_0_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln13_reg_567)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln13_reg_567 = ap_const_lv1_0))) then 
            Arows_V_a_0_blk_n <= Arows_V_a_0_empty_n;
        else 
            Arows_V_a_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Arows_V_a_0_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln13_reg_567, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln13_reg_567 = ap_const_lv1_0))) then 
            Arows_V_a_0_read <= ap_const_logic_1;
        else 
            Arows_V_a_0_read <= ap_const_logic_0;
        end if; 
    end process;


    Arows_V_a_1_blk_n_assign_proc : process(Arows_V_a_1_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln13_reg_567)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln13_reg_567 = ap_const_lv1_0))) then 
            Arows_V_a_1_blk_n <= Arows_V_a_1_empty_n;
        else 
            Arows_V_a_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Arows_V_a_1_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln13_reg_567, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln13_reg_567 = ap_const_lv1_0))) then 
            Arows_V_a_1_read <= ap_const_logic_1;
        else 
            Arows_V_a_1_read <= ap_const_logic_0;
        end if; 
    end process;


    Arows_V_a_2_blk_n_assign_proc : process(Arows_V_a_2_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln13_reg_567)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln13_reg_567 = ap_const_lv1_0))) then 
            Arows_V_a_2_blk_n <= Arows_V_a_2_empty_n;
        else 
            Arows_V_a_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Arows_V_a_2_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln13_reg_567, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln13_reg_567 = ap_const_lv1_0))) then 
            Arows_V_a_2_read <= ap_const_logic_1;
        else 
            Arows_V_a_2_read <= ap_const_logic_0;
        end if; 
    end process;


    Arows_V_a_3_blk_n_assign_proc : process(Arows_V_a_3_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, icmp_ln13_reg_567)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln13_reg_567 = ap_const_lv1_0))) then 
            Arows_V_a_3_blk_n <= Arows_V_a_3_empty_n;
        else 
            Arows_V_a_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Arows_V_a_3_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, icmp_ln13_reg_567, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln13_reg_567 = ap_const_lv1_0))) then 
            Arows_V_a_3_read <= ap_const_logic_1;
        else 
            Arows_V_a_3_read <= ap_const_logic_0;
        end if; 
    end process;


    Bcols_V_a_0_blk_n_assign_proc : process(Bcols_V_a_0_empty_n, ap_CS_fsm_state8, icmp_ln22_fu_392_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then 
            Bcols_V_a_0_blk_n <= Bcols_V_a_0_empty_n;
        else 
            Bcols_V_a_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Bcols_V_a_0_read_assign_proc : process(ap_CS_fsm_state8, icmp_ln22_fu_392_p2, io_acc_block_signal_op82)
    begin
        if ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then 
            Bcols_V_a_0_read <= ap_const_logic_1;
        else 
            Bcols_V_a_0_read <= ap_const_logic_0;
        end if; 
    end process;


    Bcols_V_a_1_blk_n_assign_proc : process(Bcols_V_a_1_empty_n, ap_CS_fsm_state8, icmp_ln22_fu_392_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then 
            Bcols_V_a_1_blk_n <= Bcols_V_a_1_empty_n;
        else 
            Bcols_V_a_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Bcols_V_a_1_read_assign_proc : process(ap_CS_fsm_state8, icmp_ln22_fu_392_p2, io_acc_block_signal_op82)
    begin
        if ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then 
            Bcols_V_a_1_read <= ap_const_logic_1;
        else 
            Bcols_V_a_1_read <= ap_const_logic_0;
        end if; 
    end process;


    Bcols_V_a_2_blk_n_assign_proc : process(Bcols_V_a_2_empty_n, ap_CS_fsm_state8, icmp_ln22_fu_392_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then 
            Bcols_V_a_2_blk_n <= Bcols_V_a_2_empty_n;
        else 
            Bcols_V_a_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Bcols_V_a_2_read_assign_proc : process(ap_CS_fsm_state8, icmp_ln22_fu_392_p2, io_acc_block_signal_op82)
    begin
        if ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then 
            Bcols_V_a_2_read <= ap_const_logic_1;
        else 
            Bcols_V_a_2_read <= ap_const_logic_0;
        end if; 
    end process;


    Bcols_V_a_3_blk_n_assign_proc : process(Bcols_V_a_3_empty_n, ap_CS_fsm_state8, icmp_ln22_fu_392_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then 
            Bcols_V_a_3_blk_n <= Bcols_V_a_3_empty_n;
        else 
            Bcols_V_a_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Bcols_V_a_3_read_assign_proc : process(ap_CS_fsm_state8, icmp_ln22_fu_392_p2, io_acc_block_signal_op82)
    begin
        if ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) then 
            Bcols_V_a_3_read <= ap_const_logic_1;
        else 
            Bcols_V_a_3_read <= ap_const_logic_0;
        end if; 
    end process;

    add_ln25_fu_430_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_256) + unsigned(ap_const_lv5_1));
    add_ln28_1_fu_476_p2 <= std_logic_vector(unsigned(zext_ln28_fu_472_p1) + unsigned(zext_ln25_reg_620));
    add_ln28_2_fu_510_p2 <= std_logic_vector(unsigned(zext_ln26_fu_503_p1) + unsigned(zext_ln28_2_fu_507_p1));
    add_ln7_1_fu_308_p2 <= std_logic_vector(unsigned(phi_ln7_1_reg_222) + unsigned(ap_const_lv2_1));
    add_ln7_fu_289_p2 <= std_logic_vector(unsigned(phi_ln7_reg_210) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(4);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(8);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln13_reg_567, io_acc_block_signal_op49)
    begin
                ap_block_pp0_stage1_11001 <= ((io_acc_block_signal_op49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln13_reg_567 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln13_reg_567, io_acc_block_signal_op49)
    begin
                ap_block_pp0_stage1_subdone <= ((io_acc_block_signal_op49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln13_reg_567 = ap_const_lv1_0));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage1_iter0_assign_proc : process(icmp_ln13_reg_567, io_acc_block_signal_op49)
    begin
                ap_block_state5_pp0_stage1_iter0 <= ((io_acc_block_signal_op49 = ap_const_logic_0) and (icmp_ln13_reg_567 = ap_const_lv1_0));
    end process;

        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_assign_proc : process(icmp_ln22_fu_392_p2, io_acc_block_signal_op82)
    begin
                ap_block_state8 <= ((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0));
    end process;

        ap_block_state9_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state4_assign_proc : process(icmp_ln13_fu_329_p2)
    begin
        if ((icmp_ln13_fu_329_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state9_assign_proc : process(icmp_ln25_fu_424_p2)
    begin
        if ((icmp_ln25_fu_424_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state8, icmp_ln22_fu_392_p2, io_acc_block_signal_op82)
    begin
        if ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i1_0_phi_fu_271_p4_assign_proc : process(i1_0_reg_267, icmp_ln25_reg_625, ap_CS_fsm_pp1_stage0, select_ln28_1_reg_639, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln25_reg_625 = ap_const_lv1_0))) then 
            ap_phi_mux_i1_0_phi_fu_271_p4 <= select_ln28_1_reg_639;
        else 
            ap_phi_mux_i1_0_phi_fu_271_p4 <= i1_0_reg_267;
        end if; 
    end process;


    ap_phi_mux_i_0_phi_fu_237_p4_assign_proc : process(icmp_ln13_reg_567, i_0_reg_233, ap_CS_fsm_pp0_stage0, i_reg_571, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln13_reg_567 = ap_const_lv1_0))) then 
            ap_phi_mux_i_0_phi_fu_237_p4 <= i_reg_571;
        else 
            ap_phi_mux_i_0_phi_fu_237_p4 <= i_0_reg_233;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8, icmp_ln22_fu_392_p2, io_acc_block_signal_op82)
    begin
        if ((not(((io_acc_block_signal_op82 = ap_const_logic_0) and (icmp_ln22_fu_392_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln22_fu_392_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    i_1_fu_436_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(ap_phi_mux_i1_0_phi_fu_271_p4));
    i_fu_335_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_0_phi_fu_237_p4) + unsigned(ap_const_lv4_1));
    icmp_ln13_fu_329_p2 <= "1" when (ap_phi_mux_i_0_phi_fu_237_p4 = ap_const_lv4_8) else "0";
    icmp_ln22_fu_392_p2 <= "1" when (k_0_reg_245 = ap_const_lv4_8) else "0";
    icmp_ln25_fu_424_p2 <= "1" when (indvar_flatten_reg_256 = ap_const_lv5_10) else "0";
    icmp_ln26_fu_442_p2 <= "1" when (j2_0_reg_278 = ap_const_lv3_4) else "0";
    icmp_ln7_1_fu_320_p2 <= "1" when (phi_ln7_reg_210 = ap_const_lv2_3) else "0";
    icmp_ln7_fu_314_p2 <= "1" when (phi_ln7_1_reg_222 = ap_const_lv2_3) else "0";
    io_acc_block_signal_op49 <= (Arows_V_a_3_empty_n and Arows_V_a_2_empty_n and Arows_V_a_1_empty_n and Arows_V_a_0_empty_n);
    io_acc_block_signal_op82 <= (Bcols_V_a_3_empty_n and Bcols_V_a_2_empty_n and Bcols_V_a_1_empty_n and Bcols_V_a_0_empty_n);
    j_fu_490_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(select_ln28_fu_448_p3));
    k_fu_398_p2 <= std_logic_vector(unsigned(k_0_reg_245) + unsigned(ap_const_lv4_1));
    mul_ln28_fu_530_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_2_reg_671) * signed(A_load_reg_666))), 32));
    select_ln28_1_fu_456_p3 <= 
        i_1_fu_436_p2 when (icmp_ln26_fu_442_p2(0) = '1') else 
        ap_phi_mux_i1_0_phi_fu_271_p4;
    select_ln28_fu_448_p3 <= 
        ap_const_lv3_0 when (icmp_ln26_fu_442_p2(0) = '1') else 
        j2_0_reg_278;
        sext_ln17_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln17_reg_586),5));

    tmp_5_fu_295_p3 <= (phi_ln7_reg_210 & phi_ln7_1_reg_222);
    tmp_6_fu_375_p3 <= (ap_const_lv60_1 & i_0_reg_233);
    tmp_7_fu_464_p3 <= (select_ln28_1_fu_456_p3 & ap_const_lv3_0);
    tmp_8_fu_496_p3 <= (select_ln28_1_reg_639 & ap_const_lv2_0);
    trunc_ln12_fu_326_p1 <= it(1 - 1 downto 0);
    trunc_ln28_fu_486_p1 <= select_ln28_fu_448_p3(2 - 1 downto 0);
    xor_ln17_fu_364_p2 <= (i_0_reg_233 xor ap_const_lv4_8);
    zext_ln17_1_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln17_fu_364_p2),64));
    zext_ln17_2_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln17_fu_384_p1),64));
    zext_ln17_fu_359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_233),64));
    zext_ln25_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_0_reg_245),7));
    zext_ln26_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_496_p3),6));
    zext_ln28_1_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln28_1_fu_476_p2),64));
    zext_ln28_2_fu_507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln28_reg_634),6));
    zext_ln28_3_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln28_2_fu_510_p2),64));
    zext_ln28_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_464_p3),7));
    zext_ln7_fu_303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_295_p3),64));
end behav;
