
---------- Begin Simulation Statistics ----------
final_tick                               581165258000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62673                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701384                       # Number of bytes of host memory used
host_op_rate                                    62881                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9773.55                       # Real time elapsed on the host
host_tick_rate                               59463053                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612533427                       # Number of instructions simulated
sim_ops                                     614571012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.581165                       # Number of seconds simulated
sim_ticks                                581165258000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.919246                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78054997                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89801742                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7209533                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120301390                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10547039                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10740885                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          193846                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154280509                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061558                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5023235                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143200769                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16420185                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058493                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       38874801                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580270287                       # Number of instructions committed
system.cpu0.commit.committedOps             581289775                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1065029230                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.545797                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.308548                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    779982090     73.24%     73.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    173852160     16.32%     89.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39949406      3.75%     93.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36183029      3.40%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11034175      1.04%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4165353      0.39%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1435053      0.13%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2007779      0.19%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16420185      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1065029230                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887317                       # Number of function calls committed.
system.cpu0.commit.int_insts                561270243                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179949684                       # Number of loads committed
system.cpu0.commit.membars                    2037586                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037592      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322216598     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967883     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70914061     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581289775                       # Class of committed instruction
system.cpu0.commit.refs                     251881968                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580270287                       # Number of Instructions Simulated
system.cpu0.committedOps                    581289775                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.983044                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.983044                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            179684201                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2197940                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77351163                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             632943309                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               447186922                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                437906109                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5029738                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4358296                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3093330                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154280509                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109464162                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    623894485                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3007701                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          147                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     641956833                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           66                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14432090                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134075                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         441789532                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88602036                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.557883                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1072900300                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.599289                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.884367                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               615371062     57.36%     57.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               338786875     31.58%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                71330252      6.65%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38151358      3.56%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4397071      0.41%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2761748      0.26%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   57684      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021728      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1022522      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1072900300                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       77801320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5096281                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147094547                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530911                       # Inst execution rate
system.cpu0.iew.exec_refs                   268701168                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74933130                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              148274682                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194696421                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021081                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2419425                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76613063                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          620143407                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193768038                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5296616                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610920410                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                738499                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2922653                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5029738                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4941946                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        85108                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8514914                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31539                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7687                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2403866                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14746737                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4680779                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7687                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       851524                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4244757                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                251680975                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604892856                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.885432                       # average fanout of values written-back
system.cpu0.iew.wb_producers                222846278                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525673                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604947222                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744966956                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387500640                       # number of integer regfile writes
system.cpu0.ipc                              0.504275                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.504275                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038458      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337534603     54.78%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138698      0.67%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018053      0.17%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196596746     31.90%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74890423     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             616217027                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1247706                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002025                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 234343     18.78%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                924424     74.09%     92.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                88937      7.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615426227                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2306669656                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604892810                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        659003830                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 617084555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                616217027                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058852                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       38853628                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            87691                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           359                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16664659                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1072900300                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.574347                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801532                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          624758849     58.23%     58.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          312556593     29.13%     87.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111717600     10.41%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18216672      1.70%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3648179      0.34%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1318254      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             475001      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             131990      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              77162      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1072900300                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.535514                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10099749                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1923945                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194696421                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76613063                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    880                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1150701620                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11629370                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              160389722                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370559467                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6993821                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               453367786                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5285369                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11239                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            767002385                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             627764863                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          403099574                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                434116719                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7342201                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5029738                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19901503                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32540099                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       767002345                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         94832                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2826                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14799272                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2823                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1668762701                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1248211199                       # The number of ROB writes
system.cpu0.timesIdled                       14463195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  847                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.133017                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4485797                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6051011                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           817507                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7735585                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            214722                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         370962                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          156240                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8666029                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3211                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           484223                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095464                       # Number of branches committed
system.cpu1.commit.bw_lim_events               801910                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054427                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4521554                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263140                       # Number of instructions committed
system.cpu1.commit.committedOps              33281237                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190760026                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174467                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.827049                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    176894248     92.73%     92.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7007073      3.67%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2324187      1.22%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2020531      1.06%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       521113      0.27%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       161028      0.08%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       950227      0.50%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        79709      0.04%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       801910      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190760026                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320832                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047992                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248603                       # Number of loads committed
system.cpu1.commit.membars                    2035969                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035969      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082684     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266528     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895918      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281237                       # Class of committed instruction
system.cpu1.commit.refs                      12162458                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263140                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281237                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.943963                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.943963                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            171035258                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               336798                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4325257                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39651883                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5153673                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12589640                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                484442                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               592996                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2313219                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8666029                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5168753                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185142165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                51340                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40463048                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1635452                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045189                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5616323                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4700519                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210997                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191576232                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216528                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.648590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               166504035     86.91%     86.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14559813      7.60%     94.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6174251      3.22%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2954879      1.54%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1211434      0.63%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  168558      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2979      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      65      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     218      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191576232                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         194692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              512605                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7673161                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188828                       # Inst execution rate
system.cpu1.iew.exec_refs                    12967271                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946479                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148464584                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10271166                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018549                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           317358                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2979977                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37795650                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10020792                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           584113                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36211785                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                849465                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1424418                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                484442                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3423908                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17011                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          161108                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4920                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          485                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1022563                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        66122                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           205                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90919                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        421686                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21199729                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35930647                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.871808                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18482095                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.187362                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35939082                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44527465                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24492434                       # number of integer regfile writes
system.cpu1.ipc                              0.168238                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168238                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036071      5.53%      5.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21718951     59.03%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  43      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11103807     30.18%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1936928      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36795898                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1098707                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029859                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 202344     18.42%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                804086     73.18%     91.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                92275      8.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35858520                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266333555                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35930635                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42310179                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34740978                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36795898                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054672                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4514412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            66846                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           245                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1830266                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191576232                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192069                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.654452                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169367839     88.41%     88.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14258387      7.44%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4430094      2.31%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1511797      0.79%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1421219      0.74%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             218277      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             248538      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              86205      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33876      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191576232                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191874                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6164034                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          524950                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10271166                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2979977                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       191770924                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   970550822                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158579757                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412986                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6564071                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6386355                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1312451                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6273                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47812976                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38788725                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26759733                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12977395                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4840803                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                484442                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13122930                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4346747                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47812964                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25353                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               584                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14037246                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           583                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   227760699                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76423209                       # The number of ROB writes
system.cpu1.timesIdled                           2056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1932364                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10671                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2022272                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5606916                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3526927                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7029501                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1101664                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        24845                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33413195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2182337                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66802445                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2207182                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2156333                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1571708                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1930727                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              335                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            253                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1369937                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1369933                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2156333                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           208                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10555767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10555767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    326270336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               326270336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              523                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3527066                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3527066    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3527066                       # Request fanout histogram
system.membus.respLayer1.occupancy        18480487739                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14242982091                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   581165258000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   581165258000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       726836125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1120551742.354655                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       107500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3197729500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   575350569000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5814689000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     91702098                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91702098                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     91702098                       # number of overall hits
system.cpu0.icache.overall_hits::total       91702098                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17762064                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17762064                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17762064                       # number of overall misses
system.cpu0.icache.overall_misses::total     17762064                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232023008996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232023008996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232023008996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232023008996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109464162                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109464162                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109464162                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109464162                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.162264                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.162264                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.162264                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.162264                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13062.840501                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13062.840501                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13062.840501                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13062.840501                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3239                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          246                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.983333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          246                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16757582                       # number of writebacks
system.cpu0.icache.writebacks::total         16757582                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1004449                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1004449                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1004449                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1004449                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16757615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16757615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16757615                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16757615                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205988423498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205988423498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205988423498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205988423498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153088                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153088                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153088                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153088                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12292.227951                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12292.227951                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12292.227951                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12292.227951                       # average overall mshr miss latency
system.cpu0.icache.replacements              16757582                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     91702098                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91702098                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17762064                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17762064                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232023008996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232023008996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109464162                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109464162                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.162264                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.162264                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13062.840501                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13062.840501                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1004449                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1004449                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16757615                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16757615                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205988423498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205988423498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153088                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153088                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12292.227951                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12292.227951                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999914                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108459418                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16757582                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.472259                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999914                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        235685938                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       235685938                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227685366                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227685366                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227685366                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227685366                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     25695377                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25695377                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     25695377                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25695377                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 616996797025                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 616996797025                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 616996797025                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 616996797025                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253380743                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253380743                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253380743                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253380743                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101410                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101410                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101410                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101410                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24011.976825                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24011.976825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24011.976825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24011.976825                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4378750                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       213977                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            99299                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2613                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.096617                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.889399                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15583233                       # number of writebacks
system.cpu0.dcache.writebacks::total         15583233                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10505433                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10505433                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10505433                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10505433                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15189944                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15189944                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15189944                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15189944                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 265555258188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 265555258188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 265555258188                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 265555258188                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059949                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059949                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059949                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059949                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17482.306596                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17482.306596                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17482.306596                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17482.306596                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15583233                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163540581                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163540581                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18927932                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18927932                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 391591440000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 391591440000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182468513                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182468513                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103733                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103733                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20688.548543                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20688.548543                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6606187                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6606187                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12321745                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12321745                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 189023729500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 189023729500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067528                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067528                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15340.662341                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15340.662341                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64144785                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64144785                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6767445                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6767445                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 225405357025                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 225405357025                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70912230                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70912230                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.095434                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095434                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33307.305346                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33307.305346                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3899246                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3899246                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2868199                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2868199                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  76531528688                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  76531528688                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040447                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040447                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26682.782013                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26682.782013                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1164                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1164                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          742                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          742                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6877500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6877500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.389297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.389297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9268.867925                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9268.867925                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          730                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          730                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       798000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       798000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006296                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006296                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        66500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        66500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       689000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       689000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.073673                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073673                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5066.176471                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5066.176471                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       553000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       553000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073673                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073673                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4066.176471                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4066.176471                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612220                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612220                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405987                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405987                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31633227500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31633227500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398727                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398727                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77916.848323                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77916.848323                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405987                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405987                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31227240500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31227240500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398727                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398727                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76916.848323                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76916.848323                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.968957                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243896275                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15595702                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.638685                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.968957                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999030                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999030                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524401138                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524401138                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16717851                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14399254                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 404                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              188088                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31305597                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16717851                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14399254                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                404                       # number of overall hits
system.l2.overall_hits::.cpu1.data             188088                       # number of overall hits
system.l2.overall_hits::total                31305597                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39760                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1182816                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1734                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            857733                       # number of demand (read+write) misses
system.l2.demand_misses::total                2082043                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39760                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1182816                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1734                       # number of overall misses
system.l2.overall_misses::.cpu1.data           857733                       # number of overall misses
system.l2.overall_misses::total               2082043                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3371340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 113088761995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    153751500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85015405500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     201629258995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3371340000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 113088761995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    153751500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85015405500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    201629258995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16757611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15582070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2138                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1045821                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33387640                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16757611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15582070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2138                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1045821                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33387640                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002373                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.075909                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.811038                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.820153                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062360                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002373                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.075909                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.811038                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.820153                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062360                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84792.253521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95609.766857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88668.685121                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99116.398110                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96842.024394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84792.253521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95609.766857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88668.685121                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99116.398110                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96842.024394                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1631                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        36                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      45.305556                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1244800                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1571708                       # number of writebacks
system.l2.writebacks::total                   1571708                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          55546                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21532                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               77082                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         55546                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21532                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              77082                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1127270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1733                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       836201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2004961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1127270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       836201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1536297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3541258                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2973589001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  97875257496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    136393500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  74742404001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 175727643998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2973589001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  97875257496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    136393500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  74742404001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 122676366873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 298404010871                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.072344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.810571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.799564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060051                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.072344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.810571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.799564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.106065                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74794.099178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86825.035259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78703.693018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89383.298993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87646.415066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74794.099178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86825.035259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78703.693018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89383.298993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79851.986219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84264.973315                       # average overall mshr miss latency
system.l2.replacements                        5692262                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4251121                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4251121                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4251121                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4251121                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29053764                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29053764                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29053764                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29053764                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1536297                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1536297                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 122676366873                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 122676366873                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79851.986219                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79851.986219                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 42                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       207500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       207500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.840000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9880.952381                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4940.476190                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       415500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       410500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       826000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.840000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19785.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19547.619048                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19666.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       101000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       363500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       464500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20194.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20195.652174                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2495604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            86784                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2582388                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         772583                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         653390                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1425973                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  74306835495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64526590500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  138833425995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3268187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       740174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4008361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.236395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.882752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.355750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96179.744435                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98756.623915                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97360.487187                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39748                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17458                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            57206                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       732835                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       635932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1368767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  63845576996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56448316500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 120293893496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.224233                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.859166                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.341478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87121.353369                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88764.705189                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87884.858048                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16717851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16718255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39760                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1734                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41494                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3371340000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    153751500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3525091500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16757611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16759749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.811038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84792.253521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88668.685121                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84954.246397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39757                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1733                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2973589001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    136393500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3109982501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002372                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.810571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74794.099178                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78703.693018                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74957.399397                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11903650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       101304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12004954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       410233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       204343                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          614576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38781926500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20488815000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  59270741500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12313883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       305647                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12619530                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.668559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048700                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94536.340324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100266.781833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96441.679304                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15798                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4074                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        19872                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       394435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       200269                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       594704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34029680500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18294087501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  52323768001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.655230                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047126                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86274.495164                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91347.575017                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87982.875516                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                42                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          276                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             287                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4240500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       556000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4796500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          312                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           329                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.884615                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.647059                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.872340                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15364.130435                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 50545.454545                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16712.543554                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           72                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           79                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          204                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          208                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4024500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        75500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4100000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.653846                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.235294                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.632219                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19727.941176                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18875                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19711.538462                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999843                       # Cycle average of tags in use
system.l2.tags.total_refs                    68128095                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5692383                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.968291                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.100922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.473688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.509953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.543928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.369405                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.532827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.038651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.164218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.024124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.240147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 539235855                       # Number of tag accesses
system.l2.tags.data_accesses                539235855                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2544384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      72194816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        110912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53543808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     97287104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          225681024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2544384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       110912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2655296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100589312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100589312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1128044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         836622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1520111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3526266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1571708                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1571708                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4378073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        124224246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           190844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92131811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    167400069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             388325043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4378073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       190844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4568917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173082115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173082115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173082115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4378073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       124224246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          190844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92131811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    167400069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            561407158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1551126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1098674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    821849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1516287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003752286500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94806                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94806                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7656361                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1460063                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3526266                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1571708                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3526266                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1571708                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  47970                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 20582                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            160817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            157088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            175875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            364798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            232732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            275926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            313146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            265238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            254523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            217475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           197431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           178749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           187949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           167806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           164115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           164628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            118919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            137033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            179141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            145849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            128717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67776                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 102446732618                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17391480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            167664782618                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29453.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48203.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2379207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  978490                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3526266                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1571708                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1206731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  783281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  413125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  329157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  274658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  133241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   98168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   77383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   54994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   35042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  97096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1671681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.548392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.573352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.320822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       966303     57.80%     57.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       311355     18.63%     76.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147996      8.85%     85.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        85499      5.11%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34820      2.08%     92.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21184      1.27%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12851      0.77%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10064      0.60%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        81609      4.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1671681                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.687530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.009417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    249.912010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94801     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94806                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.360726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.336929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.924527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80355     84.76%     84.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1593      1.68%     86.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8056      8.50%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3311      3.49%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1061      1.12%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              321      0.34%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               71      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94806                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              222610944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3070080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99270080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               225681024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100589312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       383.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    388.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  581165241500                       # Total gap between requests
system.mem_ctrls.avgGap                     113999.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2544192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     70315136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       110912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52598336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     97042368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99270080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4377742.759013994597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 120989916.434405997396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 190844.167770262691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90504955.821017101407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 166978955.923755526543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170812137.569310814142                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1128044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1733                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       836622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1520111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1571708                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1328007528                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  51416517049                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     64175767                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40149606306                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  74706475968                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13845294394723                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33403.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45580.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37031.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47990.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49145.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8809075.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5763950640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3063589650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10943306640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3686531040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45876114960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     119783036460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     122297533920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       311414063310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.844253                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 316643363984                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19406140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 245115754016                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6171944520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3280439745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13891726800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4410184860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45876114960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     174593053140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      76141730400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       324365194425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.129017                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 196082125172                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19406140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 365676992828                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5638756517.441860                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27495998983.120327                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     96.51%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221624280500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96232197500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 484933060500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5166287                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5166287                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5166287                       # number of overall hits
system.cpu1.icache.overall_hits::total        5166287                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2466                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2466                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2466                       # number of overall misses
system.cpu1.icache.overall_misses::total         2466                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    182195499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    182195499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    182195499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    182195499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5168753                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5168753                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5168753                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5168753                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000477                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000477                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000477                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000477                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73883.008516                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73883.008516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73883.008516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73883.008516                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2106                       # number of writebacks
system.cpu1.icache.writebacks::total             2106                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          328                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          328                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          328                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          328                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2138                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2138                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2138                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2138                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    161564999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    161564999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    161564999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    161564999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000414                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000414                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000414                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000414                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75568.287652                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75568.287652                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75568.287652                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75568.287652                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2106                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5166287                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5166287                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2466                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2466                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    182195499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    182195499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5168753                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5168753                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000477                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000477                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73883.008516                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73883.008516                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          328                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          328                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2138                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2138                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    161564999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    161564999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000414                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000414                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75568.287652                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75568.287652                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980825                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5160589                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2106                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2450.422127                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346881500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980825                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999401                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999401                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10339644                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10339644                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9409274                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9409274                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9409274                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9409274                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2280052                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2280052                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2280052                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2280052                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 200107686866                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 200107686866                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 200107686866                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 200107686866                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11689326                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11689326                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11689326                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11689326                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.195054                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195054                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.195054                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195054                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87764.527680                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87764.527680                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87764.527680                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87764.527680                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1059201                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       127864                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18229                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1614                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.105272                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.221809                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1045103                       # number of writebacks
system.cpu1.dcache.writebacks::total          1045103                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1647685                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1647685                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1647685                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1647685                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       632367                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       632367                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       632367                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       632367                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54317813206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54317813206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54317813206                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54317813206                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054098                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054098                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054098                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054098                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85896.027475                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85896.027475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85896.027475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85896.027475                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1045103                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8413522                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8413522                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1380305                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1380305                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 104293700000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104293700000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9793827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9793827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.140936                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.140936                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75558.445416                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75558.445416                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1074431                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1074431                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       305874                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       305874                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22234418000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22234418000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031231                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031231                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 72691.428497                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72691.428497                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       995752                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        995752                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       899747                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       899747                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  95813986866                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  95813986866                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.474676                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.474676                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 106489.920907                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 106489.920907                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       573254                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       573254                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326493                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326493                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32083395206                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32083395206                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172246                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172246                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98266.716916                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98266.716916                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6267000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6267000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.325056                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.325056                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43520.833333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43520.833333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101580                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101580                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75877.777778                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75877.777778                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       985500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       985500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.272093                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.272093                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8423.076923                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8423.076923                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       868500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       868500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.272093                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.272093                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7423.076923                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7423.076923                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591867                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591867                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426058                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426058                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35247594500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35247594500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418555                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418555                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82729.568509                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82729.568509                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426058                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426058                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34821536500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34821536500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418555                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418555                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81729.568509                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81729.568509                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.814272                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11056597                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1058320                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.447310                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346893000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.814272                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.900446                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900446                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26474595                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26474595                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 581165258000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29380106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5822829                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29136891                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4120554                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2608822                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             338                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4033398                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4033398                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16759753                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12620354                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          329                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          329                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50272807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46761719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3149570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100190478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2144972288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1994579072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       271616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133818752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4273641728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8327469                       # Total snoops (count)
system.tol2bus.snoopTraffic                 102244736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41715512                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.080535                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.274396                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38381564     92.01%     92.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3308643      7.93%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  24984      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    321      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41715512                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66789241486                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23394968983                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25156665928                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1588091570                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3212988                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               913726299500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132318                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702972                       # Number of bytes of host memory used
host_op_rate                                   132641                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6313.86                       # Real time elapsed on the host
host_tick_rate                               52671597                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835439712                       # Number of instructions simulated
sim_ops                                     837478718                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.332561                       # Number of seconds simulated
sim_ticks                                332561041500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.831679                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               63837575                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            63945208                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4341711                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75088076                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5091                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          21485                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16394                       # Number of indirect misses.
system.cpu0.branchPred.lookups               76718826                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1733                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           765                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4339744                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40093928                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10326128                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2860                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      105110420                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175349612                       # Number of instructions committed
system.cpu0.commit.committedOps             175350250                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    634376776                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.276413                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.258211                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    588534337     92.77%     92.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12715687      2.00%     94.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13078889      2.06%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2256069      0.36%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       958450      0.15%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1026536      0.16%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       231686      0.04%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5248994      0.83%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10326128      1.63%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    634376776                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10423                       # Number of function calls committed.
system.cpu0.commit.int_insts                174132770                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52400541                       # Number of loads committed
system.cpu0.commit.membars                       1004                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1055      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121570936     69.33%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52401250     29.88%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1375657      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175350250                       # Class of committed instruction
system.cpu0.commit.refs                      53777001                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175349612                       # Number of Instructions Simulated
system.cpu0.committedOps                    175350250                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.724456                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.724456                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            464016663                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2021                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55617124                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             302310967                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43769163                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                128893235                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4341435                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4581                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10436846                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   76718826                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66197637                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    579132167                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1401310                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     343147821                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8686810                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.117472                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          67981514                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          63842666                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.525428                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         651457342                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.526741                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.819452                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               407325644     62.53%     62.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               165513997     25.41%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68914275     10.58%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3952147      0.61%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3269825      0.50%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   20644      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2459030      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     442      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1338      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           651457342                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1624516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4585720                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52161196                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.476337                       # Inst execution rate
system.cpu0.iew.exec_refs                   146384149                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1484098                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               67957473                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83408304                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2030                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3799556                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2245700                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          278605395                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            144900051                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3780858                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            311087379                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                590644                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            257256219                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4341435                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            258019238                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8641817                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          147679                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1101                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1471                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           53                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31007763                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       869240                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1471                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1390482                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3195238                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                190644688                       # num instructions consuming a value
system.cpu0.iew.wb_count                    230154994                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.752451                       # average fanout of values written-back
system.cpu0.iew.wb_producers                143450748                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.352414                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     230981639                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               387856015                       # number of integer regfile reads
system.cpu0.int_regfile_writes              177342905                       # number of integer regfile writes
system.cpu0.ipc                              0.268496                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.268496                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1330      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            166228846     52.79%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1890      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  261      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           146968306     46.68%     99.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1667284      0.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             314868236                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   15576376                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.049470                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1330959      8.54%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14244212     91.45%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1204      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             330442963                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1299643046                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    230154677                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        381861654                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 278602276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                314868236                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3119                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      103255148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2873493                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           259                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     64666037                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    651457342                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.483329                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.142923                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          502340112     77.11%     77.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           77242588     11.86%     88.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29332512      4.50%     93.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12596531      1.93%     95.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16630436      2.55%     97.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8139101      1.25%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3106491      0.48%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1241732      0.19%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             827839      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      651457342                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.482127                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4575220                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          494626                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83408304                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2245700                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    595                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       653081858                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12040225                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              333123471                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133885819                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11298365                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51093246                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             126704374                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               285684                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            391183103                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             291576676                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          224245935                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                129669641                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1128805                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4341435                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            133138022                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                90360124                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       391182791                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         91527                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1189                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56134590                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1161                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   904508055                       # The number of ROB reads
system.cpu0.rob.rob_writes                  578025433                       # The number of ROB writes
system.cpu0.timesIdled                          16905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  272                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.531580                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11559953                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11614357                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1535454                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21191595                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2884                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12846                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9962                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23229242                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          324                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           463                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1534931                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10983856                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2520154                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2599                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       36888832                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47556673                       # Number of instructions committed
system.cpu1.commit.committedOps              47557456                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    134458110                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.353697                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.306100                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    117938074     87.71%     87.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7578152      5.64%     93.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3641728      2.71%     96.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       981289      0.73%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       622919      0.46%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       527365      0.39%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        76755      0.06%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       571674      0.43%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2520154      1.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    134458110                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4166                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46341334                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10874666                       # Number of loads committed
system.cpu1.commit.membars                       1137                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1137      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35228324     74.08%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10875129     22.87%     96.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1452626      3.05%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47557456                       # Class of committed instruction
system.cpu1.commit.refs                      12327755                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47556673                       # Number of Instructions Simulated
system.cpu1.committedOps                     47557456                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.956989                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.956989                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             83727832                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  549                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10214119                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              93137760                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11782726                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40800974                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1547392                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1598                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2491715                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23229242                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12971249                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    125413035                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               375636                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     106482552                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3095830                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.165186                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13389689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11562837                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.757212                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         140350639                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.758701                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.145123                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                78732680     56.10%     56.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35386050     25.21%     81.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16492802     11.75%     93.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5371535      3.83%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2089108      1.49%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   30365      0.02%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2247539      1.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      61      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     499      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           140350639                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         273901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1688231                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14915378                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.494795                       # Inst execution rate
system.cpu1.iew.exec_refs                    18176280                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1623521                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               46338918                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19736392                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1610                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1921752                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2354048                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           84248595                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16552759                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1348599                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             69580266                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                289203                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             17188295                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1547392                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17688616                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       170483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           81724                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          158                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12297                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8861726                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       900959                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12297                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1045409                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        642822                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52808055                       # num instructions consuming a value
system.cpu1.iew.wb_count                     66814503                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.738495                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38998460                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.475127                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      67197092                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                91572955                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50661232                       # number of integer regfile writes
system.cpu1.ipc                              0.338182                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.338182                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1333      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52173696     73.56%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1636      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17081742     24.08%     97.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1670298      2.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              70928865                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     378527                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005337                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 145532     38.45%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     38.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                232978     61.55%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   17      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              71306059                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         282661861                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     66814503                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        120952006                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  84245677                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 70928865                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2918                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36691139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74965                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           319                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     24003866                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    140350639                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.505369                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.047703                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102690354     73.17%     73.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19089665     13.60%     86.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10716950      7.64%     94.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3762765      2.68%     97.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2563170      1.83%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             824926      0.59%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             355539      0.25%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             171699      0.12%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             175571      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      140350639                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.504385                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3605038                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          987212                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19736392                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2354048                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    196                       # number of misc regfile reads
system.cpu1.numCycles                       140624540                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   524382523                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               69557105                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35122803                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3334870                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13613864                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10530033                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               212512                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            121691274                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              89908813                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67704523                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40822615                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1141123                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1547392                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14761797                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32581720                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       121691274                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         47866                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1213                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8926173                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1210                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   216383776                       # The number of ROB reads
system.cpu1.rob.rob_writes                  174792236                       # The number of ROB writes
system.cpu1.timesIdled                           2670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         15530298                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               184431                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            16415897                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              26084975                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22725915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45372185                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       273219                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        75835                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13839985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10668881                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27680193                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10744716                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           22681766                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       534485                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22112212                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1687                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            460                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41573                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41572                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      22681766                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     68095523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               68095523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1488500800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1488500800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1325                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22725486                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22725486    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22725486                       # Request fanout histogram
system.membus.respLayer1.occupancy       117126931543                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         52591186006                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   332561041500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   332561041500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       301006125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   154081265.566334                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       310500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    379517000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   326540919000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6020122500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66180607                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66180607                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66180607                       # number of overall hits
system.cpu0.icache.overall_hits::total       66180607                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17029                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17029                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17029                       # number of overall misses
system.cpu0.icache.overall_misses::total        17029                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1290136499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1290136499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1290136499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1290136499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66197636                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66197636                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66197636                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66197636                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000257                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000257                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000257                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000257                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75761.142698                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75761.142698                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75761.142698                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75761.142698                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2731                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.288136                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15426                       # number of writebacks
system.cpu0.icache.writebacks::total            15426                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1603                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1603                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1603                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1603                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15426                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15426                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15426                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15426                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1179613000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1179613000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1179613000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1179613000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76469.143005                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76469.143005                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76469.143005                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76469.143005                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15426                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66180607                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66180607                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17029                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17029                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1290136499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1290136499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66197636                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66197636                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000257                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75761.142698                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75761.142698                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1603                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1603                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15426                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15426                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1179613000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1179613000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76469.143005                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76469.143005                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66196327                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15458                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4282.334519                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        132410698                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       132410698                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47296612                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47296612                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47296612                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47296612                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23177140                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23177140                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23177140                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23177140                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1607410631423                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1607410631423                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1607410631423                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1607410631423                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70473752                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70473752                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70473752                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70473752                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.328876                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.328876                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.328876                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.328876                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69353.277903                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69353.277903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69353.277903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69353.277903                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    369404746                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        97119                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8883067                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2090                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.585271                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    46.468421                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12665884                       # number of writebacks
system.cpu0.dcache.writebacks::total         12665884                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10509246                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10509246                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10509246                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10509246                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12667894                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12667894                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12667894                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12667894                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 993940565641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 993940565641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 993940565641                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 993940565641                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.179753                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.179753                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.179753                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.179753                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78461.389529                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78461.389529                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78461.389529                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78461.389529                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12665879                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     46344281                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46344281                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22754544                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22754544                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1578106794000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1578106794000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     69098825                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69098825                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.329304                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.329304                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69353.479200                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69353.479200                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10132252                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10132252                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12622292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12622292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 991029671000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 991029671000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.182670                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.182670                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78514.240599                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78514.240599                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       952331                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        952331                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       422596                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       422596                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29303837423                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29303837423                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1374927                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1374927                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.307359                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.307359                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69342.439169                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69342.439169                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       376994                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       376994                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45602                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45602                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2910894641                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2910894641                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63832.609118                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63832.609118                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          696                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          696                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7187500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7187500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.181176                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.181176                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46672.077922                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46672.077922                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          143                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       207000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       207000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012941                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012941                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18818.181818                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18818.181818                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          524                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          524                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1145500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1145500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          761                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          761                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.311432                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.311432                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4833.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4833.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       909500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       909500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.311432                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.311432                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3837.552743                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3837.552743                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          660                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            660                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          105                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          105                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       444000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       444000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.137255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.137255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4228.571429                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4228.571429                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          103                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          103                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       339000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       339000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.134641                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.134641                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3291.262136                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3291.262136                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998375                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           59968687                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12666726                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.734348                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998375                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999949                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999949                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        153618950                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       153618950                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1325                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2946082                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 256                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              183235                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3130898                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1325                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2946082                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                256                       # number of overall hits
system.l2.overall_hits::.cpu1.data             183235                       # number of overall hits
system.l2.overall_hits::total                 3130898                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14101                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9718687                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2403                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            968893                       # number of demand (read+write) misses
system.l2.demand_misses::total               10704084                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14101                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9718687                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2403                       # number of overall misses
system.l2.overall_misses::.cpu1.data           968893                       # number of overall misses
system.l2.overall_misses::total              10704084                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1139987500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 936738165387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    204291500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 100383375181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1038465819568                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1139987500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 936738165387                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    204291500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 100383375181                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1038465819568                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15426                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12664769                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1152128                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13834982                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15426                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12664769                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1152128                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13834982                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.914106                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.767380                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.903723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.840960                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.773697                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.914106                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.767380                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.903723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.840960                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.773697                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80844.443656                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96385.259180                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85015.189347                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103606.254954                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97015.851106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80844.443656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96385.259180                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85015.189347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103606.254954                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97015.851106                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             105647                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3617                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.208460                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11990598                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              534485                       # number of writebacks
system.l2.writebacks::total                    534485                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         489704                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              511924                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        489704                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             511924                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9228983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       946727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10192160                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9228983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       946727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12688611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22880771                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    997328000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 818392786917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    178511502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  89650683702                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 909219310121                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    997328000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 818392786917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    178511502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  89650683702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 968141979648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1877361289769                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.912421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.728713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.893193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.821720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.736695                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.912421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.728713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.893193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.821720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.653835                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70858.117229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88676.378201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75162.737684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94695.391282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89207.715550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70858.117229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88676.378201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75162.737684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94695.391282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76300.075686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82049.739048                       # average overall mshr miss latency
system.l2.replacements                       33169409                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       618785                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           618785                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       618785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       618785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12950441                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12950441                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12950443                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12950443                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12688611                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12688611                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 968141979648                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 968141979648                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76300.075686                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76300.075686                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             136                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  156                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           614                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                789                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4203000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1151000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5354000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          750                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              945                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.818667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.897436                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.834921                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6845.276873                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6577.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6785.804816                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          605                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          170                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           775                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12390498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3591999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15982497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.806667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.871795                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.820106                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20480.161983                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21129.405882                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20622.576774                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               40                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        41000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        71000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4285.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1242.424242                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         1775                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       141000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       637000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       778000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.969697                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.975000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19906.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19948.717949                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            15670                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            13436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29106                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          28722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          26157                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54879                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2627141000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2435152000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5062293000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             83985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.647008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.660647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.653438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91467.899171                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93097.526475                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92244.629093                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6627                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6686                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            13313                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        22095                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19471                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          41566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2068616000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1897044000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3965660000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.497725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.491779                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.494922                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93623.715773                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97429.202404                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95406.341722                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1325                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           256                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1581                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2403                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1139987500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    204291500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1344279000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.914106                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.903723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.912579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80844.443656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85015.189347                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81451.708677                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14075                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    997328000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    178511502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1175839502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.912421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.893193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.909594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70858.117229                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75162.737684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71479.604985                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2930412                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       169799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3100211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9689965                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       942736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10632701                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 934111024387                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  97948223181                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1032059247568                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12620377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1112535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13732912                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.767803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.847376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.774250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96399.834714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103897.828428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97064.635559                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       483077                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15480                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       498557                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9206888                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       927256                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10134144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 816324170917                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  87753639702                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 904077810619                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.729526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.833462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.737946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88664.505413                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94637.985305                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89211.068110                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    39432477                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  33169473                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.188818                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.370879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.023379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.367280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.838222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.393486                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.365170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.224489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.396773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 252413377                       # Number of tag accesses
system.l2.tags.data_accesses                252413377                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        900800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     591358656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        152000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      60603072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    801279104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1454293632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       900800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       152000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1052800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34207040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34207040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9239979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         946923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12519986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22723338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       534485                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             534485                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2708676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1778195826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           457059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        182231424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2409419637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4373012622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2708676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       457059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3165735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102859432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102859432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102859432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2708676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1778195826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          457059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       182231424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2409419637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4475872054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    505291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9174361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    936842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12489023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017828193750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30946                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30946                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            37839407                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             476156                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22723338                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     534487                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22723338                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   534487                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 106662                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29196                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            434172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            427136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            412946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            438859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3496634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5080846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3536932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2675455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1714391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1341579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           789825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           468569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           432745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           461546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           465841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           439200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23370                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 635102855614                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               113083380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1059165530614                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28081.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46831.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18966495                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  431899                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22723338                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               534487                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2749941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3167608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3052380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2800422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2519143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2115075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1690744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1306911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  990026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  735950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 530164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 405153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 247986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 141733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  83270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  46473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  23315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3723585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    397.414565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   233.462981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.848810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1181581     31.73%     31.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       641952     17.24%     48.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       458887     12.32%     61.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       229521      6.16%     67.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       169678      4.56%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       138071      3.71%     75.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       101430      2.72%     78.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        89589      2.41%     80.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       712876     19.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3723585                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     730.843405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    167.631345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15375.554685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30930     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-688127           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30946                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.328314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.306925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.881587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26368     85.21%     85.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              754      2.44%     87.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2688      8.69%     96.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              781      2.52%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              228      0.74%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               73      0.24%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               22      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30946                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1447467264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6826368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32338944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1454293632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34207168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4352.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        97.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4373.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  332560935000                       # Total gap between requests
system.mem_ctrls.avgGap                      14298.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       900800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    587159104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       152000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59957888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    799297472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32338944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2708675.664284025785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1765567913.041311502457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 457058.948680253059                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 180291376.673476040363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2403460935.757263183594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 97242129.908352479339                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9239979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       946923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12519986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       534487                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    415309264                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 435545543757                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     79836019                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  50460812953                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 572664028621                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8343608842191                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29506.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47137.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33615.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53289.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45739.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15610499.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9240773640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4911606645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         43651789440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1281546540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26252503680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     147368341500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3603783840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       236310345285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        710.577355                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8030324062                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11105120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 313425597438                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17345573280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9219398430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        117831277200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1356098580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26252503680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     150374447400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1072326240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       323451624810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        972.608287                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1454172102                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11105120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 320001749398                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1628874854.037267                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3279887629.931190                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        51000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   8845248500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    70312190000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 262248851500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12968409                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12968409                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12968409                       # number of overall hits
system.cpu1.icache.overall_hits::total       12968409                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2840                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2840                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2840                       # number of overall misses
system.cpu1.icache.overall_misses::total         2840                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    223736500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    223736500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    223736500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    223736500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12971249                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12971249                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12971249                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12971249                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000219                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000219                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000219                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000219                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78780.457746                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78780.457746                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78780.457746                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78780.457746                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2659                       # number of writebacks
system.cpu1.icache.writebacks::total             2659                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          181                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          181                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2659                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2659                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    211733000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    211733000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    211733000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    211733000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79628.807822                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79628.807822                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79628.807822                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79628.807822                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2659                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12968409                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12968409                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2840                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2840                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    223736500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    223736500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12971249                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12971249                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000219                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000219                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78780.457746                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78780.457746                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          181                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    211733000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    211733000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79628.807822                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79628.807822                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12978904                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2691                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4823.078410                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25945157                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25945157                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12924124                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12924124                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12924124                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12924124                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3783729                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3783729                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3783729                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3783729                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 287123688980                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 287123688980                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 287123688980                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 287123688980                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16707853                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16707853                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16707853                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16707853                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.226464                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.226464                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.226464                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.226464                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75883.787919                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75883.787919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75883.787919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75883.787919                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11249385                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        65508                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           181505                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            863                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.978375                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.907300                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1153348                       # number of writebacks
system.cpu1.dcache.writebacks::total          1153348                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2628417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2628417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2628417                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2628417                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1155312                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1155312                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1155312                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1155312                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 104626158981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 104626158981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 104626158981                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 104626158981                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.069148                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.069148                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.069148                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.069148                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90560.955812                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90560.955812                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90560.955812                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90560.955812                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1153348                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11886476                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11886476                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3369554                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3369554                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 258179061500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 258179061500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15256030                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15256030                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.220867                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.220867                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76621.137842                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76621.137842                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2254161                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2254161                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1115393                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1115393                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 101970738000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 101970738000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073112                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073112                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91421.353729                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91421.353729                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1037648                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1037648                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       414175                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       414175                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28944627480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28944627480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1451823                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1451823                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.285279                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.285279                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69885.018362                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69885.018362                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       374256                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       374256                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39919                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39919                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2655420981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2655420981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027496                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027496                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66520.227987                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66520.227987                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          694                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          694                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12129500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12129500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.175772                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.175772                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 81956.081081                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 81956.081081                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           62                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           86                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           86                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6992500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6992500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102138                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102138                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 81308.139535                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81308.139535                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          572                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          572                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          225                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          225                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1849000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1849000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.282309                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.282309                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8217.777778                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8217.777778                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          225                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          225                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1624000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1624000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.282309                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.282309                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7217.777778                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7217.777778                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          302                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            302                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          161                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          161                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       856500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       856500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.347732                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.347732                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5319.875776                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5319.875776                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          161                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          161                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       695500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       695500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.347732                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.347732                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4319.875776                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4319.875776                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.084609                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14085417                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1155055                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.194586                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.084609                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971394                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971394                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34574938                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34574938                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 332561041500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13755644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1153270                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13218532                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        32634926                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         21508235                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1848                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           461                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2309                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84167                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84167                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18085                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13737559                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37999660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3461492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41515407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1974528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1621161920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       340352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147550464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1771027264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        54683802                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34516288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         68520134                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.161927                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.371376                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57500693     83.92%     83.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10943606     15.97%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  75835      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           68520134                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27677784756                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19002361917                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23156964                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1735558217                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4003470                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
