<profile>

<section name = "Vitis HLS Report for 'get_qk'" level="0">
<item name = "Date">Thu Oct 19 11:50:58 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">proj_kernel_attention</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 36.500 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">31378, 31378, 1.569 ms, 1.569 ms, 31378, 31378, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5">31376, 31376, 18, 1, 1, 31360, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 6, -, -, -</column>
<column name="Expression">-, -, 0, 1017, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 16, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 248, -</column>
<column name="Register">-, -, 1416, 480, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_2ns_13ns_14_1_1_U80">mul_2ns_13ns_14_1_1, 0, 0, 0, 4, 0</column>
<column name="mul_2ns_13ns_14_1_1_U81">mul_2ns_13ns_14_1_1, 0, 0, 0, 4, 0</column>
<column name="mul_3ns_13ns_14_1_1_U82">mul_3ns_13ns_14_1_1, 0, 0, 0, 4, 0</column>
<column name="mul_3ns_13ns_14_1_1_U83">mul_3ns_13ns_14_1_1, 0, 0, 0, 4, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_3ns_10ns_14ns_14_4_1_U86">mac_muladd_3ns_10ns_14ns_14_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_3ns_10ns_14ns_14_4_1_U87">mac_muladd_3ns_10ns_14ns_14_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_3ns_13ns_14ns_15_4_1_U84">mac_muladd_3ns_13ns_14ns_15_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_3ns_13ns_14ns_15_4_1_U85">mac_muladd_3ns_13ns_14ns_15_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_5ns_6ns_14ns_14_4_1_U88">mac_muladd_5ns_6ns_14ns_14_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_5ns_6ns_14ns_14_4_1_U89">mac_muladd_5ns_6ns_14ns_14_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln37_1_fu_500_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln37_fu_361_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln39_1_fu_449_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln39_fu_405_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln41_1_fu_667_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln41_2_fu_435_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln41_fu_937_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln43_1_fu_878_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln43_fu_973_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln45_1_fu_864_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln45_fu_1158_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln47_fu_858_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln50_2_fu_1030_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln50_3_fu_1308_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln50_4_fu_1290_p2">+, 0, 0, 22, 15, 15</column>
<column name="add_ln50_5_fu_1280_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln50_7_fu_1075_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln50_fu_1203_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln57_1_fu_1231_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln57_fu_1213_p2">+, 0, 0, 22, 15, 15</column>
<column name="sub_ln50_1_fu_1180_p2">-, 0, 0, 14, 7, 7</column>
<column name="sub_ln50_fu_1107_p2">-, 0, 0, 14, 7, 7</column>
<column name="and_ln37_1_fu_607_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln37_2_fu_618_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln37_3_fu_399_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln37_fu_596_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln41_1_fu_698_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln41_2_fu_704_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln41_3_fu_738_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln41_4_fu_744_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln41_5_fu_750_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln41_fu_692_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln43_1_fu_797_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln43_fu_791_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln45_fu_846_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op177_readreq_state6">and, 0, 0, 2, 1, 1</column>
<column name="cmp26294_fu_533_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp26_mid1_fu_527_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln37_fu_355_p2">icmp, 0, 0, 12, 15, 12</column>
<column name="icmp_ln39_fu_373_p2">icmp, 0, 0, 12, 15, 14</column>
<column name="icmp_ln41_fu_393_p2">icmp, 0, 0, 12, 13, 12</column>
<column name="icmp_ln43_fu_612_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="icmp_ln45_fu_601_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln47_fu_590_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_pp0_stage0_iter18">or, 0, 0, 2, 1, 1</column>
<column name="or_ln37_1_fu_572_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln37_2_fu_577_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln37_3_fu_582_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln37_fu_567_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln41_1_fu_411_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln41_2_fu_628_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln41_3_fu_633_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln41_4_fu_638_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln41_5_fu_687_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln41_6_fu_710_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln41_7_fu_715_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln41_8_fu_720_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln41_9_fu_726_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln41_fu_623_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln43_1_fu_762_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln43_2_fu_773_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln43_3_fu_768_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln43_4_fu_785_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln43_5_fu_803_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln43_fu_756_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln45_1_fu_815_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln45_2_fu_821_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln45_3_fu_827_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln45_fu_809_p2">or, 0, 0, 2, 1, 1</column>
<column name="grp_fu_1366_p2">select, 0, 0, 14, 1, 14</column>
<column name="select_ln37_1_fu_516_p3">select, 0, 0, 14, 1, 14</column>
<column name="select_ln37_2_fu_539_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln37_3_fu_1004_p3">select, 0, 0, 14, 1, 1</column>
<column name="select_ln37_4_fu_1035_p3">select, 0, 0, 14, 1, 1</column>
<column name="select_ln37_5_fu_1113_p3">select, 0, 0, 14, 1, 1</column>
<column name="select_ln37_6_fu_1041_p3">select, 0, 0, 14, 1, 1</column>
<column name="select_ln37_7_fu_546_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln37_8_fu_643_p3">select, 0, 0, 15, 1, 15</column>
<column name="select_ln37_fu_379_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln39_1_fu_455_p3">select, 0, 0, 15, 1, 1</column>
<column name="select_ln39_fu_421_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln41_10_fu_947_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln41_11_fu_441_p3">select, 0, 0, 13, 1, 1</column>
<column name="select_ln41_2_fu_649_p3">select, 0, 0, 15, 1, 15</column>
<column name="select_ln41_3_fu_1048_p3">select, 0, 0, 14, 1, 14</column>
<column name="select_ln41_4_fu_1119_p3">select, 0, 0, 14, 1, 14</column>
<column name="select_ln41_5_fu_1054_p3">select, 0, 0, 14, 1, 14</column>
<column name="select_ln41_6_fu_966_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln41_7_fu_1060_p3">select, 0, 0, 14, 1, 14</column>
<column name="select_ln41_8_fu_1125_p3">select, 0, 0, 14, 1, 14</column>
<column name="select_ln41_9_fu_1066_p3">select, 0, 0, 14, 1, 14</column>
<column name="select_ln41_fu_930_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln43_1_fu_1138_p3">select, 0, 0, 14, 1, 14</column>
<column name="select_ln43_2_fu_1081_p3">select, 0, 0, 14, 1, 14</column>
<column name="select_ln43_3_fu_1151_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln43_4_fu_983_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln43_5_fu_884_p3">select, 0, 0, 11, 1, 1</column>
<column name="select_ln43_fu_1131_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln45_1_fu_1186_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln45_2_fu_1193_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln45_3_fu_870_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln45_fu_832_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln37_fu_387_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln41_1_fu_732_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln41_fu_682_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln43_fu_779_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln45_fu_840_p2">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter12">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_02_phi_fu_259_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_03_phi_fu_270_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_04_phi_fu_282_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_0_phi_fu_248_p4">9, 2, 1, 2</column>
<column name="b_fu_166">9, 2, 3, 6</column>
<column name="c_fu_158">9, 2, 3, 6</column>
<column name="dh_fu_150">9, 2, 5, 10</column>
<column name="first_iter_02_reg_255">9, 2, 1, 2</column>
<column name="first_iter_03_reg_266">9, 2, 1, 2</column>
<column name="first_iter_0_reg_244">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="h_fu_142">9, 2, 3, 6</column>
<column name="indvar_flatten162_fu_170">9, 2, 15, 30</column>
<column name="indvar_flatten263_fu_178">9, 2, 15, 30</column>
<column name="indvar_flatten30_fu_154">9, 2, 11, 22</column>
<column name="indvar_flatten82_fu_162">9, 2, 13, 26</column>
<column name="indvar_flatten_fu_146">9, 2, 6, 12</column>
<column name="m_axi_gmem_AWADDR">14, 3, 64, 192</column>
<column name="qk_fu_174">9, 2, 2, 4</column>
<column name="w_fu_138">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln39_reg_1549">3, 0, 3, 0</column>
<column name="add_ln43_reg_1675">5, 0, 5, 0</column>
<column name="add_ln43_reg_1675_pp0_iter9_reg">5, 0, 5, 0</column>
<column name="add_ln50_6_reg_1707">14, 0, 14, 0</column>
<column name="and_ln37_3_reg_1535">1, 0, 1, 0</column>
<column name="and_ln41_2_reg_1589">1, 0, 1, 0</column>
<column name="and_ln41_4_reg_1602">1, 0, 1, 0</column>
<column name="and_ln41_5_reg_1609">1, 0, 1, 0</column>
<column name="and_ln43_reg_1620">1, 0, 1, 0</column>
<column name="and_ln45_reg_1640">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="b_2_reg_1490">3, 0, 3, 0</column>
<column name="b_fu_166">3, 0, 3, 0</column>
<column name="c_fu_158">3, 0, 3, 0</column>
<column name="dh_1_reg_1665">5, 0, 5, 0</column>
<column name="dh_1_reg_1665_pp0_iter9_reg">5, 0, 5, 0</column>
<column name="dh_fu_150">5, 0, 5, 0</column>
<column name="first_iter_02_reg_255">1, 0, 1, 0</column>
<column name="first_iter_03_reg_266">1, 0, 1, 0</column>
<column name="first_iter_04_reg_277">1, 0, 1, 0</column>
<column name="first_iter_0_reg_244">1, 0, 1, 0</column>
<column name="gmem_addr85_read_reg_1734">32, 0, 32, 0</column>
<column name="gmem_addr_19_reg_1728">64, 0, 64, 0</column>
<column name="gmem_addr_20_reg_1722">64, 0, 64, 0</column>
<column name="h_fu_142">3, 0, 3, 0</column>
<column name="icmp_ln37_reg_1500">1, 0, 1, 0</column>
<column name="icmp_ln39_reg_1504">1, 0, 1, 0</column>
<column name="icmp_ln41_reg_1530">1, 0, 1, 0</column>
<column name="indvar_flatten162_fu_170">15, 0, 15, 0</column>
<column name="indvar_flatten263_fu_178">15, 0, 15, 0</column>
<column name="indvar_flatten30_fu_154">11, 0, 11, 0</column>
<column name="indvar_flatten82_fu_162">13, 0, 13, 0</column>
<column name="indvar_flatten_fu_146">6, 0, 6, 0</column>
<column name="mul_ln41_1_reg_1690">14, 0, 14, 0</column>
<column name="mul_ln41_1_reg_1690_pp0_iter10_reg">14, 0, 14, 0</column>
<column name="or_ln41_1_reg_1554">1, 0, 1, 0</column>
<column name="or_ln41_7_reg_1597">1, 0, 1, 0</column>
<column name="or_ln43_3_reg_1614">1, 0, 1, 0</column>
<column name="or_ln43_5_reg_1626">1, 0, 1, 0</column>
<column name="or_ln45_reg_1631">1, 0, 1, 0</column>
<column name="p_mid1183_reg_1570">14, 0, 14, 0</column>
<column name="qk_fu_174">2, 0, 2, 0</column>
<column name="select_ln37_2_reg_1580">1, 0, 1, 0</column>
<column name="select_ln43_2_reg_1717">14, 0, 14, 0</column>
<column name="select_ln45_reg_1635">3, 0, 3, 0</column>
<column name="sext_ln41_mid2_v_reg_1584">62, 0, 62, 0</column>
<column name="w_fu_138">3, 0, 3, 0</column>
<column name="xor_ln37_reg_1523">1, 0, 1, 0</column>
<column name="add_ln39_reg_1549">64, 32, 3, 0</column>
<column name="and_ln37_3_reg_1535">64, 32, 1, 0</column>
<column name="and_ln41_2_reg_1589">64, 32, 1, 0</column>
<column name="and_ln41_4_reg_1602">64, 32, 1, 0</column>
<column name="and_ln43_reg_1620">64, 32, 1, 0</column>
<column name="b_2_reg_1490">64, 32, 3, 0</column>
<column name="icmp_ln37_reg_1500">64, 32, 1, 0</column>
<column name="icmp_ln39_reg_1504">64, 32, 1, 0</column>
<column name="icmp_ln41_reg_1530">64, 32, 1, 0</column>
<column name="or_ln41_1_reg_1554">64, 32, 1, 0</column>
<column name="or_ln41_7_reg_1597">64, 32, 1, 0</column>
<column name="or_ln43_3_reg_1614">64, 32, 1, 0</column>
<column name="select_ln37_2_reg_1580">64, 32, 1, 0</column>
<column name="select_ln45_reg_1635">64, 32, 3, 0</column>
<column name="xor_ln37_reg_1523">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, get_qk, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, get_qk, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, get_qk, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, get_qk, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, get_qk, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, get_qk, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="in_qk">in, 64, ap_none, in_qk, scalar</column>
<column name="in_q">in, 64, ap_none, in_q, scalar</column>
<column name="in_k">in, 64, ap_none, in_k, scalar</column>
</table>
</item>
</section>
</profile>
