Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May 14 08:46:25 2024
| Host         : DESKTOP-PI9AKPV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   462 |
|    Minimum number of control sets                        |   462 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1030 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   462 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    78 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    73 |
| >= 14 to < 16      |    98 |
| >= 16              |   175 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             461 |          167 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             274 |          127 |
| Yes          | No                    | No                     |            6322 |         2636 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1065 |          283 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                              Enable Signal                                                                                             |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                        |                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[43][0]                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                   |                                                                                                                                                        |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                  |                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_1604/ap_CS_fsm_pp0_stage0                                                                                                                                      |                                                                                                                                                        |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg[0]                                      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                               |                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19][0]                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[35][0]                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0]                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_state29                                                                                                                                                                |                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_state27                                                                                                                                                                | design_1_i/cnn_0/inst/prediction_V_U/cnn_dense_array_V_ram_U/SR[0]                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_state24                                                                                                                                                                |                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[27][0]                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/ap_CS_fsm_state9                                                                                                                                            |                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[3][0]                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/grp_soft_max_fu_1592_prediction_V_ce0                                                                                                                       | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/ap_NS_fsm1                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/waddr                                                                                                                                                       |                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/ap_CS_fsm_state3                                                                                                                                            | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/m_0_reg_92                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/zext_ln48_reg_3408[3]_i_1_n_3                                                                                                                                                    |                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/ap_CS_fsm_state4                                                                                                                                            |                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                       | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/ap_CS_fsm_state2                                                                                                                                            |                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/zext_ln29_reg_318_reg0                                                                                                                                      |                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/zext_ln70_reg_3455_reg0                                                                                                                                                          |                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/prediction_output_EN_A                                                                                                                                                           | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/SR[0]                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/ap_NS_fsm[4]                                                                                                                                                |                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                     | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln11_reg_53070                                                                                                                                            | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/select_ln37_9_reg_5031                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                               |                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[43][0]                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/ap_NS_fsm11_out                                                                                                                                           | design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/f_0_reg_90                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/ap_CS_fsm_state2                                                                                                                                          |                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                      | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                    | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/grp_flat_fu_1621_max_pool_out_V_ce0                                                                                                                             |                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/flat_array_0_V_ce0                                                                                                                                              | design_1_i/cnn_0/inst/grp_flat_fu_1621/f_0_reg_1023                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/p_14_in                                                                                                                                                       |                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/c_reg_298180                                                                                                                                                  |                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/r_0_reg_1010                                                                                                                                              |                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/select_ln32_1_reg_217770                                                                                                                                      |                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/f_reg_59840                                                                                                                                                   |                                                                                                                                                        |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_1604/add_ln13_reg_7820                                                                                                                                         | design_1_i/cnn_0/inst/grp_max_pool_1_fu_1604/select_ln29_4_reg_743[3]_i_1_n_3                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_input_EN_A                                                                                                                                                                   |                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_state23                                                                                                                                                                | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/SR[0]                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/ar_hs                                                                                                                                                       |                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_state2                                                                                                                                                                 |                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_state7                                                                                                                                                                 | design_1_i/cnn_0/inst/j_0_reg_1289                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_state26                                                                                                                                                                | design_1_i/cnn_0/inst/f_0_i_reg_1358                                                                                                                   |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_state20                                                                                                                                                                |                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/ap_CS_fsm_state2                                                                                                                                             |                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_state22                                                                                                                                                                | design_1_i/cnn_0/inst/j_0_i_reg_1324                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/ce0                                                                                                                                                          |                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/cnn_mac_muladd_14brm_U410/cnn_mac_muladd_14brm_DSP48_20_U/ap_CS_fsm_reg[1]                                                                                   |                                                                                                                                                        |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/c_0_reg_1120                                                                                                                                              |                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/max_1_reg_1480                                                                                                                                            |                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/m_5_reg_61050                                                                                                                                                 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/trunc_ln5_reg_6120[6]_i_1_n_3                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_CS_fsm_pp0_stage0                                                                                                                                          |                                                                                                                                                        |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_mac_muladd_9sbqm_U479/cnn_mac_muladd_9sbqm_DSP48_19_U/j_0_i_reg_13240                                                                                                        |                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/conv_2_bias_V_U/conv_2_conv_2_biabhl_rom_U/conv_2_bias_V_ce0                                                                                                  |                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln203_reg_49900                                                                                                                                           |                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                           | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_1604/cnn_mac_muladd_5nocq_U78/cnn_mac_muladd_5nocq_DSP48_12_U/E[0]                                                                                             | design_1_i/cnn_0/inst/grp_max_pool_1_fu_1604/select_ln13_4_reg_818                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_1604/cnn_mac_muladd_5nocq_U78/cnn_mac_muladd_5nocq_DSP48_12_U/E[0]                                                                                             |                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/mul_ln1118_22_reg_58340                                                                                                                                       |                                                                                                                                                        |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/add_ln13_48_reg_24671[8]_i_1_n_3                                                                                                                             |                                                                                                                                                        |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/f_reg_59840                                                                                                                                                   | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/select_ln11_reg_5989                                                                                          |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/i_1_reg_990[8]_i_1_n_3                                                                                                                                          |                                                                                                                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/i_2_reg_1012[8]_i_1_n_3                                                                                                                                         |                                                                                                                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_1604/add_ln10_reg_7330                                                                                                                                         |                                                                                                                                                        |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                              | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ix_in_1_reg_1278[9]_i_1_n_3                                                                                                                                                      |                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/add_ln8_reg_217660                                                                                                                                            |                                                                                                                                                        |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/conv_out_V_addr_8_reg_31281_reg0                                                                                                                              |                                                                                                                                                        |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/conv_out_V_addr_reg_59190                                                                                                                                     |                                                                                                                                                        |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/sub_ln203_reg_31090_reg0                                                                                                                                      |                                                                                                                                                        |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_CS_fsm_pp0_stage4                                                                                                                                          |                                                                                                                                                        |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/E[0]                                                                                                 |                                                                                                                                                        |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                   | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/ap_NS_fsm10_out                                                                                                                                                 | design_1_i/cnn_0/inst/grp_flat_fu_1621/i_0_reg_967                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/conv_2_weights_V_0_1_17_reg_54240                                                                                                                             |                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/cnn_mac_muladd_7nbom_U314/cnn_mac_muladd_7nbom_DSP48_17_U/ap_phi_mux_j_0_0_phi_fu_4700_p41                                                                   | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/j_0_0_reg_4696                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__1_n_0                                                                      |                                                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                     |                                                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                           | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen5     |                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                     |                                                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4     |                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_22_V_wr_fu_460_reg0                                                                                                                              |                                                                                                                                                        |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_3_V_wri_fu_568_reg0                                                                                                                              |                                                                                                                                                        |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_23_V_wr_fu_472_reg0                                                                                                                              |                                                                                                                                                        |                9 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/ap_CS_fsm_reg[18]_3                                                                                                                                          |                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/write_flag_0_fu_5240                                                                                                                                         |                                                                                                                                                        |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_9_V_wri_fu_560_reg0                                                                                                                              |                                                                                                                                                        |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_43_V_wr_fu_420_reg0                                                                                                                              |                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_29_V_wr_fu_504_reg0                                                                                                                              |                                                                                                                                                        |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_phi_reg_pp0_iter1_phi_ln1117_53_reg_15888[13]_i_1_n_3                                                                                                      |                                                                                                                                                        |               10 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_1_V_wri_fu_544_reg0                                                                                                                              |                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_25_V_wr_fu_496_reg0                                                                                                                              |                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_18_V_wr_fu_412_reg0                                                                                                                              |                                                                                                                                                        |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_15_V_wr_fu_520_reg0                                                                                                                              |                                                                                                                                                        |                9 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_19_V_wr_fu_424_reg0                                                                                                                              |                                                                                                                                                        |               12 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_17_V_wr_fu_400_reg0                                                                                                                              |                                                                                                                                                        |                8 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_45_V_wr_fu_408_reg0                                                                                                                              |                                                                                                                                                        |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_42_V_wr_fu_428_reg0                                                                                                                              |                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_12_V_wr_fu_540_reg0                                                                                                                              |                                                                                                                                                        |                8 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_13_V_wr_fu_536_reg0                                                                                                                              |                                                                                                                                                        |               11 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_48_V_wr_fu_392_reg0                                                                                                                              |                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_37_V_wr_fu_456_reg0                                                                                                                              |                                                                                                                                                        |                9 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_7_V_wri_fu_572_reg0                                                                                                                              |                                                                                                                                                        |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_38_V_wr_fu_452_reg0                                                                                                                              |                                                                                                                                                        |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_34_V_wr_fu_476_reg0                                                                                                                              |                                                                                                                                                        |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_20_V_wr_fu_436_reg0                                                                                                                              |                                                                                                                                                        |                9 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_10_V_wr_fu_552_reg0                                                                                                                              |                                                                                                                                                        |                9 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_35_V_wr_fu_468_reg0                                                                                                                              |                                                                                                                                                        |               10 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_8_V_wri_fu_564_reg0                                                                                                                              |                                                                                                                                                        |               10 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_2_V_wri_fu_556_reg0                                                                                                                              |                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_5_V_wri_fu_584_reg0                                                                                                                              |                                                                                                                                                        |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_26_V_wr_fu_508_reg0                                                                                                                              |                                                                                                                                                        |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_40_V_wr_fu_440_reg0                                                                                                                              |                                                                                                                                                        |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_11_V_wr_fu_548_reg0                                                                                                                              |                                                                                                                                                        |               10 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_4_V_wri_fu_580_reg0                                                                                                                              |                                                                                                                                                        |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_27_V_wr_fu_516_reg0                                                                                                                              |                                                                                                                                                        |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_44_V_wr_fu_416_reg0                                                                                                                              |                                                                                                                                                        |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_46_V_wr_fu_404_reg0                                                                                                                              |                                                                                                                                                        |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_6_V_wri_fu_576_reg0                                                                                                                              |                                                                                                                                                        |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_32_V_wr_fu_488_reg0                                                                                                                              |                                                                                                                                                        |                8 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_39_V_wr_fu_444_reg0                                                                                                                              |                                                                                                                                                        |               10 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_33_V_wr_fu_480_reg0                                                                                                                              |                                                                                                                                                        |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_47_V_wr_fu_396_reg0                                                                                                                              |                                                                                                                                                        |                9 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_14_V_wr_fu_528_reg0                                                                                                                              |                                                                                                                                                        |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_16_V_wr_fu_388_reg0                                                                                                                              |                                                                                                                                                        |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_28_V_wr_fu_512_reg0                                                                                                                              |                                                                                                                                                        |                9 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_30_V_wr_fu_500_reg0                                                                                                                              |                                                                                                                                                        |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_31_V_wr_fu_492_reg0                                                                                                                              |                                                                                                                                                        |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                           | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/ap_CS_fsm_reg[18]_2                                                                                                                                          |                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_41_V_wr_fu_432_reg0                                                                                                                              |                                                                                                                                                        |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_state25                                                                                                                                                                |                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                     |                                                                                                                                                        |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_36_V_wr_fu_464_reg0                                                                                                                              |                                                                                                                                                        |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_49_V_wr_fu_384_reg0                                                                                                                              |                                                                                                                                                        |               11 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_21_V_wr_fu_448_reg0                                                                                                                              |                                                                                                                                                        |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_24_V_wr_fu_484_reg0                                                                                                                              |                                                                                                                                                        |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                        |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_32[0]                                                                                                                                        |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_20[0]                                                                                                                                        |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_33[0]                                                                                                                                        |                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_34[0]                                                                                                                                        |                                                                                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_35[0]                                                                                                                                        |                                                                                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_18[0]                                                                                                                                        |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_36[0]                                                                                                                                        |                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_37[0]                                                                                                                                        |                                                                                                                                                        |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_31[0]                                                                                                                                        |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_12[0]                                                                                                                                        |                                                                                                                                                        |               10 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_6[0]                                                                                                                                         |                                                                                                                                                        |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_38[0]                                                                                                                                        |                                                                                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_4[0]                                                                                                                                         |                                                                                                                                                        |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_41[0]                                                                                                                                        |                                                                                                                                                        |               10 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_7[0]                                                                                                                                         |                                                                                                                                                        |               10 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_43[0]                                                                                                                                        |                                                                                                                                                        |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_44[0]                                                                                                                                        |                                                                                                                                                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_47[0]                                                                                                                                        |                                                                                                                                                        |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_5[0]                                                                                                                                         |                                                                                                                                                        |               11 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_51[0]                                                                                                                                        |                                                                                                                                                        |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_8[0]                                                                                                                                         |                                                                                                                                                        |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_42[0]                                                                                                                                        |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_45[0]                                                                                                                                        |                                                                                                                                                        |               11 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_48[0]                                                                                                                                        |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_39[0]                                                                                                                                        |                                                                                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_50[0]                                                                                                                                        |                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_46[0]                                                                                                                                        |                                                                                                                                                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_49[0]                                                                                                                                        |                                                                                                                                                        |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_9[0]                                                                                                                                         |                                                                                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_40[0]                                                                                                                                        |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_52[0]                                                                                                                                        |                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/cnn_mac_muladd_14cud_U23/cnn_mac_muladd_14cud_DSP48_0_U/E[0]                                                                                                  |                                                                                                                                                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/cnn_mac_muladd_14cud_U25/cnn_mac_muladd_14cud_DSP48_0_U/E[0]                                                                                                  |                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/cnn_mac_muladd_14hbi_U11/cnn_mac_muladd_14hbi_DSP48_5_U/mul_ln1118_70_reg_250910                                                                              |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/cnn_mac_muladd_14ncg_U20/cnn_mac_muladd_14ncg_DSP48_11_U/ap_phi_reg_pp0_iter0_phi_ln1117_47_reg_14208                                                         |                                                                                                                                                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_phi_reg_pp0_iter0_phi_ln1117_20_reg_13004                                                                                                                  |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/mul_ln1118_56_reg_233560                                                                                                                                      |                                                                                                                                                        |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/cnn_mac_muladd_9sbqm_U371/cnn_mac_muladd_9sbqm_DSP48_19_U/p_6_in                                                                                             |                                                                                                                                                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/cnn_sdiv_22ns_14sbvn_U473/cnn_sdiv_22ns_14sbvn_div_U/cnn_sdiv_22ns_14sbvn_div_u_0/r_stage_reg[22]_0[0]                                                      |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/p_0_in                                                                                                                                                    |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_1604/select_ln29_1_reg_833[13]_i_1_n_3                                                                                                                         |                                                                                                                                                        |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/f_0_reg_10230                                                                                                                                                   |                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/c_0_reg_10010                                                                                                                                                   |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/E[0]                                                                                                                                                            |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/ap_NS_fsm10_out                                                                                                                                             |                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/ap_NS_fsm1                                                                                                                                                  |                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/p_0_in                                                                                                                                                      |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/p_0_in_0                                                                                                                                                    |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/p_Val2_1_reg_80[13]_i_2_n_3                                                                                                                                 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/p_Val2_1_reg_80[13]_i_1_n_3                                                                                 |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/ap_CS_fsm_reg[27]_0[0]                                                                                                                                      |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/E[0]                                                                                                                                                        |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen45_in |                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/conv_2_bias_V_U/conv_2_conv_2_biabhl_rom_U/E[0]                                                                                                               |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_mac_muladd_9sbqm_U479/cnn_mac_muladd_9sbqm_DSP48_19_U/ap_CS_fsm_reg[21]                                                                                                      | design_1_i/cnn_0/inst/p_Val2_18_reg_1312[13]_i_1_n_3                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/cnn_mac_muladd_13b9t_U480/cnn_mac_muladd_13b9t_DSP48_21_U/ap_CS_fsm_reg[23]                                                                                                      | design_1_i/cnn_0/inst/p_Val2_23_reg_1346[13]_i_1_n_3                                                                                                   |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_11[0]                                                                                                                                        |                                                                                                                                                        |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_13[0]                                                                                                                                        |                                                                                                                                                        |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_14[0]                                                                                                                                        |                                                                                                                                                        |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_16[0]                                                                                                                                        |                                                                                                                                                        |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_10[0]                                                                                                                                        |                                                                                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_19[0]                                                                                                                                        |                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_1[0]                                                                                                                                         |                                                                                                                                                        |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_25[0]                                                                                                                                        |                                                                                                                                                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_26[0]                                                                                                                                        |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_28[0]                                                                                                                                        |                                                                                                                                                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_2[0]                                                                                                                                         |                                                                                                                                                        |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_23[0]                                                                                                                                        |                                                                                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_0[0]                                                                                                                                         |                                                                                                                                                        |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_15[0]                                                                                                                                        |                                                                                                                                                        |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_22[0]                                                                                                                                        |                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_21[0]                                                                                                                                        |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_24[0]                                                                                                                                        |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_29[0]                                                                                                                                        |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_3[0]                                                                                                                                         |                                                                                                                                                        |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_27[0]                                                                                                                                        |                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_30[0]                                                                                                                                        |                                                                                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_NS_fsm139_out                                                                                                                                                                 | design_1_i/cnn_0/inst/cnn_CRTL_BUS_s_axi_U/SR[0]                                                                                                       |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/icmp_ln885_reg_60910                                                                                                                                          |                                                                                                                                                        |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_state21                                                                                                                                                                |                                                                                                                                                        |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ix_in_reg_2899[9]_i_1_n_3                                                                                                                                                        |                                                                                                                                                        |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/ap_NS_fsm1                                                                                                                                                | design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/max_0_reg_124                                                                                             |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                        |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                        |                8 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                        |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/ap_CS_fsm_state19                                                                                                                                            | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/i_0_reg_4672                                                                                                 |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                        |                9 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/grp_soft_max_fu_1592_dense_array_V_we0                                                                                                                      | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/p_Val2_3_reg_103                                                                                            |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                        |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                     |                                                                                                                                                        |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/add_ln32_reg_225710                                                                                                                                           |                                                                                                                                                        |               11 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               11 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/r_0_reg_11929[4]_i_2_n_3                                                                                                                                      | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/c_0_reg_11940                                                                                                 |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/cnn_mac_muladd_14hbi_U30/cnn_mac_muladd_14hbi_DSP48_5_U/p_5[0]                                                                                                |                                                                                                                                                        |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/icmp_ln908_3_reg_308320                                                                                                                                       |                                                                                                                                                        |               10 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_state30                                                                                                                                                                |                                                                                                                                                        |               10 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/icmp_ln908_5_reg_310650                                                                                                                                       |                                                                                                                                                        |               11 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_1604/add_ln1494_4_reg_798[11]_i_1_n_3                                                                                                                          |                                                                                                                                                        |                9 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/icmp_ln908_4_reg_310240                                                                                                                                       |                                                                                                                                                        |               11 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/cnn_mac_muladd_14hbi_U35/cnn_mac_muladd_14hbi_DSP48_5_U/icmp_ln8_reg_21762_pp0_iter1_reg_reg[0][0]                                                            |                                                                                                                                                        |               10 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1117_51_reg_56340                                                                                                                                       |                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/cnn_mac_muladd_14cud_U34/cnn_mac_muladd_14cud_DSP48_0_U/icmp_ln8_reg_21762_pp0_iter1_reg_reg[0][0]                                                            |                                                                                                                                                        |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/grp_exp_15_7_s_fu_137/ap_enable_reg_pp0_iter1                                                                                                               |                                                                                                                                                        |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                               |                                                                                                                                                        |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                        |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                           | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                             |                                                                                                                                                        |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                        |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_27                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_29                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_48                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_8                                                                                                                                                        |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_32                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_39                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]                                                                                                                                           |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]_2                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]_0                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_4                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]_10                                                                                                                                        |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[4]_7                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_2                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[4]_3                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[4]                                                                                                                                           |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[4]_5                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]_5                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[4]_0                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_3                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]_6                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_9                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[4]_2                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_7                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[4]_1                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[4]_8                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[4]_4                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]_3                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]_11                                                                                                                                        |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_5                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_8                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[4]_6                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[4]_10                                                                                                                                        |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]_12                                                                                                                                        |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]_1                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_14                                                                                                                                        |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_13                                                                                                                                        |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]_8                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]_7                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_12                                                                                                                                        |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]_4                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[0]                                                                                                                                           |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_11                                                                                                                                        |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_10                                                                                                                                        |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_1                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_0                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]                                                                                                                                           |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[0]_4                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[0]_3                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[0]_2                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[0]_1                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/E[0]                                                                                                                                                          |                                                                                                                                                        |               13 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[5]_rep_2                                                                                                                                        |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[5]_rep_0                                                                                                                                        |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/grp_exp_15_7_s_fu_137_ap_start_reg                                                                                                                          |                                                                                                                                                        |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/cnn_mac_muladd_14hbi_U35/cnn_mac_muladd_14hbi_DSP48_5_U/ap_CS_fsm_reg[9][0]                                                                                   |                                                                                                                                                        |               12 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/ap_CS_fsm_state7                                                                                                                                            |                                                                                                                                                        |               11 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[0]_0                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/cnn_mac_muladd_14hbi_U35/cnn_mac_muladd_14hbi_DSP48_5_U/E[0]                                                                                                  |                                                                                                                                                        |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_4                                                                                                                                                        |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_46                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/ap_CS_fsm_reg[8]_17[0]                                                                                                                                        |                                                                                                                                                        |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_34                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_47                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_28                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_0                                                                                                                                                        |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_10                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_21                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_37                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in                                                                                                                                                          |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_11                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_38                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_1_input_16_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0_i_1__29_n_3                                                                                                      |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_1_input_16_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__0_i_1__15_n_3                                                                                                   |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_1_input_20_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0_i_1__28_n_3                                                                                                      |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_14                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_5                                                                                                                                                        |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_1_input_20_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__0_i_1__19_n_3                                                                                                   |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_45                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_1_input_24_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__0_i_1__23_n_3                                                                                                   |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_43                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_17                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_41                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_16                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_19                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_42                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_2                                                                                                                                                        |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_20                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_22                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_23                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/p_13_in                                                                                                                                                       |                                                                                                                                                        |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_12                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_6                                                                                                                                                        |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[2]_6                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_1                                                                                                                                                        |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[4]_9                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/conv_1_input_24_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0_i_1__27_n_3                                                                                                      |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_15                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_18                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/j_0_reg_1289_reg[3]_9                                                                                                                                         |                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_30                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_24                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_7                                                                                                                                                        |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_40                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_9                                                                                                                                                        |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_31                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_25                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_36                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_44                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_3                                                                                                                                                        |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_33                                                                                                                                                       |                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_35                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_26                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_flat_fu_1621/p_0_in_13                                                                                                                                                       |                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_1604/add_ln13_reg_7820                                                                                                                                         |                                                                                                                                                        |               14 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/cnn_sdiv_22ns_14sbvn_U473/cnn_sdiv_22ns_14sbvn_div_U/start0                                                                                                 |                                                                                                                                                        |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_max_pool_1_fu_1604/ap_phi_mux_indvar_flatten23_phi_fu_215_p41                                                                                                                | design_1_i/cnn_0/inst/grp_max_pool_1_fu_1604/c_0_reg_255                                                                                               |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/add_ln703_1_reg_311180                                                                                                                                        |                                                                                                                                                        |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/add_ln703_4_reg_309930                                                                                                                                        |                                                                                                                                                        |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   |                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                    | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   |                                                                                                                                                        |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |               17 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                   |               17 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/icmp_ln8_reg_4909_reg[0]                                                                             | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/c_0_reg_1514                                                                                                  |               14 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/cnn_mac_muladd_14brm_U410/cnn_mac_muladd_14brm_DSP48_20_U/phi_ln1116_16_reg_231410                                                                           |                                                                                                                                                        |               20 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln11_reg_53070                                                                                                                                            |                                                                                                                                                        |               18 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/ap_CS_fsm_state5                                                                                                                                                                 |                                                                                                                                                        |               13 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/cnn_mac_muladd_14mb6_U17/cnn_mac_muladd_14mb6_DSP48_10_U/E[0]                                                                                                 |                                                                                                                                                        |               12 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_1_fu_1380/cnn_mac_muladd_14hbi_U35/cnn_mac_muladd_14hbi_DSP48_5_U/ap_CS_fsm_reg[1][0]                                                                                   |                                                                                                                                                        |               15 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                     |                                                                                                                                                        |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                        |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                        |               14 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                   |                                                                                                                                                        |               13 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_conv_2_fu_1471/m_5_reg_61050                                                                                                                                                 |                                                                                                                                                        |               15 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        | design_1_i/cnn_0/inst/grp_soft_max_fu_1592/cnn_sdiv_22ns_14sbvn_U473/cnn_sdiv_22ns_14sbvn_div_U/cnn_sdiv_22ns_14sbvn_div_u_0/ap_rst_n_0                |               63 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/p_61_in                                                                                                                                                      |                                                                                                                                                        |              155 |            213 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                        |                                                                                                                                                        |              168 |            468 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/ap_CS_fsm_reg[18][0]                                                                                                                                         |                                                                                                                                                        |              169 |            650 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/add_ln1117_42_reg_231560                                                                                                                                     |                                                                                                                                                        |              315 |            672 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/E[0]                                                                                                                                                         |                                                                                                                                                        |              275 |            686 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_0/inst/grp_dense_1_fu_1413/ap_CS_fsm_reg[18]_0[0]                                                                                                                                       |                                                                                                                                                        |              376 |            700 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


