`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Hazard Module
// Tool Versions: Vivado 2017.4.1
// Description: Hazard Module is used to control flush, bubble and bypass
// 
//////////////////////////////////////////////////////////////////////////////////

//  åŠŸèƒ½è¯´æ˜
    //  è¯†åˆ«æµæ°´çº¿ä¸­çš„æ•°æ®å†²çªï¼Œæ§åˆ¶æ•°æ®è½¬å‘ï¼Œå’Œflushã€bubbleä¿¡å·
// è¾“å…¥
    // rst               CPUçš„rstä¿¡å·
    // reg1_srcD         IDé˜¶æ®µçš„æºreg1åœ°å€
    // reg2_srcD         IDé˜¶æ®µçš„æºreg2åœ°å€
    // reg1_srcE         EXé˜¶æ®µçš„æºreg1åœ°å€
    // reg2_srcE         EXé˜¶æ®µçš„æºreg2åœ°å€
    // reg_dstE          EXé˜¶æ®µçš„ç›®çš„regåœ°å€
    // reg_dstM          MEMé˜¶æ®µçš„ç›®çš„regåœ°å€
    // reg_dstW          WBé˜¶æ®µçš„ç›®çš„regåœ°å€
    // br                æ˜¯å¦branch
    // jalr              æ˜¯å¦jalr
    // jal               æ˜¯å¦jal
    // src_reg_en        æŒ‡ä»¤ä¸­çš„æºreg1å’Œæºreg2åœ°å€æ˜¯å¦æœ‰æ•ˆ
    // wb_select         å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆCacheå†…å®¹æˆ–ï¿½?ï¿½ALUè®¡ç®—ç»“æœï¿??
    // reg_write_en_MEM  MEMé˜¶æ®µçš„å¯„å­˜å™¨å†™ä½¿èƒ½ä¿¡ï¿??
    // reg_write_en_WB   WBé˜¶æ®µçš„å¯„å­˜å™¨å†™ä½¿èƒ½ä¿¡ï¿??
    // alu_src1          ALUæ“ä½œï¿??1æ¥æºï¿??0è¡¨ç¤ºæ¥è‡ªreg1ï¿??1è¡¨ç¤ºæ¥è‡ªPC
    // alu_src2          ALUæ“ä½œï¿??2æ¥æºï¿??2â€™b00è¡¨ç¤ºæ¥è‡ªreg2ï¿??2'b01è¡¨ç¤ºæ¥è‡ªreg2åœ°å€ï¿??2'b10è¡¨ç¤ºæ¥è‡ªç«‹å³ï¿??
// è¾“å‡º
    // flushF            IFé˜¶æ®µçš„flushä¿¡å·
    // bubbleF           IFé˜¶æ®µçš„bubbleä¿¡å·
    // flushD            IDé˜¶æ®µçš„flushä¿¡å·
    // bubbleD           IDé˜¶æ®µçš„bubbleä¿¡å·
    // flushE            EXé˜¶æ®µçš„flushä¿¡å·
    // bubbleE           EXé˜¶æ®µçš„bubbleä¿¡å·
    // flushM            MEMé˜¶æ®µçš„flushä¿¡å·
    // bubbleM           MEMé˜¶æ®µçš„bubbleä¿¡å·
    // flushW            WBé˜¶æ®µçš„flushä¿¡å·
    // bubbleW           WBé˜¶æ®µçš„bubbleä¿¡å·
    // op1_sel           ALUçš„æ“ä½œæ•°1æ¥æºï¿??2'b00è¡¨ç¤ºæ¥è‡ªALUè½¬å‘æ•°æ®ï¿??2'b01è¡¨ç¤ºæ¥è‡ªwrite back dataè½¬å‘ï¿??2'b10è¡¨ç¤ºæ¥è‡ªPCï¿??2'b11è¡¨ç¤ºæ¥è‡ªreg1
    // op2_sel           ALUçš„æ“ä½œæ•°2æ¥æºï¿??2'b00è¡¨ç¤ºæ¥è‡ªALUè½¬å‘æ•°æ®ï¿??2'b01è¡¨ç¤ºæ¥è‡ªwrite back dataè½¬å‘ï¿??2'b10è¡¨ç¤ºæ¥è‡ªreg2åœ°å€ï¿??2'b11è¡¨ç¤ºæ¥è‡ªreg2æˆ–ç«‹å³æ•°
    // reg2_sel          reg2çš„æ¥ï¿??
// å®éªŒè¦æ±‚
    // è¡¥å…¨æ¨¡å—


module HarzardUnit(
    input wire rst,
    input wire [4:0] reg1_srcD, reg2_srcD, reg1_srcE, reg2_srcE, reg_dstE, reg_dstM, reg_dstW,
    input wire br, jalr, jal,
    input wire [1:0] src_reg_en,
    input wire wb_select,
    input wire wb_select_MEM,
    input wire reg_write_en_MEM,
    input wire reg_write_en_WB,
    input wire alu_src1,
    input wire [1:0] alu_src2,
    input wire CSR_type,
    input wire cache_miss,
    input wire [2:0] br_type,
    input wire IsBr,
    input wire BTB_hit,
    output reg flushF, bubbleF, flushD, bubbleD, flushE, bubbleE, flushM, bubbleM, flushW, bubbleW,
    output reg [1:0] op1_sel, op2_sel, reg2_sel,
    output reg [1:0] CSR_op2_sel,
    output reg BufferWrite,
    output reg BufferDelete
    );

     initial begin
          flushF <= 0;
          bubbleF <= 0;
          flushD <= 0;
          bubbleD <= 0;
          flushE <= 0;
          bubbleE <= 0;
          flushM <= 0;
          bubbleM <= 0;
          flushW <= 0;
          bubbleW <= 0;
      end


     always@ (*) begin
          if (rst) begin
               flushF <= 1;
               flushD <= 1;
               flushE <= 1;
               flushM <= 1;
               flushW <= 1;
          end
          else if (br_type != 0 && wb_select_MEM == 1 && (reg_dstM == reg1_srcE || reg_dstM == reg2_srcE)) begin
              flushD <= 0;
              flushE <= 1;
              flushF <= 0;
              flushM <= 0;
              flushW <= 0;
          end
          else if (wb_select == 1 && (reg_dstE == reg1_srcD || reg_dstE == reg2_srcD)) begin
              flushD <= 0;
              flushE <= 1;
              flushF <= 0;
              flushM <= 0;
              flushW <= 0;
          end
          else if ((br == 1 && BTB_hit == 0 && IsBr == 1) || (br == 0 && BTB_hit == 1 && IsBr == 1)) begin
               flushD <= 1;
               flushE <= 1;
               flushF <= 0;
               flushM <= 0;
               flushW <= 0;
          end
          else if (jalr) begin
               flushD <= 1;
               flushE <= 1;
               flushF <= 0;
               flushM <= 0;
               flushW <= 0;
          end
          else if (jal) begin
               flushD <= 1;
               flushE <= 0;
               flushF <= 0;
               flushM <= 0;
               flushW <= 0;
          end
          else begin
               flushF <= 0;
               flushD <= 0;
               flushE <= 0;
               flushM <= 0;
               flushW <= 0;
          end
     end 

     always@ (*) begin
          if (cache_miss) begin
               bubbleF <= 1;
               bubbleD <= 1;
               bubbleE <= 1;
               bubbleM <= 1;
               bubbleW <= 1;
          end
          else if (wb_select == 1 && (reg_dstE == reg1_srcD || reg_dstE == reg2_srcD)) begin
               bubbleF <= 1;
               bubbleD <= 1;
               bubbleE <= 0;
               bubbleM <= 0;
               bubbleW <= 0;
          end
          else begin
               bubbleF <= 0;
               bubbleD <= 0;
               bubbleE <= 0;
               bubbleM <= 0;
               bubbleW <= 0;
          end
     end
/*
always@(*)
begin
    if(!rst)
    bubbleW=((cache_miss==1'b1)?1'b1:1'b0);
    else
    bubbleW=1'b0;
end*/
     always@ (*) begin
          /*åé¢çš„æŒ‡ä»¤ç”¨åˆ°äº†reg1 && å‰é¢çš„æŒ‡ä»¤è¦å†™å› && ä¸¤ä¸ªå¯„å­˜å™¨ä¸€æ ?*/
          if (src_reg_en[1] && reg_write_en_MEM && reg_dstM == reg1_srcE && reg_dstM != 0)
               op1_sel <= 2'd0;/*é€‰result_MEM*/
          
          /*åé¢çš„æŒ‡ä»¤ç”¨åˆ°äº†reg1 && å‰é¢çš„æŒ‡ä»¤è¦å†™å› && ä¸¤ä¸ªå¯„å­˜å™¨ä¸€æ ?*/
          else if (src_reg_en[1] && reg_write_en_WB && reg_dstW == reg1_srcE && reg_dstW != 0) op1_sel <= 2'd1;

          else if (src_reg_en[1] && alu_src1 == 0) op1_sel <= 2'd3;
          else if (!src_reg_en[1] && alu_src1 == 1) op1_sel <= 2'd2;  
     end
   
     always@ (*) begin
          if (src_reg_en[0] && reg_write_en_MEM && reg_dstM == reg2_srcE && reg_dstM != 0) op2_sel <= 2'd0;
          else if (src_reg_en[0] && reg_write_en_WB && reg_dstW == reg2_srcE && reg_dstW != 0) op2_sel <= 2'd1;
          else if (src_reg_en[0] && alu_src2 == 0) op2_sel <= 2'd3;
          else if (!src_reg_en[0] && alu_src2 == 1) op2_sel <= 2'd3;
          else if (!src_reg_en[0] && alu_src2 == 2) op2_sel <= 2'd2;
     end
   
     always@ (*) begin
        if (reg_write_en_MEM && reg_dstM == reg2_srcE && reg_dstM != 0) reg2_sel <= 2'd0;
        else if (reg_write_en_WB && reg_dstW == reg2_srcE && reg_dstW != 0) reg2_sel <= 2'd1;
        else reg2_sel <= 2'd2;
     end

     always@ (*) begin
          if(src_reg_en[1] && reg_write_en_MEM && reg_dstM == reg1_srcE && reg_dstM != 0)
               CSR_op2_sel <= 2'd0;
          else if (src_reg_en[1] && reg_write_en_WB && reg_dstW == reg1_srcE && reg_dstW != 0)
               CSR_op2_sel <= 2'd1;
          else if (CSR_type == 1) CSR_op2_sel <= 2'd2;
          else if (CSR_type == 0) CSR_op2_sel <= 2'd3;
     end
   
   always@(*) begin
        if (rst) begin
            BufferWrite <= 1'b0;
            BufferDelete <= 1'b0;
        end
        else begin
            if (BTB_hit == 0 && IsBr == 1 && br == 1) BufferWrite <= 1'b1;
            else BufferWrite <= 1'b0;
            
            if (BTB_hit == 1 && IsBr == 1 && br == 0) BufferDelete <= 1'b1;
            else BufferDelete <= 1'b0; 
        end
   end
   
endmodule