#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Dec 11 12:00:41 2015
# Process ID: 7852
# Log file: C:/Work/TDC_64/V7_20151114_hixfer_2/V7_20151114_hixfer_2.runs/synth_2/tdc_front_top.vds
# Journal file: C:/Work/TDC_64/V7_20151114_hixfer_2/V7_20151114_hixfer_2.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source tdc_front_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Work/TDC_64/V7_2015114_1/V7_2015114_1.ipdefs/axi4lite_gp_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Work/TDC_64/V7_2015114_1/V7_2015114_1.ipdefs/gen_test_pulse_lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Work/TDC_64/V7_2015114_1/V7_2015114_1.ipdefs/regfiles_lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Work/TDC_64/V7_2015114_1/V7_2015114_1.ipdefs/tdc_calib_capture_lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Work/TDC_64/V7_2015114_1/V7_2015114_1.ipdefs/fifo2ddr_v1_0_project'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 334.969 ; gain = 111.785
Command: synth_design -top tdc_front_top -part xc7vx485tffg1761-2 -fanout_limit 50 -keep_equivalent_registers
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2015.07' and will expire in -133 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-2507] parameter declaration becomes local in gen_test_pulse_lite_v1_0_S00_AXI with formal parameter declaration list [c:/Work/TDC_64/V7_20151114_hixfer_2/V7_20151114_hixfer_2.srcs/sources_1/ipshared/fedadesign.com/gen_test_pulse_lite_v1_0/23027819/hdl/gen_test_pulse_lite_v1_0_S00_AXI.v:527]
WARNING: [Synth 8-2507] parameter declaration becomes local in gen_test_pulse_lite_v1_0_S00_AXI with formal parameter declaration list [c:/Work/TDC_64/V7_20151114_hixfer_2/V7_20151114_hixfer_2.srcs/sources_1/ipshared/fedadesign.com/gen_test_pulse_lite_v1_0/23027819/hdl/gen_test_pulse_lite_v1_0_S00_AXI.v:528]
WARNING: [Synth 8-2507] parameter declaration becomes local in gen_test_pulse_lite_v1_0_S00_AXI with formal parameter declaration list [c:/Work/TDC_64/V7_20151114_hixfer_2/V7_20151114_hixfer_2.srcs/sources_1/ipshared/fedadesign.com/gen_test_pulse_lite_v1_0/23027819/hdl/gen_test_pulse_lite_v1_0_S00_AXI.v:529]
WARNING: [Synth 8-2507] parameter declaration becomes local in gen_test_pulse_lite_v1_0_S00_AXI with formal parameter declaration list [c:/Work/TDC_64/V7_20151114_hixfer_2/V7_20151114_hixfer_2.srcs/sources_1/ipshared/fedadesign.com/gen_test_pulse_lite_v1_0/23027819/hdl/gen_test_pulse_lite_v1_0_S00_AXI.v:530]
WARNING: [Synth 8-2507] parameter declaration becomes local in high_speed_trans with formal parameter declaration list [C:/Work/TDC_64/V7_20151114_hixfer_2/V7_20151114_hixfer_2.srcs/sources_1/imports/high_speed_trans.v:67]
WARNING: [Synth 8-2306] macro UNPACK_ARRAY redefined [C:/Work/TDC_64/V7_20151114_hixfer_2/V7_20151114_hixfer_2.srcs/sources_1/imports/tdc_front_top.v:5]
WARNING: [Synth 8-976] ui_clk has already been declared [C:/Work/TDC_64/V7_20151114_hixfer_2/V7_20151114_hixfer_2.srcs/sources_1/imports/tdc_front_top.v:169]
WARNING: [Synth 8-2654] second declaration of ui_clk ignored [C:/Work/TDC_64/V7_20151114_hixfer_2/V7_20151114_hixfer_2.srcs/sources_1/imports/tdc_front_top.v:169]
INFO: [Synth 8-994] ui_clk is declared here [C:/Work/TDC_64/V7_20151114_hixfer_2/V7_20151114_hixfer_2.srcs/sources_1/imports/tdc_front_top.v:149]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 407.484 ; gain = 223.570
---------------------------------------------------------------------------------
