

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:40:37 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.367 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       14|       14| 70.000 ns | 70.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_16_6_s_fu_269  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_274  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_279  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_284  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_289  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_294  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_299  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_304  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_309  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_314  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_319  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_324  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_329  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_334  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_339  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_344  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_349  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     27|        -|        -|    -|
|Expression           |        -|     31|        0|     1582|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     34|     9350|    56576|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     2011|      192|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     92|    11361|    58386|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      4|        1|       14|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      1|    ~0   |        4|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |grp_generic_sincos_16_6_s_fu_269  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_274  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_279  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_284  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_289  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_294  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_299  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_304  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_309  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_314  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_319  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_324  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_329  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_334  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_339  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_344  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    |grp_generic_sincos_16_6_s_fu_349  |generic_sincos_16_6_s  |        0|      2|  550|  3328|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |Total                             |                       |        0|     34| 9350| 56576|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +------------------------------------------------------+--------------------------------------------------+---------------------+
    |                       Instance                       |                      Module                      |      Expression     |
    +------------------------------------------------------+--------------------------------------------------+---------------------+
    |myproject_am_addmul_12s_11s_13s_26_1_1_U22            |myproject_am_addmul_12s_11s_13s_26_1_1            |    (i0 + i1) * i2   |
    |myproject_ama_addmuladd_12s_12s_9ns_16s_21_1_1_U26    |myproject_ama_addmuladd_12s_12s_9ns_16s_21_1_1    | (i0 + i1) * i2 + i3 |
    |myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1_U15  |myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1  | (i0 - i1) * i2 + i3 |
    |myproject_mac_muladd_12s_10ns_18s_21_1_1_U23          |myproject_mac_muladd_12s_10ns_18s_21_1_1          |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_12s_19s_24_1_1_U21           |myproject_mac_muladd_12s_12s_19s_24_1_1           |     i0 * i0 + i1    |
    |myproject_mac_muladd_12s_12s_23s_24_1_1_U29           |myproject_mac_muladd_12s_12s_23s_24_1_1           |     i0 + i1 * i1    |
    |myproject_mac_muladd_12s_12s_27s_28_1_1_U27           |myproject_mac_muladd_12s_12s_27s_28_1_1           |     i0 + i1 * i1    |
    |myproject_mac_muladd_12s_8ns_23s_23_1_1_U25           |myproject_mac_muladd_12s_8ns_23s_23_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_16s_11ns_22ns_26_1_1_U8          |myproject_mac_muladd_16s_11ns_22ns_26_1_1         |     i0 * i1 + i2    |
    |myproject_mac_muladd_16s_11ns_26s_26_1_1_U18          |myproject_mac_muladd_16s_11ns_26s_26_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_16s_11s_26ns_26_1_1_U9           |myproject_mac_muladd_16s_11s_26ns_26_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_16s_16s_21s_26_1_1_U14           |myproject_mac_muladd_16s_16s_21s_26_1_1           |     i0 * i0 + i1    |
    |myproject_mul_mul_12s_11ns_22_1_1_U31                 |myproject_mul_mul_12s_11ns_22_1_1                 |       i0 * i1       |
    |myproject_mul_mul_12s_11ns_22_1_1_U33                 |myproject_mul_mul_12s_11ns_22_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_10s_25_1_1_U28                  |myproject_mul_mul_16s_10s_25_1_1                  |       i0 * i1       |
    |myproject_mul_mul_16s_11ns_26_1_1_U30                 |myproject_mul_mul_16s_11ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_11ns_27_1_1_U24                 |myproject_mul_mul_16s_11ns_27_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_11s_26_1_1_U17                  |myproject_mul_mul_16s_11s_26_1_1                  |       i0 * i1       |
    |myproject_mul_mul_16s_13ns_26_1_1_U12                 |myproject_mul_mul_16s_13ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_14ns_26_1_1_U13                 |myproject_mul_mul_16s_14ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_16s_26_1_1_U11                  |myproject_mul_mul_16s_16s_26_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U7                   |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U10                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_8ns_23_1_1_U19                  |myproject_mul_mul_16s_8ns_23_1_1                  |       i0 * i1       |
    |myproject_mul_mul_16s_9ns_25_1_1_U16                  |myproject_mul_mul_16s_9ns_25_1_1                  |       i0 * i1       |
    |myproject_mul_mul_17s_17s_32_1_1_U20                  |myproject_mul_mul_17s_17s_32_1_1                  |       i0 * i1       |
    |myproject_mul_mul_24s_14s_38_1_1_U32                  |myproject_mul_mul_24s_14s_38_1_1                  |       i0 * i1       |
    +------------------------------------------------------+--------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_3_fu_1078_p2                |     *    |      3|  0|  21|          48|          12|
    |mul_ln1192_4_fu_971_p2                 |     *    |      2|  0|  45|          23|          27|
    |mul_ln1192_6_fu_1000_p2                |     *    |      2|  0|  40|          28|          21|
    |mul_ln1192_8_fu_1219_p2                |     *    |      2|  0|  26|          38|          12|
    |mul_ln1192_fu_592_p2                   |     *    |      2|  0|  20|          32|          16|
    |mul_ln700_1_fu_500_p2                  |     *    |      2|  0|  20|          32|          12|
    |mul_ln700_fu_1066_p2                   |     *    |      3|  0|  39|          61|          17|
    |r_V_10_fu_701_p2                       |     *    |      2|  0|  45|          27|          27|
    |r_V_21_fu_568_p2                       |     *    |      2|  0|  50|          26|          26|
    |r_V_27_fu_729_p2                       |     *    |      3|  0|  29|          52|          12|
    |r_V_2_fu_925_p2                        |     *    |      3|  0|  27|          39|          24|
    |r_V_32_fu_679_p2                       |     *    |      3|  0|  28|          51|          13|
    |r_V_7_fu_956_p2                        |     *    |      2|  0|  50|          26|          22|
    |add_ln1192_16_fu_1091_p2               |     +    |      0|  0|  26|          46|          46|
    |add_ln1192_17_fu_1110_p2               |     +    |      0|  0|  26|          46|          46|
    |add_ln1192_19_fu_1191_p2               |     +    |      0|  0|  26|          46|          46|
    |add_ln1192_28_fu_548_p2                |     +    |      0|  0|  26|          26|          26|
    |add_ln1192_30_fu_542_p2                |     +    |      0|  0|  26|          26|          22|
    |add_ln1192_7_fu_466_p2                 |     +    |      0|  0|  33|          26|          19|
    |add_ln1192_8_fu_454_p2                 |     +    |      0|  0|  33|          26|          26|
    |add_ln1192_9_fu_823_p2                 |     +    |      0|  0|  26|          22|          22|
    |add_ln1192_fu_944_p2                   |     +    |      0|  0|  26|          17|          12|
    |add_ln700_fu_513_p2                    |     +    |      0|  0|  26|          36|          36|
    |grp_generic_sincos_16_6_s_fu_304_in_V  |     +    |      0|  0|  23|          16|          11|
    |grp_generic_sincos_16_6_s_fu_314_in_V  |     +    |      0|  0|  23|          16|          16|
    |grp_generic_sincos_16_6_s_fu_339_in_V  |     +    |      0|  0|  23|          16|          11|
    |r_V_25_fu_810_p2                       |     +    |      0|  0|  26|          22|          22|
    |ret_V_1_fu_912_p2                      |     +    |      0|  0|  26|          39|          29|
    |ret_V_23_fu_882_p2                     |     +    |      0|  0|  26|          28|          23|
    |ret_V_29_fu_1119_p2                    |     +    |      0|  0|  21|          14|           8|
    |ret_V_32_fu_605_p2                     |     +    |      0|  0|  43|          36|          36|
    |ret_V_34_fu_711_p2                     |     +    |      0|  0|  33|          26|          20|
    |ret_V_36_fu_633_p2                     |     +    |      0|  0|  26|          26|          22|
    |ret_V_37_fu_1160_p2                    |     +    |      0|  0|  63|          56|          51|
    |ret_V_38_fu_482_p2                     |     +    |      0|  0|  33|          26|          22|
    |ret_V_40_fu_1196_p2                    |     +    |      0|  0|  26|          46|          41|
    |ret_V_41_fu_526_p2                     |     +    |      0|  0|  26|          36|          36|
    |ret_V_43_fu_844_p2                     |     +    |      0|  0|  24|          17|          17|
    |ret_V_45_fu_877_p2                     |     +    |      0|  0|  26|          28|          28|
    |ret_V_46_fu_1006_p2                    |     +    |      0|  0|  53|          46|          41|
    |ret_V_49_fu_1225_p2                    |     +    |      0|  0|  53|          46|          41|
    |ret_V_8_fu_779_p2                      |     +    |      0|  0|  20|          13|          12|
    |ret_V_fu_757_p2                        |     +    |      0|  0|  24|          17|          11|
    |r_V_30_fu_1026_p2                      |     -    |      0|  0|  20|           1|          13|
    |ret_V_33_fu_938_p2                     |     -    |      0|  0|  26|          17|          17|
    |ret_V_35_fu_1144_p2                    |     -    |      0|  0|  73|          66|          66|
    |ret_V_48_fu_1054_p2                    |     -    |      0|  0|  20|          13|          13|
    |sub_ln1192_1_fu_988_p2                 |     -    |      0|  0|  53|          46|          46|
    |sub_ln1192_fu_628_p2                   |     -    |      0|  0|  26|          26|          26|
    |sub_ln1193_fu_906_p2                   |     -    |      0|  0|  26|          39|          39|
    |ap_block_pp0_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |     31|  0|1582|        1581|        1264|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  256|        512|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  259|        518|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |add_ln1192_17_reg_1735                  |   46|   0|   46|          0|
    |add_ln1192_8_reg_1523                   |   26|   0|   26|          0|
    |add_ln1192_9_reg_1654                   |   22|   0|   22|          0|
    |add_ln1192_reg_1695                     |   17|   0|   17|          0|
    |ap_CS_fsm                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |    1|   0|    1|          0|
    |lhs_V_5_reg_1568                        |   17|   0|   17|          0|
    |mul_ln1118_reg_1638                     |   32|   0|   32|          0|
    |mul_ln1192_1_reg_1598                   |   26|   0|   26|          0|
    |mul_ln1192_3_reg_1730                   |   56|   0|   56|          0|
    |mul_ln700_reg_1725                      |   66|   0|   66|          0|
    |mul_ln703_1_reg_1628                    |   23|   0|   23|          0|
    |outsin_V_13_reg_1633                    |   12|   0|   12|          0|
    |outsin_V_13_reg_1633_pp0_iter11_reg     |   12|   0|   12|          0|
    |outsin_V_16_reg_1745                    |   12|   0|   12|          0|
    |outsin_V_24_reg_1685                    |   12|   0|   12|          0|
    |outsin_V_6_reg_1659                     |   12|   0|   12|          0|
    |outsin_V_6_reg_1659_pp0_iter12_reg      |   12|   0|   12|          0|
    |p_Val2_13_reg_1449                      |   16|   0|   16|          0|
    |p_Val2_13_reg_1449_pp0_iter1_reg        |   16|   0|   16|          0|
    |p_Val2_1_reg_1458                       |   16|   0|   16|          0|
    |p_Val2_4_reg_1472                       |   16|   0|   16|          0|
    |p_Val2_5_reg_1478                       |   16|   0|   16|          0|
    |p_Val2_s_reg_1441                       |   16|   0|   16|          0|
    |r_V_10_reg_1603                         |   52|   0|   52|          0|
    |r_V_13_reg_1497                         |   32|   0|   32|          0|
    |r_V_21_reg_1548                         |   51|   0|   51|          0|
    |r_V_23_reg_1740                         |   38|   0|   38|          0|
    |r_V_2_reg_1690                          |   61|   0|   61|          0|
    |r_V_4_reg_1512                          |   32|   0|   32|          0|
    |r_V_5_reg_1649                          |   26|   0|   26|          0|
    |r_V_7_reg_1700                          |   48|   0|   48|          0|
    |r_V_8_reg_1665                          |   27|   0|   27|          0|
    |ret_V_13_reg_1670                       |   23|   0|   23|          0|
    |ret_V_15_reg_1573                       |   27|   0|   27|          0|
    |ret_V_19_reg_1675                       |   21|   0|   21|          0|
    |ret_V_23_reg_1680                       |   28|   0|   28|          0|
    |ret_V_25_reg_1715                       |   24|   0|   24|          0|
    |ret_V_26_reg_1502                       |   26|   0|   26|          0|
    |ret_V_3_reg_1644                        |   24|   0|   24|          0|
    |ret_V_48_reg_1720                       |   13|   0|   13|          0|
    |sext_ln727_reg_1467                     |   26|   0|   26|          0|
    |sext_ln728_1_reg_1517                   |   26|   0|   26|          0|
    |sub_ln1192_1_reg_1705                   |   46|   0|   46|          0|
    |tmp_7_reg_1492                          |   15|   0|   15|          0|
    |trunc_ln708_10_reg_1710                 |   16|   0|   16|          0|
    |trunc_ln708_10_reg_1710_pp0_iter13_reg  |   16|   0|   16|          0|
    |trunc_ln708_11_reg_1588                 |   15|   0|   15|          0|
    |trunc_ln708_13_reg_1593                 |   16|   0|   16|          0|
    |trunc_ln708_14_reg_1553                 |   16|   0|   16|          0|
    |trunc_ln708_1_reg_1558                  |   16|   0|   16|          0|
    |trunc_ln708_2_reg_1613                  |   16|   0|   16|          0|
    |trunc_ln708_5_reg_1528                  |   15|   0|   16|          1|
    |trunc_ln708_7_reg_1533                  |   16|   0|   16|          0|
    |trunc_ln708_8_reg_1618                  |   16|   0|   16|          0|
    |trunc_ln708_s_reg_1538                  |   16|   0|   16|          0|
    |trunc_ln_reg_1507                       |   16|   0|   16|          0|
    |x_V_ap_vld_preg                         |    1|   0|    1|          0|
    |x_V_preg                                |  256|   0|  256|          0|
    |lhs_V_5_reg_1568                        |   64|  32|   17|          0|
    |p_Val2_1_reg_1458                       |   64|  32|   16|          0|
    |p_Val2_4_reg_1472                       |   64|  32|   16|          0|
    |p_Val2_5_reg_1478                       |   64|  32|   16|          0|
    |p_Val2_s_reg_1441                       |   64|  32|   16|          0|
    |sext_ln728_1_reg_1517                   |   64|  32|   26|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   | 2011| 192| 1735|          1|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  256|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   16|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   16|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   16|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   16|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   16|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_V_read = call i256 @_ssdm_op_Read.ap_vld.i256P(i256* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 16 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_s = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 32, i32 47)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 48, i32 63)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 224, i32 239)" [firmware/myproject.cpp:50]   --->   Operation 19 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %p_Val2_1 to i26" [firmware/myproject.cpp:50]   --->   Operation 20 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 64, i32 79)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 240, i32 255)" [firmware/myproject.cpp:50]   --->   Operation 22 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_7 = call i15 @_ssdm_op_PartSelect.i15.i256.i32.i32(i256 %x_V_read, i32 48, i32 62)" [firmware/myproject.cpp:51]   --->   Operation 23 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_12 = sext i16 %p_Val2_1 to i32" [firmware/myproject.cpp:52]   --->   Operation 24 'sext' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_13 = mul nsw i32 %r_V_12, %r_V_12" [firmware/myproject.cpp:53]   --->   Operation 25 'mul' 'r_V_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.49ns) (grouped into DSP with root node ret_V_26)   --->   "%mul_ln703_2 = mul i26 %sext_ln727, 955" [firmware/myproject.cpp:54]   --->   Operation 26 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_26 = add i26 %mul_ln703_2, 1048576" [firmware/myproject.cpp:54]   --->   Operation 27 'add' 'ret_V_26' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.27>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %p_Val2_13 to i26" [firmware/myproject.cpp:53]   --->   Operation 28 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_1, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 29 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.49ns) (grouped into DSP with root node ret_V_31)   --->   "%mul_ln1193 = mul i26 %sext_ln728, -639" [firmware/myproject.cpp:50]   --->   Operation 30 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_31 = add i26 %lhs_V_1, %mul_ln1193" [firmware/myproject.cpp:50]   --->   Operation 31 'add' 'ret_V_31' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_31, i32 10, i32 25)" [firmware/myproject.cpp:50]   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_V_3 = sext i16 %p_Val2_4 to i32" [firmware/myproject.cpp:50]   --->   Operation 33 'sext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul nsw i32 %r_V_3, %r_V_3" [firmware/myproject.cpp:50]   --->   Operation 34 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i16 %p_Val2_s to i26" [firmware/myproject.cpp:52]   --->   Operation 35 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_5, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 36 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_5 = mul i26 %sext_ln728_1, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 37 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.84ns)   --->   "%add_ln1192_8 = add i26 %lhs_V_3, %mul_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 38 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = call i26 @_ssdm_op_BitConcatenate.i26.i15.i11(i15 %tmp_7, i11 0)" [firmware/myproject.cpp:51]   --->   Operation 39 'bitconcatenate' 'trunc_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.84ns)   --->   "%add_ln1192_7 = add i26 %trunc_ln1118_1, -216064" [firmware/myproject.cpp:51]   --->   Operation 40 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_7, i32 10, i32 25)" [firmware/myproject.cpp:51]   --->   Operation 41 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.84ns)   --->   "%ret_V_38 = add i26 %mul_ln1192_5, -1156096" [firmware/myproject.cpp:52]   --->   Operation 42 'add' 'ret_V_38' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_38, i32 10, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 43 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i32 %r_V_13 to i36" [firmware/myproject.cpp:53]   --->   Operation 44 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.17ns)   --->   "%mul_ln700_1 = mul i36 %sext_ln700_2, 3360" [firmware/myproject.cpp:53]   --->   Operation 45 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_2 = mul i26 %sext_ln727, 3360" [firmware/myproject.cpp:53]   --->   Operation 46 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1 = call i36 @_ssdm_op_BitConcatenate.i36.i26.i10(i26 %mul_ln700_2, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 47 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i36 %shl_ln1, %mul_ln700_1" [firmware/myproject.cpp:53]   --->   Operation 48 'add' 'add_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_4 = mul i26 %sext_ln728, 6720" [firmware/myproject.cpp:53]   --->   Operation 49 'mul' 'mul_ln728_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i36 @_ssdm_op_BitConcatenate.i36.i26.i10(i26 %mul_ln728_4, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 50 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%ret_V_41 = add i36 %rhs_V_5, %add_ln700" [firmware/myproject.cpp:53]   --->   Operation 51 'add' 'ret_V_41' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_41, i32 20, i32 35)" [firmware/myproject.cpp:53]   --->   Operation 52 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_30 = add i26 %trunc_ln1118_1, -1774592" [firmware/myproject.cpp:54]   --->   Operation 53 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i26 %add_ln1192_30, %lhs_V_1" [firmware/myproject.cpp:54]   --->   Operation 54 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_28, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 55 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [10/10] (3.56ns)   --->   "%outsin_V_13 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 56 'call' 'outsin_V_13' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i26 %ret_V_26 to i51" [firmware/myproject.cpp:54]   --->   Operation 57 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.73ns)   --->   "%r_V_21 = mul i51 %sext_ln1116_7, %sext_ln1116_7" [firmware/myproject.cpp:54]   --->   Operation 58 'mul' 'r_V_21' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.49ns) (grouped into DSP with root node ret_V_47)   --->   "%mul_ln1192_7 = mul i26 %sext_ln728, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 59 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_47 = add i26 %mul_ln1192_7, -539648" [firmware/myproject.cpp:54]   --->   Operation 60 'add' 'ret_V_47' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_47, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 61 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.36>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i16 %p_Val2_13 to i17" [firmware/myproject.cpp:50]   --->   Operation 62 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [10/10] (3.56ns)   --->   "%outsin_V = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 63 'call' 'outsin_V' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %p_Val2_s to i36" [firmware/myproject.cpp:50]   --->   Operation 64 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i32 %r_V_4 to i36" [firmware/myproject.cpp:50]   --->   Operation 65 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (3.17ns)   --->   "%mul_ln1192 = mul i36 %sext_ln1192_1, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 66 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %p_Val2_5, i20 0)" [firmware/myproject.cpp:50]   --->   Operation 67 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.92ns)   --->   "%ret_V_32 = add i36 %lhs_V_2, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 68 'add' 'ret_V_32' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_32, i32 20, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 69 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [10/10] (3.56ns)   --->   "%outsin_V_19 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 70 'call' 'outsin_V_19' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_13, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 71 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i26 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 72 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_36 = add i26 %sub_ln1192, -1630208" [firmware/myproject.cpp:51]   --->   Operation 73 'add' 'ret_V_36' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_36, i32 10, i32 25)" [firmware/myproject.cpp:51]   --->   Operation 74 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [10/10] (3.56ns)   --->   "%outsin_V_20 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 75 'call' 'outsin_V_20' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %p_Val2_5 to i25" [firmware/myproject.cpp:51]   --->   Operation 76 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [10/10] (3.56ns)   --->   "%outsin_V_5 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 77 'call' 'outsin_V_5' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 78 [10/10] (3.56ns)   --->   "%outsin_V_6 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 78 'call' 'outsin_V_6' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [10/10] (3.56ns)   --->   "%outsin_V_7 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 79 'call' 'outsin_V_7' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i16 %p_Val2_1 to i17" [firmware/myproject.cpp:52]   --->   Operation 80 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into DSP with root node ret_V_15)   --->   "%sub_ln1193_2 = sub i17 %lhs_V_5, %sext_ln1265" [firmware/myproject.cpp:52]   --->   Operation 81 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into DSP with root node ret_V_15)   --->   "%sext_ln1193_1 = sext i17 %sub_ln1193_2 to i27" [firmware/myproject.cpp:52]   --->   Operation 82 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.49ns) (grouped into DSP with root node ret_V_15)   --->   "%ret_V_39 = mul i27 %sext_ln1193_1, 653" [firmware/myproject.cpp:52]   --->   Operation 83 'mul' 'ret_V_39' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_15 = add i27 %ret_V_39, 1048576" [firmware/myproject.cpp:52]   --->   Operation 84 'add' 'ret_V_15' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.78ns)   --->   "%add_ln703 = add i16 %p_Val2_13, -714" [firmware/myproject.cpp:53]   --->   Operation 85 'add' 'add_ln703' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [10/10] (3.56ns)   --->   "%outsin_V_9 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 86 'call' 'outsin_V_9' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 87 [10/10] (3.56ns)   --->   "%outsin_V_10 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 87 'call' 'outsin_V_10' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln703_1 = add i16 %p_Val2_13, %p_Val2_5" [firmware/myproject.cpp:53]   --->   Operation 88 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [10/10] (3.56ns)   --->   "%outsin_V_21 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 89 'call' 'outsin_V_21' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 90 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_29 = mul i25 %sext_ln1118_4, 241" [firmware/myproject.cpp:54]   --->   Operation 90 'mul' 'r_V_29' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_29, i32 10, i32 24)" [firmware/myproject.cpp:54]   --->   Operation 91 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [9/10] (4.36ns)   --->   "%outsin_V_13 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 92 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i51 %r_V_21 to i56" [firmware/myproject.cpp:54]   --->   Operation 93 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.74ns)   --->   "%r_V_32 = mul i56 %sext_ln1118_15, 4701" [firmware/myproject.cpp:54]   --->   Operation 94 'mul' 'r_V_32' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %r_V_32, i32 40, i32 55)" [firmware/myproject.cpp:54]   --->   Operation 95 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [10/10] (3.56ns)   --->   "%outsin_V_24 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 96 'call' 'outsin_V_24' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.36>
ST_4 : Operation 97 [9/10] (4.36ns)   --->   "%outsin_V = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 97 'call' 'outsin_V' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 98 [10/10] (3.56ns)   --->   "%outsin_V_17 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 98 'call' 'outsin_V_17' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i16 %p_Val2_5 to i26" [firmware/myproject.cpp:50]   --->   Operation 99 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i26 %sext_ln1192_4, -798" [firmware/myproject.cpp:50]   --->   Operation 100 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [9/10] (4.36ns)   --->   "%outsin_V_19 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 101 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 102 [9/10] (4.36ns)   --->   "%outsin_V_20 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 102 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 103 [9/10] (4.36ns)   --->   "%outsin_V_5 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 103 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 104 [9/10] (4.36ns)   --->   "%outsin_V_6 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 104 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 105 [9/10] (4.36ns)   --->   "%outsin_V_7 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 105 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i27 %ret_V_15 to i52" [firmware/myproject.cpp:52]   --->   Operation 106 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (2.80ns)   --->   "%r_V_10 = mul i52 %sext_ln1116_4, %sext_ln1116_4" [firmware/myproject.cpp:52]   --->   Operation 107 'mul' 'r_V_10' <Predicate = true> <Delay = 2.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [9/10] (4.36ns)   --->   "%outsin_V_9 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 108 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [9/10] (4.36ns)   --->   "%outsin_V_10 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 109 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 110 [9/10] (4.36ns)   --->   "%outsin_V_21 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 110 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i15 %trunc_ln708_11 to i16" [firmware/myproject.cpp:54]   --->   Operation 111 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [10/10] (3.56ns)   --->   "%outsin_V_22 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 112 'call' 'outsin_V_22' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 113 [8/10] (4.36ns)   --->   "%outsin_V_13 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 113 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 114 [10/10] (3.56ns)   --->   "%outsin_V_23 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 114 'call' 'outsin_V_23' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [9/10] (4.36ns)   --->   "%outsin_V_24 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 115 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.36>
ST_5 : Operation 116 [8/10] (4.36ns)   --->   "%outsin_V = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 116 'call' 'outsin_V' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 117 [9/10] (4.36ns)   --->   "%outsin_V_17 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 117 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 118 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_2 = mul i26 %sext_ln728_1, 798" [firmware/myproject.cpp:50]   --->   Operation 118 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i26 %mul_ln1192_1, %mul_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 119 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (0.84ns)   --->   "%ret_V_34 = add i26 %add_ln1192_4, 809984" [firmware/myproject.cpp:50]   --->   Operation 120 'add' 'ret_V_34' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_34, i32 10, i32 25)" [firmware/myproject.cpp:50]   --->   Operation 121 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [8/10] (4.36ns)   --->   "%outsin_V_19 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 122 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 123 [8/10] (4.36ns)   --->   "%outsin_V_20 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 123 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 124 [8/10] (4.36ns)   --->   "%outsin_V_5 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 124 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 125 [8/10] (4.36ns)   --->   "%outsin_V_6 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 125 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 126 [8/10] (4.36ns)   --->   "%outsin_V_7 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 126 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i52 %r_V_10 to i56" [firmware/myproject.cpp:52]   --->   Operation 127 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (3.75ns)   --->   "%r_V_27 = mul i56 %sext_ln1118_13, 2510" [firmware/myproject.cpp:52]   --->   Operation 128 'mul' 'r_V_27' <Predicate = true> <Delay = 3.75> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %r_V_27, i32 40, i32 55)" [firmware/myproject.cpp:52]   --->   Operation 129 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [8/10] (4.36ns)   --->   "%outsin_V_9 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 130 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 131 [8/10] (4.36ns)   --->   "%outsin_V_10 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 131 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 132 [8/10] (4.36ns)   --->   "%outsin_V_21 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 132 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [9/10] (4.36ns)   --->   "%outsin_V_22 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 133 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [7/10] (4.36ns)   --->   "%outsin_V_13 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 134 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [9/10] (4.36ns)   --->   "%outsin_V_23 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 135 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [8/10] (4.36ns)   --->   "%outsin_V_24 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 136 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [1/1] (0.78ns)   --->   "%add_ln703_2 = add i16 %p_Val2_1, 1508" [firmware/myproject.cpp:54]   --->   Operation 137 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [10/10] (3.56ns)   --->   "%outsin_V_16 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 138 'call' 'outsin_V_16' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.36>
ST_6 : Operation 139 [7/10] (4.36ns)   --->   "%outsin_V = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 139 'call' 'outsin_V' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 140 [8/10] (4.36ns)   --->   "%outsin_V_17 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 140 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 141 [10/10] (3.56ns)   --->   "%outsin_V_18 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 141 'call' 'outsin_V_18' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 142 [7/10] (4.36ns)   --->   "%outsin_V_19 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 142 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 143 [7/10] (4.36ns)   --->   "%outsin_V_20 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 143 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 144 [7/10] (4.36ns)   --->   "%outsin_V_5 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 144 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 145 [7/10] (4.36ns)   --->   "%outsin_V_6 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 145 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 146 [7/10] (4.36ns)   --->   "%outsin_V_7 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 146 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 147 [10/10] (3.56ns)   --->   "%outsin_V_8 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 147 'call' 'outsin_V_8' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 148 [7/10] (4.36ns)   --->   "%outsin_V_9 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 148 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 149 [7/10] (4.36ns)   --->   "%outsin_V_10 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 149 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 150 [7/10] (4.36ns)   --->   "%outsin_V_21 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 150 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 151 [8/10] (4.36ns)   --->   "%outsin_V_22 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 151 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [6/10] (4.36ns)   --->   "%outsin_V_13 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 152 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [8/10] (4.36ns)   --->   "%outsin_V_23 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 153 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 154 [7/10] (4.36ns)   --->   "%outsin_V_24 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 154 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 155 [9/10] (4.36ns)   --->   "%outsin_V_16 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 155 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.36>
ST_7 : Operation 156 [6/10] (4.36ns)   --->   "%outsin_V = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 156 'call' 'outsin_V' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 157 [7/10] (4.36ns)   --->   "%outsin_V_17 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 157 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 158 [9/10] (4.36ns)   --->   "%outsin_V_18 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 158 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 159 [6/10] (4.36ns)   --->   "%outsin_V_19 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 159 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 160 [6/10] (4.36ns)   --->   "%outsin_V_20 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 160 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 161 [6/10] (4.36ns)   --->   "%outsin_V_5 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 161 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 162 [6/10] (4.36ns)   --->   "%outsin_V_6 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 162 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 163 [6/10] (4.36ns)   --->   "%outsin_V_7 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 163 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 164 [9/10] (4.36ns)   --->   "%outsin_V_8 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 164 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 165 [6/10] (4.36ns)   --->   "%outsin_V_9 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 165 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 166 [6/10] (4.36ns)   --->   "%outsin_V_10 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 166 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 167 [6/10] (4.36ns)   --->   "%outsin_V_21 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 167 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 168 [7/10] (4.36ns)   --->   "%outsin_V_22 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 168 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 169 [5/10] (4.36ns)   --->   "%outsin_V_13 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 169 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 170 [7/10] (4.36ns)   --->   "%outsin_V_23 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 170 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 171 [6/10] (4.36ns)   --->   "%outsin_V_24 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 171 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 172 [8/10] (4.36ns)   --->   "%outsin_V_16 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 172 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.36>
ST_8 : Operation 173 [5/10] (4.36ns)   --->   "%outsin_V = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 173 'call' 'outsin_V' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 174 [6/10] (4.36ns)   --->   "%outsin_V_17 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 174 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 175 [8/10] (4.36ns)   --->   "%outsin_V_18 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 175 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 176 [5/10] (4.36ns)   --->   "%outsin_V_19 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 176 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 177 [5/10] (4.36ns)   --->   "%outsin_V_20 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 177 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 178 [5/10] (4.36ns)   --->   "%outsin_V_5 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 178 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 179 [5/10] (4.36ns)   --->   "%outsin_V_6 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 179 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 180 [5/10] (4.36ns)   --->   "%outsin_V_7 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 180 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 181 [8/10] (4.36ns)   --->   "%outsin_V_8 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 181 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [5/10] (4.36ns)   --->   "%outsin_V_9 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 182 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [5/10] (4.36ns)   --->   "%outsin_V_10 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 183 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 184 [5/10] (4.36ns)   --->   "%outsin_V_21 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 184 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 185 [6/10] (4.36ns)   --->   "%outsin_V_22 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 185 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [4/10] (4.36ns)   --->   "%outsin_V_13 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 186 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 187 [6/10] (4.36ns)   --->   "%outsin_V_23 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 187 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 188 [5/10] (4.36ns)   --->   "%outsin_V_24 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 188 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 189 [7/10] (4.36ns)   --->   "%outsin_V_16 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 189 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.36>
ST_9 : Operation 190 [4/10] (4.36ns)   --->   "%outsin_V = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 190 'call' 'outsin_V' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 191 [5/10] (4.36ns)   --->   "%outsin_V_17 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 191 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 192 [7/10] (4.36ns)   --->   "%outsin_V_18 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 192 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 193 [4/10] (4.36ns)   --->   "%outsin_V_19 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 193 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 194 [4/10] (4.36ns)   --->   "%outsin_V_20 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 194 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 195 [4/10] (4.36ns)   --->   "%outsin_V_5 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 195 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 196 [4/10] (4.36ns)   --->   "%outsin_V_6 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 196 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 197 [4/10] (4.36ns)   --->   "%outsin_V_7 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 197 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 198 [7/10] (4.36ns)   --->   "%outsin_V_8 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 198 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 199 [4/10] (4.36ns)   --->   "%outsin_V_9 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 199 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 200 [4/10] (4.36ns)   --->   "%outsin_V_10 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 200 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 201 [4/10] (4.36ns)   --->   "%outsin_V_21 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 201 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 202 [5/10] (4.36ns)   --->   "%outsin_V_22 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 202 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 203 [3/10] (4.36ns)   --->   "%outsin_V_13 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 203 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 204 [5/10] (4.36ns)   --->   "%outsin_V_23 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 204 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 205 [4/10] (4.36ns)   --->   "%outsin_V_24 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 205 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 206 [6/10] (4.36ns)   --->   "%outsin_V_16 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 206 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.36>
ST_10 : Operation 207 [3/10] (4.36ns)   --->   "%outsin_V = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 207 'call' 'outsin_V' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 208 [4/10] (4.36ns)   --->   "%outsin_V_17 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 208 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 209 [6/10] (4.36ns)   --->   "%outsin_V_18 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 209 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 210 [3/10] (4.36ns)   --->   "%outsin_V_19 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 210 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 211 [3/10] (4.36ns)   --->   "%outsin_V_20 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 211 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 212 [3/10] (4.36ns)   --->   "%outsin_V_5 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 212 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 213 [3/10] (4.36ns)   --->   "%outsin_V_6 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 213 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 214 [3/10] (4.36ns)   --->   "%outsin_V_7 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 214 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 215 [6/10] (4.36ns)   --->   "%outsin_V_8 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 215 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 216 [3/10] (4.36ns)   --->   "%outsin_V_9 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 216 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 217 [3/10] (4.36ns)   --->   "%outsin_V_10 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 217 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 218 [3/10] (4.36ns)   --->   "%outsin_V_21 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 218 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 219 [4/10] (4.36ns)   --->   "%outsin_V_22 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 219 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 220 [2/10] (4.36ns)   --->   "%outsin_V_13 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 220 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 221 [4/10] (4.36ns)   --->   "%outsin_V_23 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 221 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 222 [3/10] (4.36ns)   --->   "%outsin_V_24 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 222 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 223 [5/10] (4.36ns)   --->   "%outsin_V_16 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 223 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.36>
ST_11 : Operation 224 [2/10] (4.36ns)   --->   "%outsin_V = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 224 'call' 'outsin_V' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 225 [3/10] (4.36ns)   --->   "%outsin_V_17 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 225 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 226 [5/10] (4.36ns)   --->   "%outsin_V_18 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 226 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 227 [2/10] (4.36ns)   --->   "%outsin_V_19 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 227 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 228 [2/10] (4.36ns)   --->   "%outsin_V_20 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 228 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %p_Val2_5 to i23" [firmware/myproject.cpp:52]   --->   Operation 229 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 230 [2/10] (4.36ns)   --->   "%outsin_V_5 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 230 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 231 [2/10] (4.36ns)   --->   "%outsin_V_6 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 231 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 232 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln703_1 = mul i23 %sext_ln703_2, 98" [firmware/myproject.cpp:52]   --->   Operation 232 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 233 [2/10] (4.36ns)   --->   "%outsin_V_7 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 233 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 234 [5/10] (4.36ns)   --->   "%outsin_V_8 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 234 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 235 [2/10] (4.36ns)   --->   "%outsin_V_9 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 235 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 236 [2/10] (4.36ns)   --->   "%outsin_V_10 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 236 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 237 [2/10] (4.36ns)   --->   "%outsin_V_21 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 237 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 238 [3/10] (4.36ns)   --->   "%outsin_V_22 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 238 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 239 [1/10] (1.04ns)   --->   "%outsin_V_13 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 239 'call' 'outsin_V_13' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 240 [3/10] (4.36ns)   --->   "%outsin_V_23 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 240 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 241 [2/10] (4.36ns)   --->   "%outsin_V_24 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 241 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 242 [4/10] (4.36ns)   --->   "%outsin_V_16 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 242 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.36>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [firmware/myproject.cpp:50]   --->   Operation 243 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.78ns)   --->   "%ret_V = add nsw i17 %lhs_V, -941" [firmware/myproject.cpp:50]   --->   Operation 244 'add' 'ret_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i17 %ret_V to i32" [firmware/myproject.cpp:50]   --->   Operation 245 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i17 %ret_V to i32" [firmware/myproject.cpp:50]   --->   Operation 246 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i32 %sext_ln1118_1, %sext_ln1118_8" [firmware/myproject.cpp:50]   --->   Operation 247 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 248 [1/10] (1.04ns)   --->   "%outsin_V = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 248 'call' 'outsin_V' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%r_V = sext i12 %outsin_V to i24" [firmware/myproject.cpp:50]   --->   Operation 249 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.49ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_24 = mul i24 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 250 'mul' 'r_V_24' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 251 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_3 = add i24 %r_V_24, -135168" [firmware/myproject.cpp:50]   --->   Operation 251 'add' 'ret_V_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 252 [2/10] (4.36ns)   --->   "%outsin_V_17 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 252 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 253 [4/10] (4.36ns)   --->   "%outsin_V_18 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 253 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 254 [1/10] (1.04ns)   --->   "%outsin_V_19 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 254 'call' 'outsin_V_19' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %outsin_V_19 to i13" [firmware/myproject.cpp:51]   --->   Operation 255 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.74ns)   --->   "%ret_V_8 = add i13 %sext_ln703, -1406" [firmware/myproject.cpp:51]   --->   Operation 256 'add' 'ret_V_8' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [1/10] (1.04ns)   --->   "%outsin_V_20 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 257 'call' 'outsin_V_20' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i12 %outsin_V_20 to i13" [firmware/myproject.cpp:51]   --->   Operation 258 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns) (grouped into DSP with root node r_V_5)   --->   "%ret_V_10 = add i13 %sext_ln703_1, -947" [firmware/myproject.cpp:51]   --->   Operation 259 'add' 'ret_V_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i13 %ret_V_8 to i26" [firmware/myproject.cpp:51]   --->   Operation 260 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns) (grouped into DSP with root node r_V_5)   --->   "%sext_ln1118_3 = sext i13 %ret_V_10 to i26" [firmware/myproject.cpp:51]   --->   Operation 261 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i26 %sext_ln1118_3, %sext_ln1116_2" [firmware/myproject.cpp:51]   --->   Operation 262 'mul' 'r_V_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i16 %p_Val2_5 to i27" [firmware/myproject.cpp:51]   --->   Operation 263 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %p_Val2_5 to i22" [firmware/myproject.cpp:51]   --->   Operation 264 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_5, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 265 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i21 %shl_ln1118_2 to i22" [firmware/myproject.cpp:51]   --->   Operation 266 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_25 = add i22 %sext_ln1118_7, %sext_ln1118_6" [firmware/myproject.cpp:51]   --->   Operation 267 'add' 'r_V_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 268 [1/10] (1.04ns)   --->   "%outsin_V_5 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 268 'call' 'outsin_V_5' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i12 %outsin_V_5 to i21" [firmware/myproject.cpp:51]   --->   Operation 269 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln703 = mul i21 %sext_ln703_3, 311" [firmware/myproject.cpp:51]   --->   Operation 270 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 271 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i21 %mul_ln703, -84992" [firmware/myproject.cpp:51]   --->   Operation 271 'add' 'add_ln1192_12' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i21 %add_ln1192_12 to i22" [firmware/myproject.cpp:51]   --->   Operation 272 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_9 = add i22 %sext_ln1192_5, %r_V_25" [firmware/myproject.cpp:51]   --->   Operation 273 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 274 [1/10] (1.04ns)   --->   "%outsin_V_6 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 274 'call' 'outsin_V_6' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 275 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_8 = mul i27 %sext_ln1118_5, 551" [firmware/myproject.cpp:52]   --->   Operation 275 'mul' 'r_V_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 276 [1/10] (1.04ns)   --->   "%outsin_V_7 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 276 'call' 'outsin_V_7' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i12 %outsin_V_7 to i20" [firmware/myproject.cpp:52]   --->   Operation 277 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.49ns) (grouped into DSP with root node ret_V_13)   --->   "%r_V_26 = mul i20 %sext_ln1118_10, 98" [firmware/myproject.cpp:52]   --->   Operation 278 'mul' 'r_V_26' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 279 [1/1] (0.00ns) (grouped into DSP with root node ret_V_13)   --->   "%sext_ln703_4 = sext i20 %r_V_26 to i23" [firmware/myproject.cpp:52]   --->   Operation 279 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_13 = add i23 %mul_ln703_1, %sext_ln703_4" [firmware/myproject.cpp:52]   --->   Operation 280 'add' 'ret_V_13' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 281 [4/10] (4.36ns)   --->   "%outsin_V_8 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 281 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 282 [1/10] (1.04ns)   --->   "%outsin_V_9 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 282 'call' 'outsin_V_9' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i12 %outsin_V_9 to i13" [firmware/myproject.cpp:53]   --->   Operation 283 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/10] (1.04ns)   --->   "%outsin_V_10 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 284 'call' 'outsin_V_10' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i12 %outsin_V_10 to i13" [firmware/myproject.cpp:53]   --->   Operation 285 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns) (grouped into DSP with root node ret_V_19)   --->   "%add_ln1192_22 = add i13 %sext_ln1192_17, %sext_ln1116_5" [firmware/myproject.cpp:53]   --->   Operation 286 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 287 [1/1] (0.00ns) (grouped into DSP with root node ret_V_19)   --->   "%sext_ln1192_18 = sext i13 %add_ln1192_22 to i21" [firmware/myproject.cpp:53]   --->   Operation 287 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.49ns) (grouped into DSP with root node ret_V_19)   --->   "%ret_V_42 = mul i21 %sext_ln1192_18, 183" [firmware/myproject.cpp:53]   --->   Operation 288 'mul' 'ret_V_42' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 289 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_19 = add i21 %ret_V_42, -19456" [firmware/myproject.cpp:53]   --->   Operation 289 'add' 'ret_V_19' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i16 %p_Val2_5 to i17" [firmware/myproject.cpp:53]   --->   Operation 290 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.78ns)   --->   "%ret_V_43 = add nsw i17 %rhs_V_6, %lhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 291 'add' 'ret_V_43' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%r_V_14 = sext i12 %outsin_V_6 to i24" [firmware/myproject.cpp:53]   --->   Operation 292 'sext' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.49ns) (grouped into DSP with root node ret_V_44)   --->   "%r_V_28 = mul i24 %r_V_14, %r_V_14" [firmware/myproject.cpp:53]   --->   Operation 293 'mul' 'r_V_28' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %ret_V_43, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 294 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i27 %lhs_V_6 to i28" [firmware/myproject.cpp:53]   --->   Operation 295 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.00ns) (grouped into DSP with root node ret_V_44)   --->   "%rhs_V_7 = sext i24 %r_V_28 to i28" [firmware/myproject.cpp:53]   --->   Operation 296 'sext' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_44 = add nsw i28 %sext_ln728_5, %rhs_V_7" [firmware/myproject.cpp:53]   --->   Operation 297 'add' 'ret_V_44' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 298 [1/10] (1.04ns)   --->   "%outsin_V_21 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 298 'call' 'outsin_V_21' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %outsin_V_21, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 299 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i22 %rhs_V_8 to i28" [firmware/myproject.cpp:53]   --->   Operation 300 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_45 = add i28 %sext_ln728_6, %ret_V_44" [firmware/myproject.cpp:53]   --->   Operation 301 'add' 'ret_V_45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 302 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_23 = add i28 %ret_V_45, -3897344" [firmware/myproject.cpp:53]   --->   Operation 302 'add' 'ret_V_23' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 303 [2/10] (4.36ns)   --->   "%outsin_V_22 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 303 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 304 [2/10] (4.36ns)   --->   "%outsin_V_23 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 304 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 305 [1/10] (1.04ns)   --->   "%outsin_V_24 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 305 'call' 'outsin_V_24' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 306 [3/10] (4.36ns)   --->   "%outsin_V_16 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 306 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.36>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %mul_ln1118, i7 0)" [firmware/myproject.cpp:50]   --->   Operation 307 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %mul_ln1118, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 308 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i33 %shl_ln1118_1 to i39" [firmware/myproject.cpp:50]   --->   Operation 309 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1193 = sub i39 %sext_ln1118, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 310 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 311 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i39 %sub_ln1193, 465567744" [firmware/myproject.cpp:50]   --->   Operation 311 'add' 'ret_V_1' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i39 %ret_V_1 to i61" [firmware/myproject.cpp:50]   --->   Operation 312 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i24 %ret_V_3 to i61" [firmware/myproject.cpp:50]   --->   Operation 313 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (3.31ns)   --->   "%r_V_2 = mul i61 %sext_ln1116, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 314 'mul' 'r_V_2' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 315 [1/10] (1.04ns)   --->   "%outsin_V_17 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 315 'call' 'outsin_V_17' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i16 %p_Val2_4 to i17" [firmware/myproject.cpp:50]   --->   Operation 316 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %outsin_V_17 to i17" [firmware/myproject.cpp:50]   --->   Operation 317 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_33 = sub i17 %sext_ln1192_3, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 318 'sub' 'ret_V_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 319 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i17 %ret_V_33, 4005" [firmware/myproject.cpp:50]   --->   Operation 319 'add' 'add_ln1192' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 320 [3/10] (4.36ns)   --->   "%outsin_V_18 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 320 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i26 %r_V_5 to i48" [firmware/myproject.cpp:51]   --->   Operation 321 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i22 %add_ln1192_9 to i48" [firmware/myproject.cpp:51]   --->   Operation 322 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (2.73ns)   --->   "%r_V_7 = mul i48 %sext_ln1118_11, %sext_ln1118_12" [firmware/myproject.cpp:51]   --->   Operation 323 'mul' 'r_V_7' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i16 %p_Val2_1 to i25" [firmware/myproject.cpp:52]   --->   Operation 324 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i27 %r_V_8 to i46" [firmware/myproject.cpp:52]   --->   Operation 325 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i23 %ret_V_13 to i46" [firmware/myproject.cpp:52]   --->   Operation 326 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (2.80ns)   --->   "%mul_ln1192_4 = mul i46 %sext_ln1192_9, %sext_ln1192_8" [firmware/myproject.cpp:52]   --->   Operation 327 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 2.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 328 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i25 %sext_ln1118_9, -282" [firmware/myproject.cpp:52]   --->   Operation 328 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i45 @_ssdm_op_BitConcatenate.i45.i25.i20(i25 %mul_ln728, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 329 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i45 %lhs_V_4 to i46" [firmware/myproject.cpp:52]   --->   Operation 330 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.95ns)   --->   "%sub_ln1192_1 = sub i46 %sext_ln1192_10, %mul_ln1192_4" [firmware/myproject.cpp:52]   --->   Operation 331 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 332 [3/10] (4.36ns)   --->   "%outsin_V_8 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 332 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i21 %ret_V_19 to i46" [firmware/myproject.cpp:53]   --->   Operation 333 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i28 %ret_V_23 to i46" [firmware/myproject.cpp:53]   --->   Operation 334 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (2.87ns)   --->   "%mul_ln1192_6 = mul i46 %sext_ln1192_14, %sext_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 335 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 336 [1/1] (0.95ns)   --->   "%ret_V_46 = add i46 %mul_ln1192_6, -1042603311104" [firmware/myproject.cpp:53]   --->   Operation 336 'add' 'ret_V_46' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i46.i32.i32(i46 %ret_V_46, i32 30, i32 45)" [firmware/myproject.cpp:53]   --->   Operation 337 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/10] (1.04ns)   --->   "%outsin_V_22 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 338 'call' 'outsin_V_22' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%r_V_17 = sext i12 %outsin_V_22 to i13" [firmware/myproject.cpp:54]   --->   Operation 339 'sext' 'r_V_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.74ns)   --->   "%r_V_30 = sub i13 0, %r_V_17" [firmware/myproject.cpp:54]   --->   Operation 340 'sub' 'r_V_30' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%r_V_19 = sext i12 %outsin_V_13 to i24" [firmware/myproject.cpp:54]   --->   Operation 341 'sext' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.49ns) (grouped into DSP with root node ret_V_25)   --->   "%r_V_31 = mul i24 %r_V_19, %r_V_19" [firmware/myproject.cpp:54]   --->   Operation 342 'mul' 'r_V_31' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %r_V_30, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 343 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i23 %lhs_V_7 to i24" [firmware/myproject.cpp:54]   --->   Operation 344 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_25 = add i24 %sext_ln728_7, %r_V_31" [firmware/myproject.cpp:54]   --->   Operation 345 'add' 'ret_V_25' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 346 [1/10] (1.04ns)   --->   "%outsin_V_23 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 346 'call' 'outsin_V_23' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i12 %outsin_V_23 to i13" [firmware/myproject.cpp:54]   --->   Operation 347 'sext' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i12 %outsin_V_24 to i13" [firmware/myproject.cpp:54]   --->   Operation 348 'sext' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.74ns)   --->   "%ret_V_48 = sub i13 %lhs_V_8, %rhs_V_9" [firmware/myproject.cpp:54]   --->   Operation 349 'sub' 'ret_V_48' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 350 [2/10] (4.36ns)   --->   "%outsin_V_16 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 350 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 4.36>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i61 %r_V_2 to i66" [firmware/myproject.cpp:50]   --->   Operation 351 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i17 %add_ln1192 to i66" [firmware/myproject.cpp:50]   --->   Operation 352 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (3.99ns)   --->   "%mul_ln700 = mul i66 %sext_ln700, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 353 'mul' 'mul_ln700' <Predicate = true> <Delay = 3.99> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 354 [2/10] (4.36ns)   --->   "%outsin_V_18 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 354 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i48 %r_V_7 to i56" [firmware/myproject.cpp:51]   --->   Operation 355 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i12 %outsin_V_6 to i56" [firmware/myproject.cpp:51]   --->   Operation 356 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (3.74ns)   --->   "%mul_ln1192_3 = mul i56 %sext_ln1192_6, %sext_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 357 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i26 %sext_ln728_1, 564" [firmware/myproject.cpp:52]   --->   Operation 358 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i46 @_ssdm_op_BitConcatenate.i46.i26.i20(i26 %mul_ln728_1, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 359 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_16 = add i46 %rhs_V_2, %sub_ln1192_1" [firmware/myproject.cpp:52]   --->   Operation 360 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i12 %outsin_V_6 to i22" [firmware/myproject.cpp:52]   --->   Operation 361 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_2 = mul i22 %sext_ln728_3, 552" [firmware/myproject.cpp:52]   --->   Operation 362 'mul' 'mul_ln728_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i42 @_ssdm_op_BitConcatenate.i42.i22.i20(i22 %mul_ln728_2, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 363 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i42 %rhs_V_3 to i46" [firmware/myproject.cpp:52]   --->   Operation 364 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192_17 = add i46 %sext_ln1192_11, %add_ln1192_16" [firmware/myproject.cpp:52]   --->   Operation 365 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 366 [2/10] (4.36ns)   --->   "%outsin_V_8 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 366 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i13 %ret_V_48 to i14" [firmware/myproject.cpp:54]   --->   Operation 367 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.75ns)   --->   "%ret_V_29 = add i14 %sext_ln703_11, 232" [firmware/myproject.cpp:54]   --->   Operation 368 'add' 'ret_V_29' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i24 %ret_V_25 to i38" [firmware/myproject.cpp:54]   --->   Operation 369 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i14 %ret_V_29 to i38" [firmware/myproject.cpp:54]   --->   Operation 370 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_23 = mul i38 %sext_ln1118_16, %sext_ln1118_17" [firmware/myproject.cpp:54]   --->   Operation 371 'mul' 'r_V_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 372 [1/10] (1.04ns)   --->   "%outsin_V_16 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 372 'call' 'outsin_V_16' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 4.35>
ST_15 : Operation 373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_4_V), !map !254"   --->   Operation 373 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_3_V), !map !260"   --->   Operation 374 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 375 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_2_V), !map !266"   --->   Operation 375 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_1_V), !map !272"   --->   Operation 376 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_0_V), !map !278"   --->   Operation 377 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i256* %x_V), !map !284"   --->   Operation 378 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 379 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 380 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %y_0_V, i16* %y_1_V, i16* %y_2_V, i16* %y_3_V, i16* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 381 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 382 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 383 [1/10] (1.04ns)   --->   "%outsin_V_18 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 383 'call' 'outsin_V_18' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%rhs_V = call i62 @_ssdm_op_BitConcatenate.i62.i12.i50(i12 %outsin_V_18, i50 0)" [firmware/myproject.cpp:50]   --->   Operation 384 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i62 %rhs_V to i66" [firmware/myproject.cpp:50]   --->   Operation 385 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (1.15ns)   --->   "%ret_V_35 = sub i66 %mul_ln700, %sext_ln728_2" [firmware/myproject.cpp:50]   --->   Operation 386 'sub' 'ret_V_35' <Predicate = true> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %ret_V_35, i32 50, i32 65)" [firmware/myproject.cpp:50]   --->   Operation 387 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_0_V, i16 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 388 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (1.03ns)   --->   "%ret_V_37 = add i56 %mul_ln1192_3, -951077558026240" [firmware/myproject.cpp:51]   --->   Operation 389 'add' 'ret_V_37' <Predicate = true> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %ret_V_37, i32 40, i32 55)" [firmware/myproject.cpp:51]   --->   Operation 390 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_1_V, i16 %trunc_ln708_6)" [firmware/myproject.cpp:51]   --->   Operation 391 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 392 [1/10] (1.04ns)   --->   "%outsin_V_8 = call fastcc i12 @"generic_sincos<16, 6>"(i16 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 392 'call' 'outsin_V_8' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i12 %outsin_V_8 to i22" [firmware/myproject.cpp:52]   --->   Operation 393 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_3 = mul i22 %sext_ln728_4, 552" [firmware/myproject.cpp:52]   --->   Operation 394 'mul' 'mul_ln728_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i42 @_ssdm_op_BitConcatenate.i42.i22.i20(i22 %mul_ln728_3, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 395 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i42 %rhs_V_4 to i46" [firmware/myproject.cpp:52]   --->   Operation 396 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i46 %sext_ln1192_12, %add_ln1192_17" [firmware/myproject.cpp:52]   --->   Operation 397 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 398 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V_40 = add i46 %add_ln1192_19, -721554505728" [firmware/myproject.cpp:52]   --->   Operation 398 'add' 'ret_V_40' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i46.i32.i32(i46 %ret_V_40, i32 30, i32 45)" [firmware/myproject.cpp:52]   --->   Operation 399 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_2_V, i16 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 400 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_3_V, i16 %trunc_ln708_10)" [firmware/myproject.cpp:53]   --->   Operation 401 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i38 %r_V_23 to i46" [firmware/myproject.cpp:54]   --->   Operation 402 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i12 %outsin_V_16 to i46" [firmware/myproject.cpp:54]   --->   Operation 403 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (3.24ns)   --->   "%mul_ln1192_8 = mul i46 %sext_ln1192_15, %sext_ln1192_16" [firmware/myproject.cpp:54]   --->   Operation 404 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 405 [1/1] (0.95ns)   --->   "%ret_V_49 = add i46 %mul_ln1192_8, -936302870528" [firmware/myproject.cpp:54]   --->   Operation 405 'add' 'ret_V_49' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i46.i32.i32(i46 %ret_V_49, i32 30, i32 45)" [firmware/myproject.cpp:54]   --->   Operation 406 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 407 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_4_V, i16 %trunc_ln708_15)" [firmware/myproject.cpp:54]   --->   Operation 407 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 408 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 408 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000000000000000]
p_Val2_s           (partselect    ) [ 0111111111111000]
p_Val2_13          (partselect    ) [ 0111000000000000]
p_Val2_1           (partselect    ) [ 0111111111111100]
sext_ln727         (sext          ) [ 0110000000000000]
p_Val2_4           (partselect    ) [ 0111111111111100]
p_Val2_5           (partselect    ) [ 0111111111111000]
tmp_7              (partselect    ) [ 0110000000000000]
r_V_12             (sext          ) [ 0000000000000000]
r_V_13             (mul           ) [ 0110000000000000]
mul_ln703_2        (mul           ) [ 0000000000000000]
ret_V_26           (add           ) [ 0110000000000000]
sext_ln728         (sext          ) [ 0000000000000000]
lhs_V_1            (bitconcatenate) [ 0000000000000000]
mul_ln1193         (mul           ) [ 0000000000000000]
ret_V_31           (add           ) [ 0000000000000000]
trunc_ln           (partselect    ) [ 0101111111111000]
r_V_3              (sext          ) [ 0000000000000000]
r_V_4              (mul           ) [ 0101000000000000]
sext_ln728_1       (sext          ) [ 0101111111111110]
lhs_V_3            (bitconcatenate) [ 0000000000000000]
mul_ln1192_5       (mul           ) [ 0000000000000000]
add_ln1192_8       (add           ) [ 0101000000000000]
trunc_ln1118_1     (bitconcatenate) [ 0000000000000000]
add_ln1192_7       (add           ) [ 0000000000000000]
trunc_ln708_5      (partselect    ) [ 0101111111111000]
ret_V_38           (add           ) [ 0000000000000000]
trunc_ln708_7      (partselect    ) [ 0101111111111000]
sext_ln700_2       (sext          ) [ 0000000000000000]
mul_ln700_1        (mul           ) [ 0000000000000000]
mul_ln700_2        (mul           ) [ 0000000000000000]
shl_ln1            (bitconcatenate) [ 0000000000000000]
add_ln700          (add           ) [ 0000000000000000]
mul_ln728_4        (mul           ) [ 0000000000000000]
rhs_V_5            (bitconcatenate) [ 0000000000000000]
ret_V_41           (add           ) [ 0000000000000000]
trunc_ln708_s      (partselect    ) [ 0101111111111000]
add_ln1192_30      (add           ) [ 0000000000000000]
add_ln1192_28      (add           ) [ 0000000000000000]
trunc_ln708_12     (partselect    ) [ 0101111111110000]
sext_ln1116_7      (sext          ) [ 0000000000000000]
r_V_21             (mul           ) [ 0101000000000000]
mul_ln1192_7       (mul           ) [ 0000000000000000]
ret_V_47           (add           ) [ 0000000000000000]
trunc_ln708_14     (partselect    ) [ 0101111111111000]
sext_ln1265        (sext          ) [ 0000000000000000]
sext_ln1192        (sext          ) [ 0000000000000000]
sext_ln1192_1      (sext          ) [ 0000000000000000]
mul_ln1192         (mul           ) [ 0000000000000000]
lhs_V_2            (bitconcatenate) [ 0000000000000000]
ret_V_32           (add           ) [ 0000000000000000]
trunc_ln708_1      (partselect    ) [ 0100111111111100]
rhs_V_1            (bitconcatenate) [ 0000000000000000]
sub_ln1192         (sub           ) [ 0000000000000000]
ret_V_36           (add           ) [ 0000000000000000]
trunc_ln708_4      (partselect    ) [ 0100111111111000]
sext_ln1118_4      (sext          ) [ 0000000000000000]
lhs_V_5            (sext          ) [ 0100111111111000]
sub_ln1193_2       (sub           ) [ 0000000000000000]
sext_ln1193_1      (sext          ) [ 0000000000000000]
ret_V_39           (mul           ) [ 0000000000000000]
ret_V_15           (add           ) [ 0100100000000000]
add_ln703          (add           ) [ 0100111111111000]
add_ln703_1        (add           ) [ 0100111111111000]
r_V_29             (mul           ) [ 0000000000000000]
trunc_ln708_11     (partselect    ) [ 0100100000000000]
sext_ln1118_15     (sext          ) [ 0000000000000000]
r_V_32             (mul           ) [ 0000000000000000]
trunc_ln708_13     (partselect    ) [ 0100111111111100]
sext_ln1192_4      (sext          ) [ 0000000000000000]
mul_ln1192_1       (mul           ) [ 0100010000000000]
sext_ln1116_4      (sext          ) [ 0000000000000000]
r_V_10             (mul           ) [ 0100010000000000]
sext_ln708         (sext          ) [ 0100011111111100]
mul_ln1192_2       (mul           ) [ 0000000000000000]
add_ln1192_4       (add           ) [ 0000000000000000]
ret_V_34           (add           ) [ 0000000000000000]
trunc_ln708_2      (partselect    ) [ 0100001111111111]
sext_ln1118_13     (sext          ) [ 0000000000000000]
r_V_27             (mul           ) [ 0000000000000000]
trunc_ln708_8      (partselect    ) [ 0100001111111111]
add_ln703_2        (add           ) [ 0100001111111110]
sext_ln703_2       (sext          ) [ 0000000000000000]
mul_ln703_1        (mul           ) [ 0100000000001000]
outsin_V_13        (call          ) [ 0100000000001100]
lhs_V              (sext          ) [ 0000000000000000]
ret_V              (add           ) [ 0000000000000000]
sext_ln1118_1      (sext          ) [ 0000000000000000]
sext_ln1118_8      (sext          ) [ 0000000000000000]
mul_ln1118         (mul           ) [ 0100000000000100]
outsin_V           (call          ) [ 0000000000000000]
r_V                (sext          ) [ 0000000000000000]
r_V_24             (mul           ) [ 0000000000000000]
ret_V_3            (add           ) [ 0100000000000100]
outsin_V_19        (call          ) [ 0000000000000000]
sext_ln703         (sext          ) [ 0000000000000000]
ret_V_8            (add           ) [ 0000000000000000]
outsin_V_20        (call          ) [ 0000000000000000]
sext_ln703_1       (sext          ) [ 0000000000000000]
ret_V_10           (add           ) [ 0000000000000000]
sext_ln1116_2      (sext          ) [ 0000000000000000]
sext_ln1118_3      (sext          ) [ 0000000000000000]
r_V_5              (mul           ) [ 0100000000000100]
sext_ln1118_5      (sext          ) [ 0000000000000000]
sext_ln1118_6      (sext          ) [ 0000000000000000]
shl_ln1118_2       (bitconcatenate) [ 0000000000000000]
sext_ln1118_7      (sext          ) [ 0000000000000000]
r_V_25             (add           ) [ 0000000000000000]
outsin_V_5         (call          ) [ 0000000000000000]
sext_ln703_3       (sext          ) [ 0000000000000000]
mul_ln703          (mul           ) [ 0000000000000000]
add_ln1192_12      (add           ) [ 0000000000000000]
sext_ln1192_5      (sext          ) [ 0000000000000000]
add_ln1192_9       (add           ) [ 0100000000000100]
outsin_V_6         (call          ) [ 0100000000000110]
r_V_8              (mul           ) [ 0100000000000100]
outsin_V_7         (call          ) [ 0000000000000000]
sext_ln1118_10     (sext          ) [ 0000000000000000]
r_V_26             (mul           ) [ 0000000000000000]
sext_ln703_4       (sext          ) [ 0000000000000000]
ret_V_13           (add           ) [ 0100000000000100]
outsin_V_9         (call          ) [ 0000000000000000]
sext_ln1116_5      (sext          ) [ 0000000000000000]
outsin_V_10        (call          ) [ 0000000000000000]
sext_ln1192_17     (sext          ) [ 0000000000000000]
add_ln1192_22      (add           ) [ 0000000000000000]
sext_ln1192_18     (sext          ) [ 0000000000000000]
ret_V_42           (mul           ) [ 0000000000000000]
ret_V_19           (add           ) [ 0100000000000100]
rhs_V_6            (sext          ) [ 0000000000000000]
ret_V_43           (add           ) [ 0000000000000000]
r_V_14             (sext          ) [ 0000000000000000]
r_V_28             (mul           ) [ 0000000000000000]
lhs_V_6            (bitconcatenate) [ 0000000000000000]
sext_ln728_5       (sext          ) [ 0000000000000000]
rhs_V_7            (sext          ) [ 0000000000000000]
ret_V_44           (add           ) [ 0000000000000000]
outsin_V_21        (call          ) [ 0000000000000000]
rhs_V_8            (bitconcatenate) [ 0000000000000000]
sext_ln728_6       (sext          ) [ 0000000000000000]
ret_V_45           (add           ) [ 0000000000000000]
ret_V_23           (add           ) [ 0100000000000100]
outsin_V_24        (call          ) [ 0100000000000100]
shl_ln             (bitconcatenate) [ 0000000000000000]
shl_ln1118_1       (bitconcatenate) [ 0000000000000000]
sext_ln1118        (sext          ) [ 0000000000000000]
sub_ln1193         (sub           ) [ 0000000000000000]
ret_V_1            (add           ) [ 0000000000000000]
sext_ln1116        (sext          ) [ 0000000000000000]
sext_ln1118_2      (sext          ) [ 0000000000000000]
r_V_2              (mul           ) [ 0100000000000010]
outsin_V_17        (call          ) [ 0000000000000000]
sext_ln1192_2      (sext          ) [ 0000000000000000]
sext_ln1192_3      (sext          ) [ 0000000000000000]
ret_V_33           (sub           ) [ 0000000000000000]
add_ln1192         (add           ) [ 0100000000000010]
sext_ln1118_11     (sext          ) [ 0000000000000000]
sext_ln1118_12     (sext          ) [ 0000000000000000]
r_V_7              (mul           ) [ 0100000000000010]
sext_ln1118_9      (sext          ) [ 0000000000000000]
sext_ln1192_8      (sext          ) [ 0000000000000000]
sext_ln1192_9      (sext          ) [ 0000000000000000]
mul_ln1192_4       (mul           ) [ 0000000000000000]
mul_ln728          (mul           ) [ 0000000000000000]
lhs_V_4            (bitconcatenate) [ 0000000000000000]
sext_ln1192_10     (sext          ) [ 0000000000000000]
sub_ln1192_1       (sub           ) [ 0100000000000010]
sext_ln1192_13     (sext          ) [ 0000000000000000]
sext_ln1192_14     (sext          ) [ 0000000000000000]
mul_ln1192_6       (mul           ) [ 0000000000000000]
ret_V_46           (add           ) [ 0000000000000000]
trunc_ln708_10     (partselect    ) [ 0100000000000011]
outsin_V_22        (call          ) [ 0000000000000000]
r_V_17             (sext          ) [ 0000000000000000]
r_V_30             (sub           ) [ 0000000000000000]
r_V_19             (sext          ) [ 0000000000000000]
r_V_31             (mul           ) [ 0000000000000000]
lhs_V_7            (bitconcatenate) [ 0000000000000000]
sext_ln728_7       (sext          ) [ 0000000000000000]
ret_V_25           (add           ) [ 0100000000000010]
outsin_V_23        (call          ) [ 0000000000000000]
lhs_V_8            (sext          ) [ 0000000000000000]
rhs_V_9            (sext          ) [ 0000000000000000]
ret_V_48           (sub           ) [ 0100000000000010]
sext_ln700         (sext          ) [ 0000000000000000]
sext_ln700_1       (sext          ) [ 0000000000000000]
mul_ln700          (mul           ) [ 0100000000000001]
sext_ln1192_6      (sext          ) [ 0000000000000000]
sext_ln1192_7      (sext          ) [ 0000000000000000]
mul_ln1192_3       (mul           ) [ 0100000000000001]
mul_ln728_1        (mul           ) [ 0000000000000000]
rhs_V_2            (bitconcatenate) [ 0000000000000000]
add_ln1192_16      (add           ) [ 0000000000000000]
sext_ln728_3       (sext          ) [ 0000000000000000]
mul_ln728_2        (mul           ) [ 0000000000000000]
rhs_V_3            (bitconcatenate) [ 0000000000000000]
sext_ln1192_11     (sext          ) [ 0000000000000000]
add_ln1192_17      (add           ) [ 0100000000000001]
sext_ln703_11      (sext          ) [ 0000000000000000]
ret_V_29           (add           ) [ 0000000000000000]
sext_ln1118_16     (sext          ) [ 0000000000000000]
sext_ln1118_17     (sext          ) [ 0000000000000000]
r_V_23             (mul           ) [ 0100000000000001]
outsin_V_16        (call          ) [ 0100000000000001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000]
specinterface_ln32 (specinterface ) [ 0000000000000000]
specpipeline_ln33  (specpipeline  ) [ 0000000000000000]
outsin_V_18        (call          ) [ 0000000000000000]
rhs_V              (bitconcatenate) [ 0000000000000000]
sext_ln728_2       (sext          ) [ 0000000000000000]
ret_V_35           (sub           ) [ 0000000000000000]
trunc_ln708_3      (partselect    ) [ 0000000000000000]
write_ln50         (write         ) [ 0000000000000000]
ret_V_37           (add           ) [ 0000000000000000]
trunc_ln708_6      (partselect    ) [ 0000000000000000]
write_ln51         (write         ) [ 0000000000000000]
outsin_V_8         (call          ) [ 0000000000000000]
sext_ln728_4       (sext          ) [ 0000000000000000]
mul_ln728_3        (mul           ) [ 0000000000000000]
rhs_V_4            (bitconcatenate) [ 0000000000000000]
sext_ln1192_12     (sext          ) [ 0000000000000000]
add_ln1192_19      (add           ) [ 0000000000000000]
ret_V_40           (add           ) [ 0000000000000000]
trunc_ln708_9      (partselect    ) [ 0000000000000000]
write_ln52         (write         ) [ 0000000000000000]
write_ln53         (write         ) [ 0000000000000000]
sext_ln1192_15     (sext          ) [ 0000000000000000]
sext_ln1192_16     (sext          ) [ 0000000000000000]
mul_ln1192_8       (mul           ) [ 0000000000000000]
ret_V_49           (add           ) [ 0000000000000000]
trunc_ln708_15     (partselect    ) [ 0000000000000000]
write_ln54         (write         ) [ 0000000000000000]
ret_ln56           (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i256P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i15.i11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i26.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<16, 6>"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i16.i20"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i17.i10"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i32.i7"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i25.i20"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i26.i20"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i22.i20"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i12.i50"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1004" name="x_V_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="256" slack="0"/>
<pin id="230" dir="0" index="1" bw="256" slack="0"/>
<pin id="231" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="write_ln50_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="0" index="2" bw="16" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/15 "/>
</bind>
</comp>

<comp id="241" class="1004" name="write_ln51_write_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="0"/>
<pin id="244" dir="0" index="2" bw="16" slack="0"/>
<pin id="245" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/15 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln52_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="16" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/15 "/>
</bind>
</comp>

<comp id="255" class="1004" name="write_ln53_write_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="0" index="2" bw="16" slack="2"/>
<pin id="259" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/15 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_ln54_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="0" index="2" bw="16" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/15 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_generic_sincos_16_6_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_13/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_generic_sincos_16_6_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="1"/>
<pin id="277" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_generic_sincos_16_6_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="2"/>
<pin id="282" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_19/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_generic_sincos_16_6_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_20/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_generic_sincos_16_6_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="1"/>
<pin id="292" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_5/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_generic_sincos_16_6_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="2"/>
<pin id="297" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_6/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_generic_sincos_16_6_s_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="1"/>
<pin id="302" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_7/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_generic_sincos_16_6_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_9/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_generic_sincos_16_6_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="1"/>
<pin id="312" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_10/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_generic_sincos_16_6_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_21/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_generic_sincos_16_6_s_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="1"/>
<pin id="322" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_24/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_generic_sincos_16_6_s_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="1"/>
<pin id="327" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_17/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_generic_sincos_16_6_s_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="0" index="1" bw="15" slack="0"/>
<pin id="332" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_22/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_generic_sincos_16_6_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="1"/>
<pin id="337" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_23/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_generic_sincos_16_6_s_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_16/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_generic_sincos_16_6_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="1"/>
<pin id="347" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_18/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_generic_sincos_16_6_s_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="1"/>
<pin id="352" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_8/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Val2_s_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="256" slack="0"/>
<pin id="357" dir="0" index="2" bw="7" slack="0"/>
<pin id="358" dir="0" index="3" bw="7" slack="0"/>
<pin id="359" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_Val2_13_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="256" slack="0"/>
<pin id="367" dir="0" index="2" bw="7" slack="0"/>
<pin id="368" dir="0" index="3" bw="7" slack="0"/>
<pin id="369" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Val2_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="256" slack="0"/>
<pin id="377" dir="0" index="2" bw="9" slack="0"/>
<pin id="378" dir="0" index="3" bw="9" slack="0"/>
<pin id="379" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln727_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Val2_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="256" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="0" index="3" bw="8" slack="0"/>
<pin id="393" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_Val2_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="256" slack="0"/>
<pin id="401" dir="0" index="2" bw="9" slack="0"/>
<pin id="402" dir="0" index="3" bw="9" slack="0"/>
<pin id="403" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_7_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="0"/>
<pin id="410" dir="0" index="1" bw="256" slack="0"/>
<pin id="411" dir="0" index="2" bw="7" slack="0"/>
<pin id="412" dir="0" index="3" bw="7" slack="0"/>
<pin id="413" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="r_V_12_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_12/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln728_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="1"/>
<pin id="424" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="lhs_V_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="26" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="1"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="26" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="0" index="3" bw="6" slack="0"/>
<pin id="437" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="r_V_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln728_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="lhs_V_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="26" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="1"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln1192_8_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="26" slack="0"/>
<pin id="456" dir="0" index="1" bw="26" slack="0"/>
<pin id="457" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln1118_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="26" slack="0"/>
<pin id="461" dir="0" index="1" bw="15" slack="1"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1118_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln1192_7_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="26" slack="0"/>
<pin id="468" dir="0" index="1" bw="19" slack="0"/>
<pin id="469" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln708_5_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="26" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="0" index="3" bw="6" slack="0"/>
<pin id="477" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="ret_V_38_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="26" slack="0"/>
<pin id="484" dir="0" index="1" bw="22" slack="0"/>
<pin id="485" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln708_7_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="26" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="0" index="3" bw="6" slack="0"/>
<pin id="492" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln700_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="mul_ln700_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="13" slack="0"/>
<pin id="503" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="shl_ln1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="36" slack="0"/>
<pin id="508" dir="0" index="1" bw="26" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln700_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="36" slack="0"/>
<pin id="515" dir="0" index="1" bw="36" slack="0"/>
<pin id="516" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="rhs_V_5_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="36" slack="0"/>
<pin id="521" dir="0" index="1" bw="26" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="ret_V_41_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="36" slack="0"/>
<pin id="528" dir="0" index="1" bw="36" slack="0"/>
<pin id="529" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln708_s_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="0"/>
<pin id="534" dir="0" index="1" bw="36" slack="0"/>
<pin id="535" dir="0" index="2" bw="6" slack="0"/>
<pin id="536" dir="0" index="3" bw="7" slack="0"/>
<pin id="537" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln1192_30_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="26" slack="0"/>
<pin id="544" dir="0" index="1" bw="22" slack="0"/>
<pin id="545" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_30/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln1192_28_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="26" slack="0"/>
<pin id="550" dir="0" index="1" bw="26" slack="0"/>
<pin id="551" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln708_12_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="0" index="1" bw="26" slack="0"/>
<pin id="557" dir="0" index="2" bw="5" slack="0"/>
<pin id="558" dir="0" index="3" bw="6" slack="0"/>
<pin id="559" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln1116_7_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="26" slack="1"/>
<pin id="567" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="r_V_21_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="26" slack="0"/>
<pin id="570" dir="0" index="1" bw="26" slack="0"/>
<pin id="571" dir="1" index="2" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln708_14_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="0"/>
<pin id="576" dir="0" index="1" bw="26" slack="0"/>
<pin id="577" dir="0" index="2" bw="5" slack="0"/>
<pin id="578" dir="0" index="3" bw="6" slack="0"/>
<pin id="579" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_14/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln1265_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="2"/>
<pin id="585" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sext_ln1192_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="2"/>
<pin id="588" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln1192_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="mul_ln1192_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="16" slack="0"/>
<pin id="595" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="lhs_V_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="36" slack="0"/>
<pin id="600" dir="0" index="1" bw="16" slack="2"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="ret_V_32_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="36" slack="0"/>
<pin id="607" dir="0" index="1" bw="36" slack="0"/>
<pin id="608" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_32/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="trunc_ln708_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="0"/>
<pin id="613" dir="0" index="1" bw="36" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="0" index="3" bw="7" slack="0"/>
<pin id="616" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="rhs_V_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="26" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="2"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sub_ln1192_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="26" slack="1"/>
<pin id="630" dir="0" index="1" bw="26" slack="0"/>
<pin id="631" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="ret_V_36_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="26" slack="0"/>
<pin id="635" dir="0" index="1" bw="22" slack="0"/>
<pin id="636" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="trunc_ln708_4_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="0"/>
<pin id="641" dir="0" index="1" bw="26" slack="0"/>
<pin id="642" dir="0" index="2" bw="5" slack="0"/>
<pin id="643" dir="0" index="3" bw="6" slack="0"/>
<pin id="644" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln1118_4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="2"/>
<pin id="652" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="lhs_V_5_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="16" slack="2"/>
<pin id="655" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln703_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="2"/>
<pin id="658" dir="0" index="1" bw="11" slack="0"/>
<pin id="659" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln703_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="2"/>
<pin id="664" dir="0" index="1" bw="16" slack="2"/>
<pin id="665" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln708_11_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="15" slack="0"/>
<pin id="669" dir="0" index="1" bw="25" slack="0"/>
<pin id="670" dir="0" index="2" bw="5" slack="0"/>
<pin id="671" dir="0" index="3" bw="6" slack="0"/>
<pin id="672" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="sext_ln1118_15_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="51" slack="1"/>
<pin id="678" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="r_V_32_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="51" slack="0"/>
<pin id="681" dir="0" index="1" bw="14" slack="0"/>
<pin id="682" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_32/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="trunc_ln708_13_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="0"/>
<pin id="687" dir="0" index="1" bw="56" slack="0"/>
<pin id="688" dir="0" index="2" bw="7" slack="0"/>
<pin id="689" dir="0" index="3" bw="7" slack="0"/>
<pin id="690" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln1192_4_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="3"/>
<pin id="697" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sext_ln1116_4_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="27" slack="1"/>
<pin id="700" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="r_V_10_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="27" slack="0"/>
<pin id="703" dir="0" index="1" bw="27" slack="0"/>
<pin id="704" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln708_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="15" slack="1"/>
<pin id="709" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="ret_V_34_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="26" slack="0"/>
<pin id="713" dir="0" index="1" bw="21" slack="0"/>
<pin id="714" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="trunc_ln708_2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="0"/>
<pin id="718" dir="0" index="1" bw="26" slack="0"/>
<pin id="719" dir="0" index="2" bw="5" slack="0"/>
<pin id="720" dir="0" index="3" bw="6" slack="0"/>
<pin id="721" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="sext_ln1118_13_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="52" slack="1"/>
<pin id="728" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="r_V_27_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="52" slack="0"/>
<pin id="731" dir="0" index="1" bw="13" slack="0"/>
<pin id="732" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="trunc_ln708_8_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="0"/>
<pin id="737" dir="0" index="1" bw="56" slack="0"/>
<pin id="738" dir="0" index="2" bw="7" slack="0"/>
<pin id="739" dir="0" index="3" bw="7" slack="0"/>
<pin id="740" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln703_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="4"/>
<pin id="747" dir="0" index="1" bw="12" slack="0"/>
<pin id="748" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln703_2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="10"/>
<pin id="753" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/11 "/>
</bind>
</comp>

<comp id="754" class="1004" name="lhs_V_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="11"/>
<pin id="756" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/12 "/>
</bind>
</comp>

<comp id="757" class="1004" name="ret_V_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="0" index="1" bw="11" slack="0"/>
<pin id="760" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/12 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sext_ln1118_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="17" slack="0"/>
<pin id="765" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/12 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln1118_8_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="17" slack="0"/>
<pin id="769" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/12 "/>
</bind>
</comp>

<comp id="771" class="1004" name="r_V_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="12" slack="0"/>
<pin id="773" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/12 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln703_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="12" slack="0"/>
<pin id="777" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/12 "/>
</bind>
</comp>

<comp id="779" class="1004" name="ret_V_8_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="12" slack="0"/>
<pin id="781" dir="0" index="1" bw="12" slack="0"/>
<pin id="782" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/12 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sext_ln703_1_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="12" slack="0"/>
<pin id="787" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/12 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sext_ln1116_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="13" slack="0"/>
<pin id="791" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/12 "/>
</bind>
</comp>

<comp id="793" class="1004" name="sext_ln1118_5_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="11"/>
<pin id="795" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/12 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sext_ln1118_6_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="11"/>
<pin id="798" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/12 "/>
</bind>
</comp>

<comp id="799" class="1004" name="shl_ln1118_2_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="21" slack="0"/>
<pin id="801" dir="0" index="1" bw="16" slack="11"/>
<pin id="802" dir="0" index="2" bw="1" slack="0"/>
<pin id="803" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/12 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln1118_7_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="21" slack="0"/>
<pin id="808" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/12 "/>
</bind>
</comp>

<comp id="810" class="1004" name="r_V_25_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="21" slack="0"/>
<pin id="812" dir="0" index="1" bw="16" slack="0"/>
<pin id="813" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_25/12 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sext_ln703_3_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="12" slack="0"/>
<pin id="818" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/12 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sext_ln1192_5_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="21" slack="0"/>
<pin id="822" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/12 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln1192_9_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="21" slack="0"/>
<pin id="825" dir="0" index="1" bw="22" slack="0"/>
<pin id="826" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_9/12 "/>
</bind>
</comp>

<comp id="829" class="1004" name="sext_ln1118_10_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="12" slack="0"/>
<pin id="831" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/12 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sext_ln1116_5_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="12" slack="0"/>
<pin id="835" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/12 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln1192_17_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="12" slack="0"/>
<pin id="839" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/12 "/>
</bind>
</comp>

<comp id="841" class="1004" name="rhs_V_6_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="11"/>
<pin id="843" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/12 "/>
</bind>
</comp>

<comp id="844" class="1004" name="ret_V_43_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="16" slack="0"/>
<pin id="846" dir="0" index="1" bw="16" slack="9"/>
<pin id="847" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_43/12 "/>
</bind>
</comp>

<comp id="849" class="1004" name="r_V_14_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="12" slack="0"/>
<pin id="851" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_14/12 "/>
</bind>
</comp>

<comp id="853" class="1004" name="lhs_V_6_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="27" slack="0"/>
<pin id="855" dir="0" index="1" bw="17" slack="0"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/12 "/>
</bind>
</comp>

<comp id="861" class="1004" name="sext_ln728_5_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="27" slack="0"/>
<pin id="863" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_5/12 "/>
</bind>
</comp>

<comp id="865" class="1004" name="rhs_V_8_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="22" slack="0"/>
<pin id="867" dir="0" index="1" bw="12" slack="0"/>
<pin id="868" dir="0" index="2" bw="1" slack="0"/>
<pin id="869" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/12 "/>
</bind>
</comp>

<comp id="873" class="1004" name="sext_ln728_6_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="22" slack="0"/>
<pin id="875" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_6/12 "/>
</bind>
</comp>

<comp id="877" class="1004" name="ret_V_45_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="22" slack="0"/>
<pin id="879" dir="0" index="1" bw="28" slack="0"/>
<pin id="880" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_45/12 "/>
</bind>
</comp>

<comp id="882" class="1004" name="ret_V_23_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="28" slack="0"/>
<pin id="884" dir="0" index="1" bw="23" slack="0"/>
<pin id="885" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/12 "/>
</bind>
</comp>

<comp id="888" class="1004" name="shl_ln_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="39" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="1"/>
<pin id="891" dir="0" index="2" bw="1" slack="0"/>
<pin id="892" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/13 "/>
</bind>
</comp>

<comp id="895" class="1004" name="shl_ln1118_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="33" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="1"/>
<pin id="898" dir="0" index="2" bw="1" slack="0"/>
<pin id="899" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/13 "/>
</bind>
</comp>

<comp id="902" class="1004" name="sext_ln1118_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="33" slack="0"/>
<pin id="904" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/13 "/>
</bind>
</comp>

<comp id="906" class="1004" name="sub_ln1193_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="33" slack="0"/>
<pin id="908" dir="0" index="1" bw="39" slack="0"/>
<pin id="909" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/13 "/>
</bind>
</comp>

<comp id="912" class="1004" name="ret_V_1_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="39" slack="0"/>
<pin id="914" dir="0" index="1" bw="30" slack="0"/>
<pin id="915" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/13 "/>
</bind>
</comp>

<comp id="918" class="1004" name="sext_ln1116_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="39" slack="0"/>
<pin id="920" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/13 "/>
</bind>
</comp>

<comp id="922" class="1004" name="sext_ln1118_2_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="24" slack="1"/>
<pin id="924" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/13 "/>
</bind>
</comp>

<comp id="925" class="1004" name="r_V_2_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="39" slack="0"/>
<pin id="927" dir="0" index="1" bw="24" slack="0"/>
<pin id="928" dir="1" index="2" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/13 "/>
</bind>
</comp>

<comp id="931" class="1004" name="sext_ln1192_2_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="12"/>
<pin id="933" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/13 "/>
</bind>
</comp>

<comp id="934" class="1004" name="sext_ln1192_3_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="12" slack="0"/>
<pin id="936" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/13 "/>
</bind>
</comp>

<comp id="938" class="1004" name="ret_V_33_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="12" slack="0"/>
<pin id="940" dir="0" index="1" bw="16" slack="0"/>
<pin id="941" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_33/13 "/>
</bind>
</comp>

<comp id="944" class="1004" name="add_ln1192_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="17" slack="0"/>
<pin id="946" dir="0" index="1" bw="13" slack="0"/>
<pin id="947" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/13 "/>
</bind>
</comp>

<comp id="950" class="1004" name="sext_ln1118_11_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="26" slack="1"/>
<pin id="952" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/13 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sext_ln1118_12_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="22" slack="1"/>
<pin id="955" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/13 "/>
</bind>
</comp>

<comp id="956" class="1004" name="r_V_7_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="26" slack="0"/>
<pin id="958" dir="0" index="1" bw="22" slack="0"/>
<pin id="959" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/13 "/>
</bind>
</comp>

<comp id="962" class="1004" name="sext_ln1118_9_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="16" slack="12"/>
<pin id="964" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/13 "/>
</bind>
</comp>

<comp id="965" class="1004" name="sext_ln1192_8_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="27" slack="1"/>
<pin id="967" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/13 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sext_ln1192_9_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="23" slack="1"/>
<pin id="970" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/13 "/>
</bind>
</comp>

<comp id="971" class="1004" name="mul_ln1192_4_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="23" slack="0"/>
<pin id="973" dir="0" index="1" bw="27" slack="0"/>
<pin id="974" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/13 "/>
</bind>
</comp>

<comp id="977" class="1004" name="lhs_V_4_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="45" slack="0"/>
<pin id="979" dir="0" index="1" bw="25" slack="0"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/13 "/>
</bind>
</comp>

<comp id="984" class="1004" name="sext_ln1192_10_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="45" slack="0"/>
<pin id="986" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/13 "/>
</bind>
</comp>

<comp id="988" class="1004" name="sub_ln1192_1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="45" slack="0"/>
<pin id="990" dir="0" index="1" bw="46" slack="0"/>
<pin id="991" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/13 "/>
</bind>
</comp>

<comp id="994" class="1004" name="sext_ln1192_13_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="21" slack="1"/>
<pin id="996" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/13 "/>
</bind>
</comp>

<comp id="997" class="1004" name="sext_ln1192_14_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="28" slack="1"/>
<pin id="999" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/13 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="mul_ln1192_6_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="28" slack="0"/>
<pin id="1002" dir="0" index="1" bw="21" slack="0"/>
<pin id="1003" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/13 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="ret_V_46_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="46" slack="0"/>
<pin id="1008" dir="0" index="1" bw="41" slack="0"/>
<pin id="1009" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_46/13 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="trunc_ln708_10_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="16" slack="0"/>
<pin id="1014" dir="0" index="1" bw="46" slack="0"/>
<pin id="1015" dir="0" index="2" bw="6" slack="0"/>
<pin id="1016" dir="0" index="3" bw="7" slack="0"/>
<pin id="1017" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/13 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="r_V_17_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="12" slack="0"/>
<pin id="1024" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_17/13 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="r_V_30_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="12" slack="0"/>
<pin id="1029" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_30/13 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="r_V_19_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="12" slack="2"/>
<pin id="1034" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_19/13 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="lhs_V_7_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="23" slack="0"/>
<pin id="1037" dir="0" index="1" bw="13" slack="0"/>
<pin id="1038" dir="0" index="2" bw="1" slack="0"/>
<pin id="1039" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/13 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sext_ln728_7_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="23" slack="0"/>
<pin id="1045" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_7/13 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="lhs_V_8_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="12" slack="0"/>
<pin id="1049" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_8/13 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="rhs_V_9_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="12" slack="1"/>
<pin id="1053" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_9/13 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="ret_V_48_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="12" slack="0"/>
<pin id="1056" dir="0" index="1" bw="12" slack="0"/>
<pin id="1057" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_48/13 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="sext_ln700_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="61" slack="1"/>
<pin id="1062" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/14 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="sext_ln700_1_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="17" slack="1"/>
<pin id="1065" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/14 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="mul_ln700_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="61" slack="0"/>
<pin id="1068" dir="0" index="1" bw="17" slack="0"/>
<pin id="1069" dir="1" index="2" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/14 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="sext_ln1192_6_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="48" slack="1"/>
<pin id="1074" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/14 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="sext_ln1192_7_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="12" slack="2"/>
<pin id="1077" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/14 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="mul_ln1192_3_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="48" slack="0"/>
<pin id="1080" dir="0" index="1" bw="12" slack="0"/>
<pin id="1081" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/14 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="rhs_V_2_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="46" slack="0"/>
<pin id="1086" dir="0" index="1" bw="26" slack="0"/>
<pin id="1087" dir="0" index="2" bw="1" slack="0"/>
<pin id="1088" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/14 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="add_ln1192_16_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="46" slack="0"/>
<pin id="1093" dir="0" index="1" bw="46" slack="1"/>
<pin id="1094" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_16/14 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="sext_ln728_3_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="12" slack="2"/>
<pin id="1098" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/14 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="rhs_V_3_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="42" slack="0"/>
<pin id="1101" dir="0" index="1" bw="22" slack="0"/>
<pin id="1102" dir="0" index="2" bw="1" slack="0"/>
<pin id="1103" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/14 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="sext_ln1192_11_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="42" slack="0"/>
<pin id="1108" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/14 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="add_ln1192_17_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="42" slack="0"/>
<pin id="1112" dir="0" index="1" bw="46" slack="0"/>
<pin id="1113" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/14 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="sext_ln703_11_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="13" slack="1"/>
<pin id="1118" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_11/14 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="ret_V_29_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="13" slack="0"/>
<pin id="1121" dir="0" index="1" bw="9" slack="0"/>
<pin id="1122" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/14 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="sext_ln1118_16_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="24" slack="1"/>
<pin id="1127" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/14 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="sext_ln1118_17_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="14" slack="0"/>
<pin id="1130" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/14 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="rhs_V_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="62" slack="0"/>
<pin id="1134" dir="0" index="1" bw="12" slack="0"/>
<pin id="1135" dir="0" index="2" bw="1" slack="0"/>
<pin id="1136" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/15 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="sext_ln728_2_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="62" slack="0"/>
<pin id="1142" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/15 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="ret_V_35_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="66" slack="1"/>
<pin id="1146" dir="0" index="1" bw="62" slack="0"/>
<pin id="1147" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/15 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="trunc_ln708_3_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="16" slack="0"/>
<pin id="1151" dir="0" index="1" bw="66" slack="0"/>
<pin id="1152" dir="0" index="2" bw="7" slack="0"/>
<pin id="1153" dir="0" index="3" bw="8" slack="0"/>
<pin id="1154" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/15 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="ret_V_37_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="56" slack="1"/>
<pin id="1162" dir="0" index="1" bw="51" slack="0"/>
<pin id="1163" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/15 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="trunc_ln708_6_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="16" slack="0"/>
<pin id="1167" dir="0" index="1" bw="56" slack="0"/>
<pin id="1168" dir="0" index="2" bw="7" slack="0"/>
<pin id="1169" dir="0" index="3" bw="7" slack="0"/>
<pin id="1170" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/15 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="sext_ln728_4_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="12" slack="0"/>
<pin id="1178" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/15 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="rhs_V_4_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="42" slack="0"/>
<pin id="1182" dir="0" index="1" bw="22" slack="0"/>
<pin id="1183" dir="0" index="2" bw="1" slack="0"/>
<pin id="1184" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/15 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="sext_ln1192_12_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="42" slack="0"/>
<pin id="1189" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/15 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="add_ln1192_19_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="42" slack="0"/>
<pin id="1193" dir="0" index="1" bw="46" slack="1"/>
<pin id="1194" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/15 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="ret_V_40_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="46" slack="0"/>
<pin id="1198" dir="0" index="1" bw="41" slack="0"/>
<pin id="1199" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/15 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="trunc_ln708_9_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="16" slack="0"/>
<pin id="1204" dir="0" index="1" bw="46" slack="0"/>
<pin id="1205" dir="0" index="2" bw="6" slack="0"/>
<pin id="1206" dir="0" index="3" bw="7" slack="0"/>
<pin id="1207" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/15 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="sext_ln1192_15_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="38" slack="1"/>
<pin id="1215" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/15 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="sext_ln1192_16_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="12" slack="1"/>
<pin id="1218" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/15 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="mul_ln1192_8_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="38" slack="0"/>
<pin id="1221" dir="0" index="1" bw="12" slack="0"/>
<pin id="1222" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_8/15 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="ret_V_49_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="46" slack="0"/>
<pin id="1227" dir="0" index="1" bw="41" slack="0"/>
<pin id="1228" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_49/15 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="trunc_ln708_15_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="16" slack="0"/>
<pin id="1233" dir="0" index="1" bw="46" slack="0"/>
<pin id="1234" dir="0" index="2" bw="6" slack="0"/>
<pin id="1235" dir="0" index="3" bw="7" slack="0"/>
<pin id="1236" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_15/15 "/>
</bind>
</comp>

<comp id="1242" class="1007" name="r_V_13_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="16" slack="0"/>
<pin id="1244" dir="0" index="1" bw="16" slack="0"/>
<pin id="1245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/1 "/>
</bind>
</comp>

<comp id="1248" class="1007" name="grp_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="16" slack="0"/>
<pin id="1250" dir="0" index="1" bw="26" slack="0"/>
<pin id="1251" dir="0" index="2" bw="26" slack="0"/>
<pin id="1252" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_2/1 ret_V_26/1 "/>
</bind>
</comp>

<comp id="1256" class="1007" name="grp_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="16" slack="0"/>
<pin id="1258" dir="0" index="1" bw="26" slack="0"/>
<pin id="1259" dir="0" index="2" bw="26" slack="0"/>
<pin id="1260" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193/2 ret_V_31/2 "/>
</bind>
</comp>

<comp id="1265" class="1007" name="r_V_4_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="16" slack="0"/>
<pin id="1267" dir="0" index="1" bw="16" slack="0"/>
<pin id="1268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="1271" class="1007" name="mul_ln1192_5_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="16" slack="0"/>
<pin id="1273" dir="0" index="1" bw="16" slack="0"/>
<pin id="1274" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/2 "/>
</bind>
</comp>

<comp id="1279" class="1007" name="mul_ln700_2_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="16" slack="1"/>
<pin id="1281" dir="0" index="1" bw="26" slack="0"/>
<pin id="1282" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/2 "/>
</bind>
</comp>

<comp id="1285" class="1007" name="mul_ln728_4_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="16" slack="0"/>
<pin id="1287" dir="0" index="1" bw="26" slack="0"/>
<pin id="1288" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_4/2 "/>
</bind>
</comp>

<comp id="1292" class="1007" name="grp_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="16" slack="0"/>
<pin id="1294" dir="0" index="1" bw="16" slack="0"/>
<pin id="1295" dir="0" index="2" bw="26" slack="0"/>
<pin id="1296" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_7/2 ret_V_47/2 "/>
</bind>
</comp>

<comp id="1301" class="1007" name="grp_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="16" slack="0"/>
<pin id="1303" dir="0" index="1" bw="16" slack="0"/>
<pin id="1304" dir="0" index="2" bw="27" slack="0"/>
<pin id="1305" dir="0" index="3" bw="27" slack="0"/>
<pin id="1306" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="sub_ln1193_2/3 sext_ln1193_1/3 ret_V_39/3 ret_V_15/3 "/>
</bind>
</comp>

<comp id="1311" class="1007" name="r_V_29_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="16" slack="0"/>
<pin id="1313" dir="0" index="1" bw="25" slack="0"/>
<pin id="1314" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/3 "/>
</bind>
</comp>

<comp id="1318" class="1007" name="mul_ln1192_1_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="16" slack="0"/>
<pin id="1320" dir="0" index="1" bw="26" slack="0"/>
<pin id="1321" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/4 "/>
</bind>
</comp>

<comp id="1324" class="1007" name="grp_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="16" slack="1"/>
<pin id="1326" dir="0" index="1" bw="26" slack="0"/>
<pin id="1327" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="1328" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_2/5 add_ln1192_4/5 "/>
</bind>
</comp>

<comp id="1331" class="1007" name="mul_ln703_1_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="16" slack="0"/>
<pin id="1333" dir="0" index="1" bw="23" slack="0"/>
<pin id="1334" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703_1/11 "/>
</bind>
</comp>

<comp id="1337" class="1007" name="mul_ln1118_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="17" slack="0"/>
<pin id="1339" dir="0" index="1" bw="17" slack="0"/>
<pin id="1340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/12 "/>
</bind>
</comp>

<comp id="1343" class="1007" name="grp_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="12" slack="0"/>
<pin id="1345" dir="0" index="1" bw="12" slack="0"/>
<pin id="1346" dir="0" index="2" bw="24" slack="0"/>
<pin id="1347" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_24/12 ret_V_3/12 "/>
</bind>
</comp>

<comp id="1351" class="1007" name="grp_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="12" slack="0"/>
<pin id="1353" dir="0" index="1" bw="13" slack="0"/>
<pin id="1354" dir="0" index="2" bw="13" slack="0"/>
<pin id="1355" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_10/12 sext_ln1118_3/12 r_V_5/12 "/>
</bind>
</comp>

<comp id="1359" class="1007" name="grp_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="12" slack="0"/>
<pin id="1361" dir="0" index="1" bw="21" slack="0"/>
<pin id="1362" dir="0" index="2" bw="21" slack="0"/>
<pin id="1363" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/12 add_ln1192_12/12 "/>
</bind>
</comp>

<comp id="1368" class="1007" name="r_V_8_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="16" slack="0"/>
<pin id="1370" dir="0" index="1" bw="27" slack="0"/>
<pin id="1371" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/12 "/>
</bind>
</comp>

<comp id="1374" class="1007" name="grp_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="12" slack="0"/>
<pin id="1376" dir="0" index="1" bw="20" slack="0"/>
<pin id="1377" dir="0" index="2" bw="23" slack="2147483647"/>
<pin id="1378" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_26/12 sext_ln703_4/12 ret_V_13/12 "/>
</bind>
</comp>

<comp id="1381" class="1007" name="grp_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="12" slack="0"/>
<pin id="1383" dir="0" index="1" bw="12" slack="0"/>
<pin id="1384" dir="0" index="2" bw="21" slack="0"/>
<pin id="1385" dir="0" index="3" bw="21" slack="0"/>
<pin id="1386" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_22/12 sext_ln1192_18/12 ret_V_42/12 ret_V_19/12 "/>
</bind>
</comp>

<comp id="1391" class="1007" name="grp_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="12" slack="0"/>
<pin id="1393" dir="0" index="1" bw="12" slack="0"/>
<pin id="1394" dir="0" index="2" bw="27" slack="0"/>
<pin id="1395" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_28/12 rhs_V_7/12 ret_V_44/12 "/>
</bind>
</comp>

<comp id="1400" class="1007" name="mul_ln728_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="16" slack="0"/>
<pin id="1402" dir="0" index="1" bw="25" slack="0"/>
<pin id="1403" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/13 "/>
</bind>
</comp>

<comp id="1407" class="1007" name="grp_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="12" slack="0"/>
<pin id="1409" dir="0" index="1" bw="12" slack="0"/>
<pin id="1410" dir="0" index="2" bw="23" slack="0"/>
<pin id="1411" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_31/13 ret_V_25/13 "/>
</bind>
</comp>

<comp id="1415" class="1007" name="mul_ln728_1_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="16" slack="12"/>
<pin id="1417" dir="0" index="1" bw="26" slack="0"/>
<pin id="1418" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_1/14 "/>
</bind>
</comp>

<comp id="1421" class="1007" name="mul_ln728_2_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="12" slack="0"/>
<pin id="1423" dir="0" index="1" bw="22" slack="0"/>
<pin id="1424" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_2/14 "/>
</bind>
</comp>

<comp id="1428" class="1007" name="r_V_23_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="24" slack="0"/>
<pin id="1430" dir="0" index="1" bw="14" slack="0"/>
<pin id="1431" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/14 "/>
</bind>
</comp>

<comp id="1434" class="1007" name="mul_ln728_3_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="12" slack="0"/>
<pin id="1436" dir="0" index="1" bw="22" slack="0"/>
<pin id="1437" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_3/15 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="p_Val2_s_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="16" slack="1"/>
<pin id="1443" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1449" class="1005" name="p_Val2_13_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="16" slack="1"/>
<pin id="1451" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="p_Val2_1_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="16" slack="1"/>
<pin id="1460" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="sext_ln727_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="26" slack="1"/>
<pin id="1469" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="p_Val2_4_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="16" slack="1"/>
<pin id="1474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="p_Val2_5_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="16" slack="1"/>
<pin id="1480" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="tmp_7_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="15" slack="1"/>
<pin id="1494" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="r_V_13_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="32" slack="1"/>
<pin id="1499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="ret_V_26_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="26" slack="1"/>
<pin id="1504" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_26 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="trunc_ln_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="16" slack="1"/>
<pin id="1509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1512" class="1005" name="r_V_4_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="32" slack="1"/>
<pin id="1514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="sext_ln728_1_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="26" slack="3"/>
<pin id="1519" dir="1" index="1" bw="26" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln728_1 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="add_ln1192_8_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="26" slack="1"/>
<pin id="1525" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_8 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="trunc_ln708_5_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="16" slack="1"/>
<pin id="1530" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="trunc_ln708_7_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="16" slack="1"/>
<pin id="1535" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="trunc_ln708_s_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="16" slack="1"/>
<pin id="1540" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1543" class="1005" name="trunc_ln708_12_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="16" slack="1"/>
<pin id="1545" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_12 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="r_V_21_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="51" slack="1"/>
<pin id="1550" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="trunc_ln708_14_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="16" slack="1"/>
<pin id="1555" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_14 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="trunc_ln708_1_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="16" slack="1"/>
<pin id="1560" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="trunc_ln708_4_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="16" slack="1"/>
<pin id="1565" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="lhs_V_5_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="17" slack="9"/>
<pin id="1570" dir="1" index="1" bw="17" slack="9"/>
</pin_list>
<bind>
<opset="lhs_V_5 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="ret_V_15_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="27" slack="1"/>
<pin id="1575" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_15 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="add_ln703_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="16" slack="1"/>
<pin id="1580" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="add_ln703_1_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="16" slack="1"/>
<pin id="1585" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="trunc_ln708_11_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="15" slack="1"/>
<pin id="1590" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="trunc_ln708_13_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="16" slack="1"/>
<pin id="1595" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="mul_ln1192_1_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="26" slack="1"/>
<pin id="1600" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="r_V_10_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="52" slack="1"/>
<pin id="1605" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="sext_ln708_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="16" slack="1"/>
<pin id="1610" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln708 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="trunc_ln708_2_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="16" slack="1"/>
<pin id="1615" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="trunc_ln708_8_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="16" slack="1"/>
<pin id="1620" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="add_ln703_2_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="16" slack="1"/>
<pin id="1625" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="mul_ln703_1_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="23" slack="1"/>
<pin id="1630" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln703_1 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="outsin_V_13_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="12" slack="2"/>
<pin id="1635" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_13 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="mul_ln1118_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="32" slack="1"/>
<pin id="1640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="ret_V_3_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="24" slack="1"/>
<pin id="1646" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="r_V_5_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="26" slack="1"/>
<pin id="1651" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="add_ln1192_9_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="22" slack="1"/>
<pin id="1656" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_9 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="outsin_V_6_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="12" slack="2"/>
<pin id="1661" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_6 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="r_V_8_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="27" slack="1"/>
<pin id="1667" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="ret_V_13_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="23" slack="1"/>
<pin id="1672" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_13 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="ret_V_19_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="21" slack="1"/>
<pin id="1677" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_19 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="ret_V_23_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="28" slack="1"/>
<pin id="1682" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_23 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="outsin_V_24_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="12" slack="1"/>
<pin id="1687" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_24 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="r_V_2_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="61" slack="1"/>
<pin id="1692" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="add_ln1192_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="17" slack="1"/>
<pin id="1697" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="r_V_7_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="48" slack="1"/>
<pin id="1702" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="sub_ln1192_1_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="46" slack="1"/>
<pin id="1707" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1192_1 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="trunc_ln708_10_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="16" slack="2"/>
<pin id="1712" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="ret_V_25_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="24" slack="1"/>
<pin id="1717" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_25 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="ret_V_48_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="13" slack="1"/>
<pin id="1722" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_48 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="mul_ln700_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="66" slack="1"/>
<pin id="1727" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="mul_ln1192_3_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="56" slack="1"/>
<pin id="1732" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="add_ln1192_17_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="46" slack="1"/>
<pin id="1737" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_17 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="r_V_23_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="38" slack="1"/>
<pin id="1742" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="outsin_V_16_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="12" slack="1"/>
<pin id="1747" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="232"><net_src comp="12" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="220" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="220" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="220" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="220" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="220" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="10" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="80" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="80" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="80" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="80" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="80" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="80" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="80" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="80" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="80" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="80" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="80" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="80" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="80" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="80" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="80" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="80" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="80" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="14" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="228" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="16" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="18" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="370"><net_src comp="14" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="228" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="20" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="22" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="380"><net_src comp="14" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="228" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="24" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="387"><net_src comp="374" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="14" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="228" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="28" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="404"><net_src comp="14" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="228" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="32" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="34" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="414"><net_src comp="36" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="228" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="20" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="38" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="421"><net_src comp="374" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="430"><net_src comp="44" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="46" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="50" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="52" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="440"><net_src comp="54" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="452"><net_src comp="44" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="46" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="447" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="58" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="459" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="60" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="50" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="52" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="486"><net_src comp="62" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="50" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="482" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="52" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="54" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="504"><net_src comp="497" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="64" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="68" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="46" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="506" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="500" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="68" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="46" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="519" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="513" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="538"><net_src comp="72" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="74" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="76" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="546"><net_src comp="459" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="78" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="425" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="50" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="52" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="54" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="564"><net_src comp="554" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="572"><net_src comp="565" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="580"><net_src comp="50" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="52" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="582"><net_src comp="54" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="586" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="84" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="86" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="598" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="592" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="617"><net_src comp="72" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="74" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="76" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="626"><net_src comp="44" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="46" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="621" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="88" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="645"><net_src comp="50" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="633" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="647"><net_src comp="52" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="648"><net_src comp="54" pin="0"/><net_sink comp="639" pin=3"/></net>

<net id="649"><net_src comp="639" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="660"><net_src comp="94" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="661"><net_src comp="656" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="666"><net_src comp="662" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="673"><net_src comp="98" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="52" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="675"><net_src comp="100" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="683"><net_src comp="676" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="102" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="691"><net_src comp="104" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="679" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="106" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="108" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="705"><net_src comp="698" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="698" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="707" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="715"><net_src comp="114" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="50" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="711" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="52" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="54" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="733"><net_src comp="726" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="116" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="741"><net_src comp="104" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="729" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="106" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="108" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="749"><net_src comp="118" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="750"><net_src comp="745" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="761"><net_src comp="754" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="122" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="757" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="274" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="279" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="775" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="126" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="284" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="779" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="804"><net_src comp="130" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="132" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="809"><net_src comp="799" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="806" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="796" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="289" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="827"><net_src comp="820" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="810" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="299" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="304" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="309" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="848"><net_src comp="841" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="294" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="858"><net_src comp="146" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="844" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="46" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="864"><net_src comp="853" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="870"><net_src comp="148" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="314" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="46" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="876"><net_src comp="865" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="886"><net_src comp="877" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="150" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="893"><net_src comp="152" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="154" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="156" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="158" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="905"><net_src comp="895" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="902" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="888" pin="3"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="906" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="160" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="921"><net_src comp="912" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="929"><net_src comp="918" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="922" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="937"><net_src comp="324" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="934" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="931" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="938" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="162" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="960"><net_src comp="950" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="953" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="975"><net_src comp="968" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="965" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="982"><net_src comp="166" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="86" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="987"><net_src comp="977" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="984" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="971" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="1004"><net_src comp="997" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="994" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="168" pin="0"/><net_sink comp="1006" pin=1"/></net>

<net id="1018"><net_src comp="170" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1020"><net_src comp="172" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1021"><net_src comp="174" pin="0"/><net_sink comp="1012" pin=3"/></net>

<net id="1025"><net_src comp="329" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1030"><net_src comp="176" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="1022" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1040"><net_src comp="178" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="1026" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="46" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1046"><net_src comp="1035" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="334" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1058"><net_src comp="1047" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="1051" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1070"><net_src comp="1060" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="1063" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1082"><net_src comp="1072" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1075" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1089"><net_src comp="182" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="86" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1095"><net_src comp="1084" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1104"><net_src comp="186" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="86" pin="0"/><net_sink comp="1099" pin=2"/></net>

<net id="1109"><net_src comp="1099" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1091" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1123"><net_src comp="1116" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="188" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1131"><net_src comp="1119" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1137"><net_src comp="210" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="344" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="212" pin="0"/><net_sink comp="1132" pin=2"/></net>

<net id="1143"><net_src comp="1132" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1148"><net_src comp="1140" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1155"><net_src comp="214" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="1144" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1157"><net_src comp="216" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1158"><net_src comp="218" pin="0"/><net_sink comp="1149" pin=3"/></net>

<net id="1159"><net_src comp="1149" pin="4"/><net_sink comp="234" pin=2"/></net>

<net id="1164"><net_src comp="222" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1171"><net_src comp="104" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="1160" pin="2"/><net_sink comp="1165" pin=1"/></net>

<net id="1173"><net_src comp="106" pin="0"/><net_sink comp="1165" pin=2"/></net>

<net id="1174"><net_src comp="108" pin="0"/><net_sink comp="1165" pin=3"/></net>

<net id="1175"><net_src comp="1165" pin="4"/><net_sink comp="241" pin=2"/></net>

<net id="1179"><net_src comp="349" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1185"><net_src comp="186" pin="0"/><net_sink comp="1180" pin=0"/></net>

<net id="1186"><net_src comp="86" pin="0"/><net_sink comp="1180" pin=2"/></net>

<net id="1190"><net_src comp="1180" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1195"><net_src comp="1187" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1200"><net_src comp="1191" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="224" pin="0"/><net_sink comp="1196" pin=1"/></net>

<net id="1208"><net_src comp="170" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1209"><net_src comp="1196" pin="2"/><net_sink comp="1202" pin=1"/></net>

<net id="1210"><net_src comp="172" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1211"><net_src comp="174" pin="0"/><net_sink comp="1202" pin=3"/></net>

<net id="1212"><net_src comp="1202" pin="4"/><net_sink comp="248" pin=2"/></net>

<net id="1223"><net_src comp="1213" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="1216" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1229"><net_src comp="1219" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="226" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1237"><net_src comp="170" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1238"><net_src comp="1225" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1239"><net_src comp="172" pin="0"/><net_sink comp="1231" pin=2"/></net>

<net id="1240"><net_src comp="174" pin="0"/><net_sink comp="1231" pin=3"/></net>

<net id="1241"><net_src comp="1231" pin="4"/><net_sink comp="262" pin=2"/></net>

<net id="1246"><net_src comp="418" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="418" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1253"><net_src comp="384" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1254"><net_src comp="40" pin="0"/><net_sink comp="1248" pin=1"/></net>

<net id="1255"><net_src comp="42" pin="0"/><net_sink comp="1248" pin=2"/></net>

<net id="1261"><net_src comp="422" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="48" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1263"><net_src comp="425" pin="3"/><net_sink comp="1256" pin=2"/></net>

<net id="1264"><net_src comp="1256" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="1269"><net_src comp="441" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="441" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1275"><net_src comp="444" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="444" pin="1"/><net_sink comp="1271" pin=1"/></net>

<net id="1277"><net_src comp="1271" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="1278"><net_src comp="1271" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="1283"><net_src comp="66" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1284"><net_src comp="1279" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="1289"><net_src comp="422" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="70" pin="0"/><net_sink comp="1285" pin=1"/></net>

<net id="1291"><net_src comp="1285" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="1297"><net_src comp="422" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1298"><net_src comp="422" pin="1"/><net_sink comp="1292" pin=1"/></net>

<net id="1299"><net_src comp="82" pin="0"/><net_sink comp="1292" pin=2"/></net>

<net id="1300"><net_src comp="1292" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="1307"><net_src comp="653" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1308"><net_src comp="583" pin="1"/><net_sink comp="1301" pin=1"/></net>

<net id="1309"><net_src comp="90" pin="0"/><net_sink comp="1301" pin=2"/></net>

<net id="1310"><net_src comp="92" pin="0"/><net_sink comp="1301" pin=3"/></net>

<net id="1315"><net_src comp="650" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="96" pin="0"/><net_sink comp="1311" pin=1"/></net>

<net id="1317"><net_src comp="1311" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="1322"><net_src comp="695" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1323"><net_src comp="110" pin="0"/><net_sink comp="1318" pin=1"/></net>

<net id="1329"><net_src comp="112" pin="0"/><net_sink comp="1324" pin=1"/></net>

<net id="1330"><net_src comp="1324" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="1335"><net_src comp="751" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1336"><net_src comp="120" pin="0"/><net_sink comp="1331" pin=1"/></net>

<net id="1341"><net_src comp="763" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="767" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1348"><net_src comp="771" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1349"><net_src comp="771" pin="1"/><net_sink comp="1343" pin=1"/></net>

<net id="1350"><net_src comp="124" pin="0"/><net_sink comp="1343" pin=2"/></net>

<net id="1356"><net_src comp="785" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1357"><net_src comp="128" pin="0"/><net_sink comp="1351" pin=1"/></net>

<net id="1358"><net_src comp="789" pin="1"/><net_sink comp="1351" pin=2"/></net>

<net id="1364"><net_src comp="816" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1365"><net_src comp="134" pin="0"/><net_sink comp="1359" pin=1"/></net>

<net id="1366"><net_src comp="136" pin="0"/><net_sink comp="1359" pin=2"/></net>

<net id="1367"><net_src comp="1359" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="1372"><net_src comp="793" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1373"><net_src comp="138" pin="0"/><net_sink comp="1368" pin=1"/></net>

<net id="1379"><net_src comp="829" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1380"><net_src comp="140" pin="0"/><net_sink comp="1374" pin=1"/></net>

<net id="1387"><net_src comp="837" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1388"><net_src comp="833" pin="1"/><net_sink comp="1381" pin=1"/></net>

<net id="1389"><net_src comp="142" pin="0"/><net_sink comp="1381" pin=2"/></net>

<net id="1390"><net_src comp="144" pin="0"/><net_sink comp="1381" pin=3"/></net>

<net id="1396"><net_src comp="849" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1397"><net_src comp="849" pin="1"/><net_sink comp="1391" pin=1"/></net>

<net id="1398"><net_src comp="861" pin="1"/><net_sink comp="1391" pin=2"/></net>

<net id="1399"><net_src comp="1391" pin="3"/><net_sink comp="877" pin=1"/></net>

<net id="1404"><net_src comp="962" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1405"><net_src comp="164" pin="0"/><net_sink comp="1400" pin=1"/></net>

<net id="1406"><net_src comp="1400" pin="2"/><net_sink comp="977" pin=1"/></net>

<net id="1412"><net_src comp="1032" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1413"><net_src comp="1032" pin="1"/><net_sink comp="1407" pin=1"/></net>

<net id="1414"><net_src comp="1043" pin="1"/><net_sink comp="1407" pin=2"/></net>

<net id="1419"><net_src comp="180" pin="0"/><net_sink comp="1415" pin=1"/></net>

<net id="1420"><net_src comp="1415" pin="2"/><net_sink comp="1084" pin=1"/></net>

<net id="1425"><net_src comp="1096" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1426"><net_src comp="184" pin="0"/><net_sink comp="1421" pin=1"/></net>

<net id="1427"><net_src comp="1421" pin="2"/><net_sink comp="1099" pin=1"/></net>

<net id="1432"><net_src comp="1125" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1433"><net_src comp="1128" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="1438"><net_src comp="1176" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1439"><net_src comp="184" pin="0"/><net_sink comp="1434" pin=1"/></net>

<net id="1440"><net_src comp="1434" pin="2"/><net_sink comp="1180" pin=1"/></net>

<net id="1444"><net_src comp="354" pin="4"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1447"><net_src comp="1441" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1448"><net_src comp="1441" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1452"><net_src comp="364" pin="4"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1455"><net_src comp="1449" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1456"><net_src comp="1449" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1457"><net_src comp="1449" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1461"><net_src comp="374" pin="4"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1464"><net_src comp="1458" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1465"><net_src comp="1458" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1466"><net_src comp="1458" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1470"><net_src comp="384" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1475"><net_src comp="388" pin="4"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1481"><net_src comp="398" pin="4"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1484"><net_src comp="1478" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1485"><net_src comp="1478" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1486"><net_src comp="1478" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1487"><net_src comp="1478" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1488"><net_src comp="1478" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1489"><net_src comp="1478" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1490"><net_src comp="1478" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1491"><net_src comp="1478" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1495"><net_src comp="408" pin="4"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="1500"><net_src comp="1242" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1505"><net_src comp="1248" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1510"><net_src comp="432" pin="4"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="1515"><net_src comp="1265" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1520"><net_src comp="444" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1522"><net_src comp="1517" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1526"><net_src comp="454" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1531"><net_src comp="472" pin="4"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1536"><net_src comp="487" pin="4"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="1541"><net_src comp="532" pin="4"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1546"><net_src comp="554" pin="4"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="1551"><net_src comp="568" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1556"><net_src comp="574" pin="4"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="1561"><net_src comp="611" pin="4"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1566"><net_src comp="639" pin="4"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1571"><net_src comp="653" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1576"><net_src comp="1301" pin="4"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1581"><net_src comp="656" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1586"><net_src comp="662" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="1591"><net_src comp="667" pin="4"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1596"><net_src comp="685" pin="4"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="1601"><net_src comp="1318" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1606"><net_src comp="701" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1611"><net_src comp="707" pin="1"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1616"><net_src comp="716" pin="4"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1621"><net_src comp="735" pin="4"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1626"><net_src comp="745" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1631"><net_src comp="1331" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1636"><net_src comp="269" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1641"><net_src comp="1337" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1643"><net_src comp="1638" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1647"><net_src comp="1343" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1652"><net_src comp="1351" pin="3"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1657"><net_src comp="823" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1662"><net_src comp="294" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1664"><net_src comp="1659" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1668"><net_src comp="1368" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1673"><net_src comp="1374" pin="3"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1678"><net_src comp="1381" pin="4"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1683"><net_src comp="882" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1688"><net_src comp="319" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1693"><net_src comp="925" pin="2"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1698"><net_src comp="944" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1703"><net_src comp="956" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1708"><net_src comp="988" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1713"><net_src comp="1012" pin="4"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1718"><net_src comp="1407" pin="3"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1723"><net_src comp="1054" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1728"><net_src comp="1066" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1733"><net_src comp="1078" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1738"><net_src comp="1110" pin="2"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1743"><net_src comp="1428" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1748"><net_src comp="339" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="1216" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {15 }
	Port: y_1_V | {15 }
	Port: y_2_V | {15 }
	Port: y_3_V | {15 }
	Port: y_4_V | {15 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln727 : 1
		r_V_12 : 1
		r_V_13 : 2
		mul_ln703_2 : 2
		ret_V_26 : 3
	State 2
		mul_ln1193 : 1
		ret_V_31 : 2
		trunc_ln : 3
		r_V_4 : 1
		mul_ln1192_5 : 1
		add_ln1192_8 : 2
		add_ln1192_7 : 1
		trunc_ln708_5 : 2
		ret_V_38 : 2
		trunc_ln708_7 : 3
		mul_ln700_1 : 1
		shl_ln1 : 1
		add_ln700 : 2
		mul_ln728_4 : 1
		rhs_V_5 : 2
		ret_V_41 : 3
		trunc_ln708_s : 4
		add_ln1192_30 : 1
		add_ln1192_28 : 2
		trunc_ln708_12 : 3
		outsin_V_13 : 4
		r_V_21 : 1
		mul_ln1192_7 : 1
		ret_V_47 : 2
		trunc_ln708_14 : 3
	State 3
		mul_ln1192 : 1
		ret_V_32 : 2
		trunc_ln708_1 : 3
		sub_ln1192 : 1
		ret_V_36 : 2
		trunc_ln708_4 : 3
		outsin_V_20 : 4
		sub_ln1193_2 : 1
		sext_ln1193_1 : 2
		ret_V_39 : 3
		ret_V_15 : 4
		outsin_V_9 : 1
		outsin_V_21 : 1
		r_V_29 : 1
		trunc_ln708_11 : 2
		r_V_32 : 1
		trunc_ln708_13 : 2
	State 4
		mul_ln1192_1 : 1
		r_V_10 : 1
		outsin_V_22 : 1
	State 5
		add_ln1192_4 : 1
		ret_V_34 : 2
		trunc_ln708_2 : 3
		r_V_27 : 1
		trunc_ln708_8 : 2
		outsin_V_16 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		mul_ln703_1 : 1
	State 12
		ret_V : 1
		sext_ln1118_1 : 2
		sext_ln1118_8 : 2
		mul_ln1118 : 3
		r_V : 1
		r_V_24 : 2
		ret_V_3 : 3
		sext_ln703 : 1
		ret_V_8 : 2
		sext_ln703_1 : 1
		ret_V_10 : 2
		sext_ln1116_2 : 3
		sext_ln1118_3 : 3
		r_V_5 : 4
		sext_ln1118_7 : 1
		r_V_25 : 2
		sext_ln703_3 : 1
		mul_ln703 : 2
		add_ln1192_12 : 3
		sext_ln1192_5 : 4
		add_ln1192_9 : 5
		r_V_8 : 1
		sext_ln1118_10 : 1
		r_V_26 : 2
		sext_ln703_4 : 3
		ret_V_13 : 4
		sext_ln1116_5 : 1
		sext_ln1192_17 : 1
		add_ln1192_22 : 2
		sext_ln1192_18 : 3
		ret_V_42 : 4
		ret_V_19 : 5
		ret_V_43 : 1
		r_V_14 : 1
		r_V_28 : 2
		lhs_V_6 : 2
		sext_ln728_5 : 3
		rhs_V_7 : 3
		ret_V_44 : 4
		rhs_V_8 : 1
		sext_ln728_6 : 2
		ret_V_45 : 5
		ret_V_23 : 6
	State 13
		sext_ln1118 : 1
		sub_ln1193 : 2
		ret_V_1 : 3
		sext_ln1116 : 4
		r_V_2 : 5
		sext_ln1192_3 : 1
		ret_V_33 : 2
		add_ln1192 : 3
		r_V_7 : 1
		mul_ln1192_4 : 1
		mul_ln728 : 1
		lhs_V_4 : 2
		sext_ln1192_10 : 3
		sub_ln1192_1 : 4
		mul_ln1192_6 : 1
		ret_V_46 : 2
		trunc_ln708_10 : 3
		r_V_17 : 1
		r_V_30 : 2
		r_V_31 : 1
		lhs_V_7 : 3
		sext_ln728_7 : 4
		ret_V_25 : 5
		lhs_V_8 : 1
		ret_V_48 : 2
	State 14
		mul_ln700 : 1
		mul_ln1192_3 : 1
		rhs_V_2 : 1
		add_ln1192_16 : 2
		mul_ln728_2 : 1
		rhs_V_3 : 2
		sext_ln1192_11 : 3
		add_ln1192_17 : 4
		ret_V_29 : 1
		sext_ln1118_17 : 2
		r_V_23 : 3
	State 15
		rhs_V : 1
		sext_ln728_2 : 2
		ret_V_35 : 3
		trunc_ln708_3 : 4
		write_ln50 : 5
		trunc_ln708_6 : 1
		write_ln51 : 2
		sext_ln728_4 : 1
		mul_ln728_3 : 2
		rhs_V_4 : 3
		sext_ln1192_12 : 4
		add_ln1192_19 : 5
		ret_V_40 : 6
		trunc_ln708_9 : 7
		write_ln52 : 8
		mul_ln1192_8 : 1
		ret_V_49 : 2
		trunc_ln708_15 : 3
		write_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          | grp_generic_sincos_16_6_s_fu_269 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_274 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_279 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_284 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_289 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_294 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_299 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_304 |    2    |   312   |   3383  |
|   call   | grp_generic_sincos_16_6_s_fu_309 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_314 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_319 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_324 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_329 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_334 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_339 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_344 |    2    |   312   |   3383  |
|          | grp_generic_sincos_16_6_s_fu_349 |    2    |   312   |   3383  |
|----------|----------------------------------|---------|---------|---------|
|          |        add_ln1192_8_fu_454       |    0    |    0    |    33   |
|          |        add_ln1192_7_fu_466       |    0    |    0    |    33   |
|          |          ret_V_38_fu_482         |    0    |    0    |    33   |
|          |         add_ln700_fu_513         |    0    |    0    |    26   |
|          |          ret_V_41_fu_526         |    0    |    0    |    26   |
|          |       add_ln1192_30_fu_542       |    0    |    0    |    26   |
|          |       add_ln1192_28_fu_548       |    0    |    0    |    26   |
|          |          ret_V_32_fu_605         |    0    |    0    |    43   |
|          |          ret_V_36_fu_633         |    0    |    0    |    26   |
|          |         add_ln703_fu_656         |    0    |    0    |    23   |
|          |        add_ln703_1_fu_662        |    0    |    0    |    23   |
|          |          ret_V_34_fu_711         |    0    |    0    |    33   |
|          |        add_ln703_2_fu_745        |    0    |    0    |    23   |
|          |           ret_V_fu_757           |    0    |    0    |    23   |
|    add   |          ret_V_8_fu_779          |    0    |    0    |    19   |
|          |           r_V_25_fu_810          |    0    |    0    |    26   |
|          |        add_ln1192_9_fu_823       |    0    |    0    |    26   |
|          |          ret_V_43_fu_844         |    0    |    0    |    23   |
|          |          ret_V_45_fu_877         |    0    |    0    |    26   |
|          |          ret_V_23_fu_882         |    0    |    0    |    26   |
|          |          ret_V_1_fu_912          |    0    |    0    |    26   |
|          |         add_ln1192_fu_944        |    0    |    0    |    26   |
|          |         ret_V_46_fu_1006         |    0    |    0    |    53   |
|          |       add_ln1192_16_fu_1091      |    0    |    0    |    26   |
|          |       add_ln1192_17_fu_1110      |    0    |    0    |    26   |
|          |         ret_V_29_fu_1119         |    0    |    0    |    20   |
|          |         ret_V_37_fu_1160         |    0    |    0    |    63   |
|          |       add_ln1192_19_fu_1191      |    0    |    0    |    26   |
|          |         ret_V_40_fu_1196         |    0    |    0    |    26   |
|          |         ret_V_49_fu_1225         |    0    |    0    |    53   |
|----------|----------------------------------|---------|---------|---------|
|          |        mul_ln700_1_fu_500        |    2    |    0    |    20   |
|          |           r_V_21_fu_568          |    2    |    0    |    50   |
|          |         mul_ln1192_fu_592        |    2    |    0    |    20   |
|          |           r_V_32_fu_679          |    3    |    0    |    28   |
|          |           r_V_10_fu_701          |    2    |    0    |    45   |
|          |           r_V_27_fu_729          |    3    |    0    |    29   |
|          |           r_V_2_fu_925           |    3    |    0    |    27   |
|          |           r_V_7_fu_956           |    2    |    0    |    50   |
|          |        mul_ln1192_4_fu_971       |    2    |    0    |    45   |
|          |       mul_ln1192_6_fu_1000       |    2    |    0    |    40   |
|          |         mul_ln700_fu_1066        |    3    |    0    |    39   |
|          |       mul_ln1192_3_fu_1078       |    3    |    0    |    21   |
|          |       mul_ln1192_8_fu_1219       |    2    |    0    |    26   |
|    mul   |          r_V_13_fu_1242          |    1    |    0    |    0    |
|          |           r_V_4_fu_1265          |    1    |    0    |    0    |
|          |       mul_ln1192_5_fu_1271       |    1    |    0    |    0    |
|          |        mul_ln700_2_fu_1279       |    1    |    0    |    0    |
|          |        mul_ln728_4_fu_1285       |    1    |    0    |    0    |
|          |          r_V_29_fu_1311          |    1    |    0    |    0    |
|          |       mul_ln1192_1_fu_1318       |    1    |    0    |    0    |
|          |        mul_ln703_1_fu_1331       |    1    |    0    |    0    |
|          |        mul_ln1118_fu_1337        |    1    |    0    |    0    |
|          |           r_V_8_fu_1368          |    1    |    0    |    0    |
|          |         mul_ln728_fu_1400        |    1    |    0    |    0    |
|          |        mul_ln728_1_fu_1415       |    1    |    0    |    0    |
|          |        mul_ln728_2_fu_1421       |    1    |    0    |    0    |
|          |          r_V_23_fu_1428          |    1    |    0    |    0    |
|          |        mul_ln728_3_fu_1434       |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sub_ln1192_fu_628        |    0    |    0    |    26   |
|          |         sub_ln1193_fu_906        |    0    |    0    |    26   |
|          |          ret_V_33_fu_938         |    0    |    0    |    26   |
|    sub   |        sub_ln1192_1_fu_988       |    0    |    0    |    53   |
|          |          r_V_30_fu_1026          |    0    |    0    |    19   |
|          |         ret_V_48_fu_1054         |    0    |    0    |    19   |
|          |         ret_V_35_fu_1144         |    0    |    0    |    73   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1248           |    1    |    0    |    0    |
|          |            grp_fu_1256           |    1    |    0    |    0    |
|          |            grp_fu_1292           |    1    |    0    |    0    |
|          |            grp_fu_1324           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1343           |    1    |    0    |    0    |
|          |            grp_fu_1359           |    1    |    0    |    0    |
|          |            grp_fu_1374           |    1    |    0    |    0    |
|          |            grp_fu_1391           |    1    |    0    |    0    |
|          |            grp_fu_1407           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| submuladd|            grp_fu_1301           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  addmul  |            grp_fu_1351           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| addmuladd|            grp_fu_1381           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_228       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln50_write_fu_234     |    0    |    0    |    0    |
|          |      write_ln51_write_fu_241     |    0    |    0    |    0    |
|   write  |      write_ln52_write_fu_248     |    0    |    0    |    0    |
|          |      write_ln53_write_fu_255     |    0    |    0    |    0    |
|          |      write_ln54_write_fu_262     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          p_Val2_s_fu_354         |    0    |    0    |    0    |
|          |         p_Val2_13_fu_364         |    0    |    0    |    0    |
|          |          p_Val2_1_fu_374         |    0    |    0    |    0    |
|          |          p_Val2_4_fu_388         |    0    |    0    |    0    |
|          |          p_Val2_5_fu_398         |    0    |    0    |    0    |
|          |           tmp_7_fu_408           |    0    |    0    |    0    |
|          |          trunc_ln_fu_432         |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_472       |    0    |    0    |    0    |
|          |       trunc_ln708_7_fu_487       |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_532       |    0    |    0    |    0    |
|          |       trunc_ln708_12_fu_554      |    0    |    0    |    0    |
|partselect|       trunc_ln708_14_fu_574      |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_611       |    0    |    0    |    0    |
|          |       trunc_ln708_4_fu_639       |    0    |    0    |    0    |
|          |       trunc_ln708_11_fu_667      |    0    |    0    |    0    |
|          |       trunc_ln708_13_fu_685      |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_716       |    0    |    0    |    0    |
|          |       trunc_ln708_8_fu_735       |    0    |    0    |    0    |
|          |      trunc_ln708_10_fu_1012      |    0    |    0    |    0    |
|          |       trunc_ln708_3_fu_1149      |    0    |    0    |    0    |
|          |       trunc_ln708_6_fu_1165      |    0    |    0    |    0    |
|          |       trunc_ln708_9_fu_1202      |    0    |    0    |    0    |
|          |      trunc_ln708_15_fu_1231      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sext_ln727_fu_384        |    0    |    0    |    0    |
|          |           r_V_12_fu_418          |    0    |    0    |    0    |
|          |         sext_ln728_fu_422        |    0    |    0    |    0    |
|          |           r_V_3_fu_441           |    0    |    0    |    0    |
|          |        sext_ln728_1_fu_444       |    0    |    0    |    0    |
|          |        sext_ln700_2_fu_497       |    0    |    0    |    0    |
|          |       sext_ln1116_7_fu_565       |    0    |    0    |    0    |
|          |        sext_ln1265_fu_583        |    0    |    0    |    0    |
|          |        sext_ln1192_fu_586        |    0    |    0    |    0    |
|          |       sext_ln1192_1_fu_589       |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_650       |    0    |    0    |    0    |
|          |          lhs_V_5_fu_653          |    0    |    0    |    0    |
|          |       sext_ln1118_15_fu_676      |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_695       |    0    |    0    |    0    |
|          |       sext_ln1116_4_fu_698       |    0    |    0    |    0    |
|          |         sext_ln708_fu_707        |    0    |    0    |    0    |
|          |       sext_ln1118_13_fu_726      |    0    |    0    |    0    |
|          |        sext_ln703_2_fu_751       |    0    |    0    |    0    |
|          |           lhs_V_fu_754           |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_763       |    0    |    0    |    0    |
|          |       sext_ln1118_8_fu_767       |    0    |    0    |    0    |
|          |            r_V_fu_771            |    0    |    0    |    0    |
|          |         sext_ln703_fu_775        |    0    |    0    |    0    |
|          |        sext_ln703_1_fu_785       |    0    |    0    |    0    |
|          |       sext_ln1116_2_fu_789       |    0    |    0    |    0    |
|          |       sext_ln1118_5_fu_793       |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_796       |    0    |    0    |    0    |
|          |       sext_ln1118_7_fu_806       |    0    |    0    |    0    |
|          |        sext_ln703_3_fu_816       |    0    |    0    |    0    |
|          |       sext_ln1192_5_fu_820       |    0    |    0    |    0    |
|          |       sext_ln1118_10_fu_829      |    0    |    0    |    0    |
|          |       sext_ln1116_5_fu_833       |    0    |    0    |    0    |
|          |       sext_ln1192_17_fu_837      |    0    |    0    |    0    |
|          |          rhs_V_6_fu_841          |    0    |    0    |    0    |
|   sext   |           r_V_14_fu_849          |    0    |    0    |    0    |
|          |        sext_ln728_5_fu_861       |    0    |    0    |    0    |
|          |        sext_ln728_6_fu_873       |    0    |    0    |    0    |
|          |        sext_ln1118_fu_902        |    0    |    0    |    0    |
|          |        sext_ln1116_fu_918        |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_922       |    0    |    0    |    0    |
|          |       sext_ln1192_2_fu_931       |    0    |    0    |    0    |
|          |       sext_ln1192_3_fu_934       |    0    |    0    |    0    |
|          |       sext_ln1118_11_fu_950      |    0    |    0    |    0    |
|          |       sext_ln1118_12_fu_953      |    0    |    0    |    0    |
|          |       sext_ln1118_9_fu_962       |    0    |    0    |    0    |
|          |       sext_ln1192_8_fu_965       |    0    |    0    |    0    |
|          |       sext_ln1192_9_fu_968       |    0    |    0    |    0    |
|          |       sext_ln1192_10_fu_984      |    0    |    0    |    0    |
|          |       sext_ln1192_13_fu_994      |    0    |    0    |    0    |
|          |       sext_ln1192_14_fu_997      |    0    |    0    |    0    |
|          |          r_V_17_fu_1022          |    0    |    0    |    0    |
|          |          r_V_19_fu_1032          |    0    |    0    |    0    |
|          |       sext_ln728_7_fu_1043       |    0    |    0    |    0    |
|          |          lhs_V_8_fu_1047         |    0    |    0    |    0    |
|          |          rhs_V_9_fu_1051         |    0    |    0    |    0    |
|          |        sext_ln700_fu_1060        |    0    |    0    |    0    |
|          |       sext_ln700_1_fu_1063       |    0    |    0    |    0    |
|          |       sext_ln1192_6_fu_1072      |    0    |    0    |    0    |
|          |       sext_ln1192_7_fu_1075      |    0    |    0    |    0    |
|          |       sext_ln728_3_fu_1096       |    0    |    0    |    0    |
|          |      sext_ln1192_11_fu_1106      |    0    |    0    |    0    |
|          |       sext_ln703_11_fu_1116      |    0    |    0    |    0    |
|          |      sext_ln1118_16_fu_1125      |    0    |    0    |    0    |
|          |      sext_ln1118_17_fu_1128      |    0    |    0    |    0    |
|          |       sext_ln728_2_fu_1140       |    0    |    0    |    0    |
|          |       sext_ln728_4_fu_1176       |    0    |    0    |    0    |
|          |      sext_ln1192_12_fu_1187      |    0    |    0    |    0    |
|          |      sext_ln1192_15_fu_1213      |    0    |    0    |    0    |
|          |      sext_ln1192_16_fu_1216      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          lhs_V_1_fu_425          |    0    |    0    |    0    |
|          |          lhs_V_3_fu_447          |    0    |    0    |    0    |
|          |       trunc_ln1118_1_fu_459      |    0    |    0    |    0    |
|          |          shl_ln1_fu_506          |    0    |    0    |    0    |
|          |          rhs_V_5_fu_519          |    0    |    0    |    0    |
|          |          lhs_V_2_fu_598          |    0    |    0    |    0    |
|          |          rhs_V_1_fu_621          |    0    |    0    |    0    |
|          |        shl_ln1118_2_fu_799       |    0    |    0    |    0    |
|bitconcatenate|          lhs_V_6_fu_853          |    0    |    0    |    0    |
|          |          rhs_V_8_fu_865          |    0    |    0    |    0    |
|          |           shl_ln_fu_888          |    0    |    0    |    0    |
|          |        shl_ln1118_1_fu_895       |    0    |    0    |    0    |
|          |          lhs_V_4_fu_977          |    0    |    0    |    0    |
|          |          lhs_V_7_fu_1035         |    0    |    0    |    0    |
|          |          rhs_V_2_fu_1084         |    0    |    0    |    0    |
|          |          rhs_V_3_fu_1099         |    0    |    0    |    0    |
|          |           rhs_V_fu_1132          |    0    |    0    |    0    |
|          |          rhs_V_4_fu_1180         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    92   |   5304  |  59081  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_17_reg_1735|   46   |
| add_ln1192_8_reg_1523 |   26   |
| add_ln1192_9_reg_1654 |   22   |
|  add_ln1192_reg_1695  |   17   |
|  add_ln703_1_reg_1583 |   16   |
|  add_ln703_2_reg_1623 |   16   |
|   add_ln703_reg_1578  |   16   |
|    lhs_V_5_reg_1568   |   17   |
|  mul_ln1118_reg_1638  |   32   |
| mul_ln1192_1_reg_1598 |   26   |
| mul_ln1192_3_reg_1730 |   56   |
|   mul_ln700_reg_1725  |   66   |
|  mul_ln703_1_reg_1628 |   23   |
|  outsin_V_13_reg_1633 |   12   |
|  outsin_V_16_reg_1745 |   12   |
|  outsin_V_24_reg_1685 |   12   |
|  outsin_V_6_reg_1659  |   12   |
|   p_Val2_13_reg_1449  |   16   |
|   p_Val2_1_reg_1458   |   16   |
|   p_Val2_4_reg_1472   |   16   |
|   p_Val2_5_reg_1478   |   16   |
|   p_Val2_s_reg_1441   |   16   |
|    r_V_10_reg_1603    |   52   |
|    r_V_13_reg_1497    |   32   |
|    r_V_21_reg_1548    |   51   |
|    r_V_23_reg_1740    |   38   |
|     r_V_2_reg_1690    |   61   |
|     r_V_4_reg_1512    |   32   |
|     r_V_5_reg_1649    |   26   |
|     r_V_7_reg_1700    |   48   |
|     r_V_8_reg_1665    |   27   |
|   ret_V_13_reg_1670   |   23   |
|   ret_V_15_reg_1573   |   27   |
|   ret_V_19_reg_1675   |   21   |
|   ret_V_23_reg_1680   |   28   |
|   ret_V_25_reg_1715   |   24   |
|   ret_V_26_reg_1502   |   26   |
|    ret_V_3_reg_1644   |   24   |
|   ret_V_48_reg_1720   |   13   |
|  sext_ln708_reg_1608  |   16   |
|  sext_ln727_reg_1467  |   26   |
| sext_ln728_1_reg_1517 |   26   |
| sub_ln1192_1_reg_1705 |   46   |
|     tmp_7_reg_1492    |   15   |
|trunc_ln708_10_reg_1710|   16   |
|trunc_ln708_11_reg_1588|   15   |
|trunc_ln708_12_reg_1543|   16   |
|trunc_ln708_13_reg_1593|   16   |
|trunc_ln708_14_reg_1553|   16   |
| trunc_ln708_1_reg_1558|   16   |
| trunc_ln708_2_reg_1613|   16   |
| trunc_ln708_4_reg_1563|   16   |
| trunc_ln708_5_reg_1528|   16   |
| trunc_ln708_7_reg_1533|   16   |
| trunc_ln708_8_reg_1618|   16   |
| trunc_ln708_s_reg_1538|   16   |
|   trunc_ln_reg_1507   |   16   |
+-----------------------+--------+
|         Total         |  1396  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_16_6_s_fu_269 |  p1  |   2  |  16  |   32   ||    9    |
| grp_generic_sincos_16_6_s_fu_284 |  p1  |   2  |  16  |   32   ||    9    |
| grp_generic_sincos_16_6_s_fu_304 |  p1  |   2  |  16  |   32   ||    9    |
| grp_generic_sincos_16_6_s_fu_314 |  p1  |   2  |  16  |   32   ||    9    |
| grp_generic_sincos_16_6_s_fu_329 |  p1  |   2  |  15  |   30   ||    9    |
| grp_generic_sincos_16_6_s_fu_339 |  p1  |   2  |  16  |   32   ||    9    |
|            grp_fu_1324           |  p0  |   2  |  16  |   32   ||    9    |
|            grp_fu_1374           |  p0  |   2  |  12  |   24   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   246  ||  4.824  ||    72   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   92   |    -   |  5304  |  59081 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   72   |
|  Register |    -   |    -   |  1396  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   92   |    4   |  6700  |  59153 |
+-----------+--------+--------+--------+--------+
