
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/iq/Documents/marketinternational_filter/Example_reference/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/iq/Documents/marketinternational_filter/Example_reference/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/iq/Documents/marketinternational_filter/Example_reference/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/iq/Documents/marketinternational_filter/Example_reference/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/iq/Documents/marketinternational_filter/Example_reference/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/iq/Documents/marketinternational_filter/Example_reference/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.660 ; gain = 317.281 ; free physical = 508 ; free virtual = 1382
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1321.695 ; gain = 64.031 ; free physical = 502 ; free virtual = 1377
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1ae045996

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cf5d29c6

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1724.188 ; gain = 0.000 ; free physical = 138 ; free virtual = 1028

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 76 cells.
Phase 2 Constant Propagation | Checksum: f9d52b6f

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1724.188 ; gain = 0.000 ; free physical = 137 ; free virtual = 1028

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 158 unconnected nets.
INFO: [Opt 31-11] Eliminated 122 unconnected cells.
Phase 3 Sweep | Checksum: 135359586

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1724.188 ; gain = 0.000 ; free physical = 137 ; free virtual = 1028

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1724.188 ; gain = 0.000 ; free physical = 137 ; free virtual = 1028
Ending Logic Optimization Task | Checksum: 135359586

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1724.188 ; gain = 0.000 ; free physical = 137 ; free virtual = 1028

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 2394cee6b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 103 ; free virtual = 908
Ending Power Optimization Task | Checksum: 2394cee6b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2000.316 ; gain = 276.129 ; free physical = 103 ; free virtual = 908
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2000.316 ; gain = 750.656 ; free physical = 103 ; free virtual = 908
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 101 ; free virtual = 908
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iq/Documents/marketinternational_filter/Example_reference/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project/project.runs/impl_2/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 157 ; free virtual = 901
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 156 ; free virtual = 901

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 156 ; free virtual = 901
WARNING: [Place 30-12] An IO Bus FIXED_IO_0_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_0_mio[53] of IOStandard LVCMOS18
	FIXED_IO_0_mio[52] of IOStandard LVCMOS18
	FIXED_IO_0_mio[51] of IOStandard LVCMOS18
	FIXED_IO_0_mio[50] of IOStandard LVCMOS18
	FIXED_IO_0_mio[49] of IOStandard LVCMOS18
	FIXED_IO_0_mio[48] of IOStandard LVCMOS18
	FIXED_IO_0_mio[47] of IOStandard LVCMOS18
	FIXED_IO_0_mio[46] of IOStandard LVCMOS18
	FIXED_IO_0_mio[45] of IOStandard LVCMOS18
	FIXED_IO_0_mio[44] of IOStandard LVCMOS18
	FIXED_IO_0_mio[43] of IOStandard LVCMOS18
	FIXED_IO_0_mio[42] of IOStandard LVCMOS18
	FIXED_IO_0_mio[41] of IOStandard LVCMOS18
	FIXED_IO_0_mio[40] of IOStandard LVCMOS18
	FIXED_IO_0_mio[39] of IOStandard LVCMOS18
	FIXED_IO_0_mio[38] of IOStandard LVCMOS18
	FIXED_IO_0_mio[37] of IOStandard LVCMOS18
	FIXED_IO_0_mio[36] of IOStandard LVCMOS18
	FIXED_IO_0_mio[35] of IOStandard LVCMOS18
	FIXED_IO_0_mio[34] of IOStandard LVCMOS18
	FIXED_IO_0_mio[33] of IOStandard LVCMOS18
	FIXED_IO_0_mio[32] of IOStandard LVCMOS18
	FIXED_IO_0_mio[31] of IOStandard LVCMOS18
	FIXED_IO_0_mio[30] of IOStandard LVCMOS18
	FIXED_IO_0_mio[29] of IOStandard LVCMOS18
	FIXED_IO_0_mio[28] of IOStandard LVCMOS18
	FIXED_IO_0_mio[27] of IOStandard LVCMOS18
	FIXED_IO_0_mio[26] of IOStandard LVCMOS18
	FIXED_IO_0_mio[25] of IOStandard LVCMOS18
	FIXED_IO_0_mio[24] of IOStandard LVCMOS18
	FIXED_IO_0_mio[23] of IOStandard LVCMOS18
	FIXED_IO_0_mio[22] of IOStandard LVCMOS18
	FIXED_IO_0_mio[21] of IOStandard LVCMOS18
	FIXED_IO_0_mio[20] of IOStandard LVCMOS18
	FIXED_IO_0_mio[19] of IOStandard LVCMOS18
	FIXED_IO_0_mio[18] of IOStandard LVCMOS18
	FIXED_IO_0_mio[17] of IOStandard LVCMOS18
	FIXED_IO_0_mio[16] of IOStandard LVCMOS18
	FIXED_IO_0_mio[15] of IOStandard LVCMOS33
	FIXED_IO_0_mio[14] of IOStandard LVCMOS33
	FIXED_IO_0_mio[13] of IOStandard LVCMOS33
	FIXED_IO_0_mio[12] of IOStandard LVCMOS33
	FIXED_IO_0_mio[11] of IOStandard LVCMOS33
	FIXED_IO_0_mio[10] of IOStandard LVCMOS33
	FIXED_IO_0_mio[9] of IOStandard LVCMOS33
	FIXED_IO_0_mio[8] of IOStandard LVCMOS33
	FIXED_IO_0_mio[7] of IOStandard LVCMOS33
	FIXED_IO_0_mio[6] of IOStandard LVCMOS33
	FIXED_IO_0_mio[5] of IOStandard LVCMOS33
	FIXED_IO_0_mio[4] of IOStandard LVCMOS33
	FIXED_IO_0_mio[3] of IOStandard LVCMOS33
	FIXED_IO_0_mio[2] of IOStandard LVCMOS33
	FIXED_IO_0_mio[1] of IOStandard LVCMOS33
	FIXED_IO_0_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 153 ; free virtual = 901

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 153 ; free virtual = 901

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 15cdf3a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 153 ; free virtual = 901
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: caf009fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 153 ; free virtual = 901

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: c1b89b4d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 151 ; free virtual = 900
Phase 1.2.1 Place Init Design | Checksum: d0eab62d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 147 ; free virtual = 898
Phase 1.2 Build Placer Netlist Model | Checksum: d0eab62d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 147 ; free virtual = 898

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: d0eab62d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 147 ; free virtual = 898
Phase 1.3 Constrain Clocks/Macros | Checksum: d0eab62d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 147 ; free virtual = 898
Phase 1 Placer Initialization | Checksum: d0eab62d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2000.316 ; gain = 0.000 ; free physical = 147 ; free virtual = 898

Phase 2 Global Placement
SimPL: WL = 106574 (2214, 104360)
SimPL: WL = 108154 (2073, 106081)
SimPL: WL = 106904 (2269, 104635)
SimPL: WL = 109231 (2328, 106903)
SimPL: WL = 107474 (2286, 105188)
Phase 2 Global Placement | Checksum: 1560346b8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 154 ; free virtual = 896

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1560346b8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 154 ; free virtual = 896

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16460eb9f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 154 ; free virtual = 895

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15a00b3c9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 154 ; free virtual = 895

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 15a00b3c9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 154 ; free virtual = 895

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 192181c9d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 154 ; free virtual = 895

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 192181c9d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 154 ; free virtual = 896

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: e3dddf13

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: e3dddf13

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: e3dddf13

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: e3dddf13

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892
Phase 3.7 Small Shape Detail Placement | Checksum: e3dddf13

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 181b370b0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892
Phase 3 Detail Placement | Checksum: 181b370b0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 15e964085

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 15e964085

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 15e964085

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 280d5c84e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 280d5c84e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 280d5c84e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.705. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1d303c37d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892
Phase 4.1.3 Post Placement Optimization | Checksum: 1d303c37d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892
Phase 4.1 Post Commit Optimization | Checksum: 1d303c37d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1d303c37d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1d303c37d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1d303c37d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892
Phase 4.4 Placer Reporting | Checksum: 1d303c37d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 892

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 18626ccdb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 893
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18626ccdb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 893
Ending Placer Task | Checksum: 16873b269

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 893
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2023.352 ; gain = 23.035 ; free physical = 150 ; free virtual = 893
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 146 ; free virtual = 893
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 148 ; free virtual = 891
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 148 ; free virtual = 891
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 148 ; free virtual = 891
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_0_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_0_mio[53], FIXED_IO_0_mio[52], FIXED_IO_0_mio[51], FIXED_IO_0_mio[50], FIXED_IO_0_mio[49], FIXED_IO_0_mio[48], FIXED_IO_0_mio[47], FIXED_IO_0_mio[46], FIXED_IO_0_mio[45], FIXED_IO_0_mio[44], FIXED_IO_0_mio[43], FIXED_IO_0_mio[42], FIXED_IO_0_mio[41], FIXED_IO_0_mio[40], FIXED_IO_0_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_0_mio[15], FIXED_IO_0_mio[14], FIXED_IO_0_mio[13], FIXED_IO_0_mio[12], FIXED_IO_0_mio[11], FIXED_IO_0_mio[10], FIXED_IO_0_mio[9], FIXED_IO_0_mio[8], FIXED_IO_0_mio[7], FIXED_IO_0_mio[6], FIXED_IO_0_mio[5], FIXED_IO_0_mio[4], FIXED_IO_0_mio[3], FIXED_IO_0_mio[2], FIXED_IO_0_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e91dd4d2 ConstDB: 0 ShapeSum: 7f55dd97 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 133719df0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 124 ; free virtual = 858

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 133719df0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 127 ; free virtual = 858

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 133719df0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 115 ; free virtual = 829
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fbb21b73

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 108 ; free virtual = 818
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.706 | TNS=0.000  | WHS=-0.352 | THS=-32.879|

Phase 2 Router Initialization | Checksum: 24cb314c8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 108 ; free virtual = 818

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 7ca2c8af

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 138 ; free virtual = 790

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1f51bba1c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 780
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.368 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13a0a0a27

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 780

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1b7d83159

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 780
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.368 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 206c8cee2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 780
Phase 4 Rip-up And Reroute | Checksum: 206c8cee2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 780

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 162b38cde

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 780
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.382 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 162b38cde

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 780

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 162b38cde

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 780
Phase 5 Delay and Skew Optimization | Checksum: 162b38cde

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 780

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 2287850ff

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 780
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.382 | TNS=0.000  | WHS=0.119  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 249d80764

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 780

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.350678 %
  Global Horizontal Routing Utilization  = 0.54902 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17b7df0c2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 780

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17b7df0c2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 780

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 178f3b332

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 779

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.382 | TNS=0.000  | WHS=0.119  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 178f3b332

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 779
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 128 ; free virtual = 779

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 126 ; free virtual = 779
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2023.352 ; gain = 0.000 ; free physical = 121 ; free virtual = 779
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iq/Documents/marketinternational_filter/Example_reference/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project/project.runs/impl_2/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Aug  7 13:50:23 2017...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/iq/Documents/marketinternational_filter/Example_reference/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project/project.runs/impl_2/.Xil/Vivado-27684-iq-OptiPlex-9010/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/iq/Documents/marketinternational_filter/Example_reference/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project/project.runs/impl_2/.Xil/Vivado-27684-iq-OptiPlex-9010/dcp/design_1_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1186.641 ; gain = 3.000 ; free physical = 566 ; free virtual = 1384
Restored from archive | CPU: 0.250000 secs | Memory: 2.224251 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1186.641 ; gain = 3.000 ; free physical = 566 ; free virtual = 1384

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.3 (64-bit) build 1368829
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1186.641 ; gain = 256.270 ; free physical = 569 ; free virtual = 1382
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1578.738 ; gain = 391.098 ; free physical = 117 ; free virtual = 793
INFO: [Common 17-206] Exiting Vivado at Mon Aug  7 13:51:15 2017...
