#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c2cae246a0 .scope module, "testbenchALU" "testbenchALU" 2 1;
 .timescale 0 0;
v000001c2caea3c00_0 .var "bcd1", 15 0;
v000001c2caea3840_0 .var "bcd2", 15 0;
v000001c2caea35c0_0 .net "bcd_out", 15 0, v000001c2caea3980_0;  1 drivers
v000001c2caea38e0_0 .var "clear", 0 0;
v000001c2caea33e0_0 .var "clk", 0 0;
v000001c2caea2d00_0 .var "op_selected", 1 0;
v000001c2caea2a80_0 .net "special_signal", 0 0, v000001c2caea3340_0;  1 drivers
S_000001c2cae3b290 .scope module, "uut" "ALU" 2 15, 3 1 0, S_000001c2cae246a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 16 "bcd1";
    .port_info 3 /INPUT 16 "bcd2";
    .port_info 4 /INPUT 2 "op_selected";
    .port_info 5 /OUTPUT 16 "bcd_out";
    .port_info 6 /OUTPUT 1 "special_signal";
v000001c2caea2da0_0 .net "bcd1", 15 0, v000001c2caea3c00_0;  1 drivers
v000001c2caea3ca0_0 .net "bcd2", 15 0, v000001c2caea3840_0;  1 drivers
v000001c2caea3980_0 .var "bcd_out", 15 0;
v000001c2caea2760_0 .var "bin1", 13 0;
v000001c2caea2b20_0 .var "bin2", 13 0;
v000001c2caea2e40_0 .var "bin_result", 13 0;
v000001c2caea30c0_0 .net "clear", 0 0, v000001c2caea38e0_0;  1 drivers
v000001c2caea3e80_0 .net "clk", 0 0, v000001c2caea33e0_0;  1 drivers
v000001c2caea3700_0 .var/i "i", 31 0;
v000001c2caea3b60_0 .net "mul100_out1", 13 0, v000001c2cae48bb0_0;  1 drivers
v000001c2caea2940_0 .net "mul100_out2", 13 0, v000001c2cae48430_0;  1 drivers
v000001c2caea37a0_0 .net "mul10_out1", 13 0, v000001c2cae48e30_0;  1 drivers
v000001c2caea2bc0_0 .net "mul10_out2", 13 0, v000001c2caea2120_0;  1 drivers
v000001c2caea3200_0 .net "mul1k_out1", 13 0, v000001c2caea3ac0_0;  1 drivers
v000001c2caea2c60_0 .net "mul1k_out2", 13 0, v000001c2caea3de0_0;  1 drivers
v000001c2caea3520_0 .net "op_selected", 1 0, v000001c2caea2d00_0;  1 drivers
v000001c2caea3340_0 .var "special_signal", 0 0;
E_000001c2cae45720 .event anyedge, v000001c2caea2e40_0;
E_000001c2cae457a0 .event anyedge, v000001c2caea30c0_0, v000001c2caea3520_0, v000001c2caea2760_0, v000001c2caea2b20_0;
E_000001c2cae45ea0/0 .event anyedge, v000001c2caea2da0_0, v000001c2cae48e30_0, v000001c2cae48bb0_0, v000001c2caea3ac0_0;
E_000001c2cae45ea0/1 .event anyedge, v000001c2caea3ca0_0, v000001c2caea2120_0, v000001c2cae48430_0, v000001c2caea3de0_0;
E_000001c2cae45ea0 .event/or E_000001c2cae45ea0/0, E_000001c2cae45ea0/1;
L_000001c2caea21c0 .part v000001c2caea3c00_0, 4, 4;
L_000001c2caea3f20 .part v000001c2caea3c00_0, 8, 4;
L_000001c2caea2080 .part v000001c2caea3c00_0, 12, 4;
L_000001c2caea2440 .part v000001c2caea3840_0, 4, 4;
L_000001c2caea2300 .part v000001c2caea3840_0, 8, 4;
L_000001c2caea29e0 .part v000001c2caea3840_0, 12, 4;
S_000001c2cae3b420 .scope module, "mul100_inst1" "mul100" 3 22, 4 17 0, S_000001c2cae3b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in100";
    .port_info 2 /OUTPUT 14 "out100";
v000001c2cae48110_0 .net "clk", 0 0, v000001c2caea33e0_0;  alias, 1 drivers
v000001c2cae484d0_0 .var "extended_in100", 13 0;
v000001c2cae48610_0 .net "in100", 3 0, L_000001c2caea3f20;  1 drivers
v000001c2cae487f0_0 .var "in32", 13 0;
v000001c2cae48570_0 .var "in4", 13 0;
v000001c2cae48f70_0 .var "in64", 13 0;
v000001c2cae48bb0_0 .var "out100", 13 0;
E_000001c2cae45320/0 .event anyedge, v000001c2cae48610_0, v000001c2cae484d0_0, v000001c2cae48f70_0, v000001c2cae487f0_0;
E_000001c2cae45320/1 .event anyedge, v000001c2cae48570_0;
E_000001c2cae45320 .event/or E_000001c2cae45320/0, E_000001c2cae45320/1;
S_000001c2cae36280 .scope module, "mul100_inst2" "mul100" 3 27, 4 17 0, S_000001c2cae3b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in100";
    .port_info 2 /OUTPUT 14 "out100";
v000001c2cae48cf0_0 .net "clk", 0 0, v000001c2caea33e0_0;  alias, 1 drivers
v000001c2cae48890_0 .var "extended_in100", 13 0;
v000001c2cae481b0_0 .net "in100", 3 0, L_000001c2caea2300;  1 drivers
v000001c2cae48750_0 .var "in32", 13 0;
v000001c2cae48930_0 .var "in4", 13 0;
v000001c2cae489d0_0 .var "in64", 13 0;
v000001c2cae48430_0 .var "out100", 13 0;
E_000001c2cae45160/0 .event anyedge, v000001c2cae481b0_0, v000001c2cae48890_0, v000001c2cae489d0_0, v000001c2cae48750_0;
E_000001c2cae45160/1 .event anyedge, v000001c2cae48930_0;
E_000001c2cae45160 .event/or E_000001c2cae45160/0, E_000001c2cae45160/1;
S_000001c2cae36410 .scope module, "mul10_inst1" "mul10" 3 21, 4 1 0, S_000001c2cae3b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in10";
    .port_info 2 /OUTPUT 14 "out10";
v000001c2cae486b0_0 .net "clk", 0 0, v000001c2caea33e0_0;  alias, 1 drivers
v000001c2cae48250_0 .var "extended_in10", 13 0;
v000001c2cae48a70_0 .net "in10", 3 0, L_000001c2caea21c0;  1 drivers
v000001c2cae48b10_0 .var "in2", 13 0;
v000001c2cae48c50_0 .var "in3", 13 0;
v000001c2cae48e30_0 .var "out10", 13 0;
E_000001c2cae453a0 .event anyedge, v000001c2cae48a70_0, v000001c2cae48250_0, v000001c2cae48c50_0, v000001c2cae48b10_0;
S_000001c2cae332b0 .scope module, "mul10_inst2" "mul10" 3 26, 4 1 0, S_000001c2cae3b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in10";
    .port_info 2 /OUTPUT 14 "out10";
v000001c2cae482f0_0 .net "clk", 0 0, v000001c2caea33e0_0;  alias, 1 drivers
v000001c2cae48070_0 .var "extended_in10", 13 0;
v000001c2cae48d90_0 .net "in10", 3 0, L_000001c2caea2440;  1 drivers
v000001c2cae48390_0 .var "in2", 13 0;
v000001c2cae48ed0_0 .var "in3", 13 0;
v000001c2caea2120_0 .var "out10", 13 0;
E_000001c2cae45de0 .event anyedge, v000001c2cae48d90_0, v000001c2cae48070_0, v000001c2cae48ed0_0, v000001c2cae48390_0;
S_000001c2cae33440 .scope module, "mul1k_inst1" "mul1k" 3 23, 4 34 0, S_000001c2cae3b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in1k";
    .port_info 2 /OUTPUT 14 "out1k";
v000001c2caea3a20_0 .net "clk", 0 0, v000001c2caea33e0_0;  alias, 1 drivers
v000001c2caea2260_0 .var "extended_in1k", 13 0;
v000001c2caea3660_0 .var "in1024", 13 0;
v000001c2caea3480_0 .var "in16", 13 0;
v000001c2caea3160_0 .net "in1k", 3 0, L_000001c2caea2080;  1 drivers
v000001c2caea3d40_0 .var "in8", 13 0;
v000001c2caea3ac0_0 .var "out1k", 13 0;
E_000001c2cae45ba0/0 .event anyedge, v000001c2caea3160_0, v000001c2caea2260_0, v000001c2caea3660_0, v000001c2caea3480_0;
E_000001c2cae45ba0/1 .event anyedge, v000001c2caea3d40_0;
E_000001c2cae45ba0 .event/or E_000001c2cae45ba0/0, E_000001c2cae45ba0/1;
S_000001c2cadf2ae0 .scope module, "mul1k_inst2" "mul1k" 3 28, 4 34 0, S_000001c2cae3b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in1k";
    .port_info 2 /OUTPUT 14 "out1k";
v000001c2caea2ee0_0 .net "clk", 0 0, v000001c2caea33e0_0;  alias, 1 drivers
v000001c2caea32a0_0 .var "extended_in1k", 13 0;
v000001c2caea2f80_0 .var "in1024", 13 0;
v000001c2caea3020_0 .var "in16", 13 0;
v000001c2caea2800_0 .net "in1k", 3 0, L_000001c2caea29e0;  1 drivers
v000001c2caea26c0_0 .var "in8", 13 0;
v000001c2caea3de0_0 .var "out1k", 13 0;
E_000001c2cae45920/0 .event anyedge, v000001c2caea2800_0, v000001c2caea32a0_0, v000001c2caea2f80_0, v000001c2caea3020_0;
E_000001c2cae45920/1 .event anyedge, v000001c2caea26c0_0;
E_000001c2cae45920 .event/or E_000001c2cae45920/0, E_000001c2cae45920/1;
    .scope S_000001c2cae36410;
T_0 ;
    %wait E_000001c2cae453a0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v000001c2cae48a70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c2cae48250_0, 0, 14;
    %load/vec4 v000001c2cae48250_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2cae48c50_0, 0, 14;
    %load/vec4 v000001c2cae48250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2cae48b10_0, 0, 14;
    %load/vec4 v000001c2cae48c50_0;
    %load/vec4 v000001c2cae48b10_0;
    %add;
    %store/vec4 v000001c2cae48e30_0, 0, 14;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c2cae3b420;
T_1 ;
    %wait E_000001c2cae45320;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v000001c2cae48610_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c2cae484d0_0, 0, 14;
    %load/vec4 v000001c2cae484d0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2cae48f70_0, 0, 14;
    %load/vec4 v000001c2cae484d0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2cae487f0_0, 0, 14;
    %load/vec4 v000001c2cae484d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2cae48570_0, 0, 14;
    %load/vec4 v000001c2cae48f70_0;
    %load/vec4 v000001c2cae487f0_0;
    %add;
    %load/vec4 v000001c2cae48570_0;
    %add;
    %store/vec4 v000001c2cae48bb0_0, 0, 14;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c2cae33440;
T_2 ;
    %wait E_000001c2cae45ba0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v000001c2caea3160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c2caea2260_0, 0, 14;
    %load/vec4 v000001c2caea2260_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2caea3660_0, 0, 14;
    %load/vec4 v000001c2caea2260_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2caea3480_0, 0, 14;
    %load/vec4 v000001c2caea2260_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2caea3d40_0, 0, 14;
    %load/vec4 v000001c2caea3660_0;
    %load/vec4 v000001c2caea3480_0;
    %sub;
    %load/vec4 v000001c2caea3d40_0;
    %sub;
    %store/vec4 v000001c2caea3ac0_0, 0, 14;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c2cae332b0;
T_3 ;
    %wait E_000001c2cae45de0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v000001c2cae48d90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c2cae48070_0, 0, 14;
    %load/vec4 v000001c2cae48070_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2cae48ed0_0, 0, 14;
    %load/vec4 v000001c2cae48070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2cae48390_0, 0, 14;
    %load/vec4 v000001c2cae48ed0_0;
    %load/vec4 v000001c2cae48390_0;
    %add;
    %store/vec4 v000001c2caea2120_0, 0, 14;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c2cae36280;
T_4 ;
    %wait E_000001c2cae45160;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v000001c2cae481b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c2cae48890_0, 0, 14;
    %load/vec4 v000001c2cae48890_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2cae489d0_0, 0, 14;
    %load/vec4 v000001c2cae48890_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2cae48750_0, 0, 14;
    %load/vec4 v000001c2cae48890_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2cae48930_0, 0, 14;
    %load/vec4 v000001c2cae489d0_0;
    %load/vec4 v000001c2cae48750_0;
    %add;
    %load/vec4 v000001c2cae48930_0;
    %add;
    %store/vec4 v000001c2cae48430_0, 0, 14;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c2cadf2ae0;
T_5 ;
    %wait E_000001c2cae45920;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v000001c2caea2800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c2caea32a0_0, 0, 14;
    %load/vec4 v000001c2caea32a0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2caea2f80_0, 0, 14;
    %load/vec4 v000001c2caea32a0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2caea3020_0, 0, 14;
    %load/vec4 v000001c2caea32a0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001c2caea26c0_0, 0, 14;
    %load/vec4 v000001c2caea2f80_0;
    %load/vec4 v000001c2caea3020_0;
    %sub;
    %load/vec4 v000001c2caea26c0_0;
    %sub;
    %store/vec4 v000001c2caea3de0_0, 0, 14;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c2cae3b290;
T_6 ;
    %wait E_000001c2cae45ea0;
    %load/vec4 v000001c2caea2da0_0;
    %parti/s 4, 0, 2;
    %pad/u 14;
    %load/vec4 v000001c2caea37a0_0;
    %add;
    %load/vec4 v000001c2caea3b60_0;
    %add;
    %load/vec4 v000001c2caea3200_0;
    %add;
    %store/vec4 v000001c2caea2760_0, 0, 14;
    %load/vec4 v000001c2caea3ca0_0;
    %parti/s 4, 0, 2;
    %pad/u 14;
    %load/vec4 v000001c2caea2bc0_0;
    %add;
    %load/vec4 v000001c2caea2940_0;
    %add;
    %load/vec4 v000001c2caea2c60_0;
    %add;
    %store/vec4 v000001c2caea2b20_0, 0, 14;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c2cae3b290;
T_7 ;
    %wait E_000001c2cae457a0;
    %load/vec4 v000001c2caea30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001c2caea2e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c2caea3340_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c2caea3520_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001c2caea2e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c2caea3340_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v000001c2caea2760_0;
    %load/vec4 v000001c2caea2b20_0;
    %add;
    %assign/vec4 v000001c2caea2e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c2caea3340_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000001c2caea2b20_0;
    %load/vec4 v000001c2caea2760_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.6, 5;
    %load/vec4 v000001c2caea2760_0;
    %load/vec4 v000001c2caea2b20_0;
    %inv;
    %addi 1, 0, 14;
    %add;
    %assign/vec4 v000001c2caea2e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c2caea3340_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000001c2caea2b20_0;
    %load/vec4 v000001c2caea2760_0;
    %inv;
    %addi 1, 0, 14;
    %add;
    %assign/vec4 v000001c2caea2e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c2caea3340_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c2cae3b290;
T_8 ;
    %wait E_000001c2cae45720;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c2caea3980_0, 0, 16;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001c2caea3700_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001c2caea3700_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %load/vec4 v000001c2caea3980_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v000001c2caea3980_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c2caea3980_0, 4, 4;
T_8.2 ;
    %load/vec4 v000001c2caea3980_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.4, 5;
    %load/vec4 v000001c2caea3980_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c2caea3980_0, 4, 4;
T_8.4 ;
    %load/vec4 v000001c2caea3980_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.6, 5;
    %load/vec4 v000001c2caea3980_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c2caea3980_0, 4, 4;
T_8.6 ;
    %load/vec4 v000001c2caea3980_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.8, 5;
    %load/vec4 v000001c2caea3980_0;
    %parti/s 4, 12, 5;
    %addi 3, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c2caea3980_0, 4, 4;
T_8.8 ;
    %load/vec4 v000001c2caea3980_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000001c2caea2e40_0;
    %load/vec4 v000001c2caea3700_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c2caea3980_0, 0, 16;
    %load/vec4 v000001c2caea3700_0;
    %subi 1, 0, 32;
    %store/vec4 v000001c2caea3700_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c2cae246a0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v000001c2caea33e0_0;
    %inv;
    %store/vec4 v000001c2caea33e0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c2cae246a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2caea33e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2caea38e0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c2caea3c00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c2caea3840_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c2caea2d00_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c2caea38e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2caea38e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 18, 0, 16;
    %store/vec4 v000001c2caea3c00_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 35, 0, 16;
    %store/vec4 v000001c2caea3840_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c2caea2d00_0, 0, 2;
    %delay 20, 0;
    %delay 10, 0;
    %pushi/vec4 69, 0, 16;
    %store/vec4 v000001c2caea3c00_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 35, 0, 16;
    %store/vec4 v000001c2caea3840_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c2caea2d00_0, 0, 2;
    %delay 20, 0;
    %delay 10, 0;
    %pushi/vec4 21, 0, 16;
    %store/vec4 v000001c2caea3c00_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 37, 0, 16;
    %store/vec4 v000001c2caea3840_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c2caea2d00_0, 0, 2;
    %delay 20, 0;
    %delay 100, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001c2cae246a0;
T_11 ;
    %vpi_call 2 67 "$monitor", "Time = %t, bcd1 = %h, bcd2 = %h, op_selected = %b, bcd_out = %h, special_signal = %d", $time, v000001c2caea3c00_0, v000001c2caea3840_0, v000001c2caea2d00_0, v000001c2caea35c0_0, v000001c2caea2a80_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./testbench/testbenchALU.v";
    "./ALU.v";
    "./mult.v";
