// Seed: 2255775420
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply1 id_3
);
  int id_5 (
      1,
      id_2 + id_1 + 1
  );
  wire id_6, id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wand id_3,
    output wor id_4,
    output supply0 id_5,
    input tri id_6,
    input wire id_7,
    input wand id_8,
    input supply0 id_9,
    output tri id_10,
    input wor id_11,
    input supply1 id_12,
    input supply1 id_13,
    input wand id_14,
    input supply0 id_15,
    output supply0 id_16,
    output wor id_17,
    output wand id_18,
    input tri0 id_19,
    input supply1 id_20
    , id_23,
    input supply0 id_21
);
  assign id_18 = id_11;
  assign id_4  = id_21;
  module_0(
      id_0, id_11, id_19, id_6
  );
endmodule
