# FPGA_SuperResolution
This Repo has the source code and trained checkpoint of LRSRNN model, trained and aimed for deployment on KV260 using FINN and Vitis AI dataflows
