
---------- Begin Simulation Statistics ----------
simSeconds                                   0.022694                       # Number of seconds simulated (Second)
simTicks                                  22694478500                       # Number of ticks simulated (Tick)
finalTick                                 22694478500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     49.15                       # Real time elapsed on the host (Second)
hostTickRate                                461697450                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     657016                       # Number of bytes of host memory used (Byte)
simInsts                                      8343446                       # Number of instructions simulated (Count)
simOps                                       16372969                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   169739                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     333092                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         45388958                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        17504317                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      191                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       17332820                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    539                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1131517                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            914246                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 187                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            45345944                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.382235                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.321008                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  40967986     90.35%     90.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    659566      1.45%     91.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    554332      1.22%     93.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    724482      1.60%     94.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    517013      1.14%     95.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    809908      1.79%     97.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    522563      1.15%     98.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    582578      1.28%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      7516      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              45345944                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  287592     99.93%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    159      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    56      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          155      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      14738380     85.03%     85.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        70161      0.40%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            33      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       732968      4.23%     89.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1791123     10.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       17332820                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.381873                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              287807                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016605                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 80299930                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                18636128                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        17212273                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    17620472                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         19553                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         134078                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       107647                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   17504508                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     4960                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       753306                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                     1800630                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        73                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            27                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       105353                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                112                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect               7508                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect            9031                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    16539                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          17303484                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        727223                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     29336                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2517109                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1819164                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1789886                       # Number of stores executed (Count)
system.cpu.numRate                           0.381227                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     17294121                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    17212273                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      12162628                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                      16281642                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.379217                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.747015                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             350                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           43014                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     8343446                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      16372969                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.440073                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.440073                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.183821                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.183821                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   20227566                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  13754723                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     9083036                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    9275667                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   5987135                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        6                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         753306                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1800630                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         5065                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         4341                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1903848                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1881985                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             15888                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1839619                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1839143                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999741                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    8115                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 22                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             226                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              211                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           86                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1132739                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               4                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             15669                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     45194256                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.362280                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.351246                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        41040587     90.81%     90.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          758420      1.68%     92.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          592046      1.31%     93.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1002740      2.22%     96.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          331256      0.73%     96.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          171972      0.38%     97.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          392202      0.87%     98.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          356123      0.79%     98.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          548910      1.21%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     45194256                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              8343446                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               16372969                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     2390017                       # Number of memory references committed (Count)
system.cpu.commit.loads                        687963                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1733986                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    16282149                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  2492                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           16      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     13914984     84.99%     84.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        67931      0.41%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       687963      4.20%     89.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1702054     10.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     16372969                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        548910                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        2163884                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2163884                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2163884                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2163884                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       258864                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          258864                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       258864                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         258864                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  20985214999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  20985214999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  20985214999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  20985214999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2422748                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2422748                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2422748                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2422748                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.106847                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.106847                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.106847                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.106847                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 81066.563906                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 81066.563906                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 81066.563906                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 81066.563906                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1834                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           30                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      61.133333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       255958                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            255958                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2084                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2084                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2084                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2084                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       256780                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       256780                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       256780                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       256780                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  20635824000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  20635824000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  20635824000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  20635824000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.105987                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.105987                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.105987                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.105987                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 80363.828959                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 80363.828959                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 80363.828959                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 80363.828959                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 256267                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       717228                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          717228                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         3465                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          3465                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    139215500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    139215500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       720693                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       720693                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.004808                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.004808                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 40177.633478                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 40177.633478                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         2078                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         2078                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1387                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1387                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     45538000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     45538000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001925                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001925                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 32832.011536                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 32832.011536                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1446656                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1446656                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       255399                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       255399                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  20845999499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  20845999499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1702055                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1702055                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.150053                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.150053                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 81621.304308                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 81621.304308                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            6                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            6                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       255393                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       255393                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  20590286000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  20590286000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.150050                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.150050                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 80621.966929                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 80621.966929                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.142998                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2420664                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             256779                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               9.427033                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.142998                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998326                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998326                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           87                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          420                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            9947771                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           9947771                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   539357                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              42468328                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1355178                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                963528                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  19553                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1812486                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   343                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               17682986                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1533                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             155424                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        9232682                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1903848                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1847273                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      45169775                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   39688                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   92                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           756                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                    129602                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  3725                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           45345944                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.399254                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.606526                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 41689261     91.94%     91.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   577412      1.27%     93.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1010315      2.23%     95.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    93340      0.21%     95.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    57565      0.13%     95.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    12311      0.03%     95.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   138448      0.31%     96.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    34371      0.08%     96.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1732921      3.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             45345944                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.041945                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.203413                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         128805                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            128805                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        128805                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           128805                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          797                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             797                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          797                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            797                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     60521000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     60521000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     60521000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     60521000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       129602                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        129602                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       129602                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       129602                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.006150                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.006150                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.006150                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.006150                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 75936.010038                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 75936.010038                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 75936.010038                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 75936.010038                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          310                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      77.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          114                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               114                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          235                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           235                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          235                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          235                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          562                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          562                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          562                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          562                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     45917500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     45917500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     45917500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     45917500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.004336                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.004336                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.004336                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.004336                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 81703.736655                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 81703.736655                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 81703.736655                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 81703.736655                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    114                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       128805                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          128805                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          797                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           797                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     60521000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     60521000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       129602                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       129602                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.006150                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.006150                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 75936.010038                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 75936.010038                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          235                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          235                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          562                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          562                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     45917500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     45917500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.004336                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.004336                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 81703.736655                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 81703.736655                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           367.286402                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               129367                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                562                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             230.190391                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   367.286402                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.717356                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.717356                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          447                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          123                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          309                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.873047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             518970                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            518970                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        6283                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   65336                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   40                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 112                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  98571                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     22                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             687963                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.117881                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.284296                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 686663     99.81%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   64      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1048      0.15%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   16      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    3      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    3      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  6      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 23      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 11      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 40      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              680                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               687963                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  727078                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1789887                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       129                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     80954                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  129704                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       161                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  19553                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   917881                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2402543                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            483                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1933836                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              40071648                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               17597408                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  7205                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  94486                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents               39631402                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            23459703                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    36103899                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 20764076                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              21794820                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1664858                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      29                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  28                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4869271                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         62101537                       # The number of ROB reads (Count)
system.cpu.rob.writes                        35163865                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  8343446                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   16372969                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    15                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     21                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   5919                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      5940                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    21                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  5919                       # number of overall hits (Count)
system.l2.overallHits::total                     5940                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  540                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               250860                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  251400                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 540                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              250860                       # number of overall misses (Count)
system.l2.overallMisses::total                 251400                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        44843500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     20188424500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        20233268000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       44843500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    20188424500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       20233268000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                561                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             256779                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                257340                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               561                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            256779                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               257340                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.962567                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.976949                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.976918                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.962567                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.976949                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.976918                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 83043.518519                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 80476.857610                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    80482.370724                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 83043.518519                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 80476.857610                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   80482.370724                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               246777                       # number of writebacks (Count)
system.l2.writebacks::total                    246777                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              540                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           250860                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              251400                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             540                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          250860                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             251400                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     39443500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  17679824500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    17719268000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     39443500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  17679824500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   17719268000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.962567                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.976949                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.976918                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.962567                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.976949                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.976918                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 73043.518519                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70476.857610                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 70482.370724                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 73043.518519                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70476.857610                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 70482.370724                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         247383                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst              21                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 21                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           540                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              540                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     44843500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     44843500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          561                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            561                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.962567                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.962567                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 83043.518519                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 83043.518519                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          540                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          540                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     39443500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     39443500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.962567                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.962567                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 73043.518519                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 73043.518519                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               4919                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  4919                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           250473                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              250473                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  20155480000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    20155480000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         255392                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            255392                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.980739                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.980739                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80469.671382                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80469.671382                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       250473                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          250473                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  17650750000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  17650750000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.980739                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.980739                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70469.671382                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70469.671382                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           1000                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1000                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          387                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             387                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     32944500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     32944500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         1387                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          1387                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.279019                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.279019                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85127.906977                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85127.906977                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          387                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          387                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     29074500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     29074500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.279019                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.279019                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75127.906977                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75127.906977                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.misses::cpu.data               1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        30500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         30500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data             1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total                1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data        30500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        30500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        20500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        20500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        20500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        20500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          114                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              114                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          114                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          114                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       255958                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           255958                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       255958                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       255958                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4062.626584                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       513720                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     251479                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.042795                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.397279                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         6.940446                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4055.288859                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000097                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.001694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.990061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.991852                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  227                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3869                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4361239                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4361239                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    246777.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       540.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    250859.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000272190500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        15418                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        15418                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              739482                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             231686                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      251400                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     246777                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    251400                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   246777                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                251400                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               246777                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  250990                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     316                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      72                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  15331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  15417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  15418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  15423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  15436                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  15419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  15422                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  15420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  15495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  15421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  15422                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  15419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  15421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  15418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  15418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  15418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        15418                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.305552                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.040812                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     28.802740                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         15415     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         15418                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        15418                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.004800                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.004354                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.128771                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            15393     99.84%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      0.01%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                4      0.03%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               17      0.11%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         15418                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                16089600                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             15793728                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              708965398.78631711                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              695928218.83966184                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   22694364500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      45554.82                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        34560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     16054976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     15792768                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1522837.372094714548                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 707439741.345014810562                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 695885917.801548004150                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          540                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       250860                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       246777                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     17194750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   7452663500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 551453398500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31842.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29708.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2234622.35                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        34560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     16055040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       16089600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        34560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        34560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     15793728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     15793728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          540                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       250860                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          251400                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       246777                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         246777                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1522837                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      707442561                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         708965399                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1522837                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1522837                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    695928219                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        695928219                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    695928219                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1522837                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     707442561                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1404893618                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               251399                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              246762                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        15781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        15769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        15823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        15781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        15850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        15877                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        15816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        15499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        15520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        15669                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        15682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        15607                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        15668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        15756                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        15645                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        15656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        15581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        15643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        15613                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        15552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        15529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        15453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        15408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        15233                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        15302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        15408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        15379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        15242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        15305                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        15374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        15378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        15362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2756127000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1256995000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         7469858250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10963.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29713.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              231006                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             228962                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.79                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        38177                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   834.985672                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   714.156538                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   314.561312                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          990      2.59%      2.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3293      8.63%     11.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1550      4.06%     15.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1113      2.92%     18.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1029      2.70%     20.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          960      2.51%     23.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2796      7.32%     30.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1529      4.01%     34.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        24917     65.27%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        38177                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              16089536                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten           15792768                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              708.962579                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              695.885918                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   10.98                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.44                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       136823820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        72693225                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      901039440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     647342640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1791060960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   5611685340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3989050080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   13149695505                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   579.422678                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10200777250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    757640000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  11736061250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       135874200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        72188490                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      893949420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     640755000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1791060960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   5543327520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4046614560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   13123770150                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   578.280314                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10350981250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    757640000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11585857250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 927                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        246777                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               217                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             250473                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            250473                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            927                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       749795                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       749795                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  749795                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     31883328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     31883328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 31883328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             251401                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   251401    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               251401                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1487767000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1322311750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         498395                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       246997                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               1949                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       502735                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          114                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              915                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                1                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            255392                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           255392                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            562                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          1387                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1237                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       769827                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 771064                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43200                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32815168                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                32858368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          247384                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  15793792                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            504725                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000785                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.027999                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  504329     99.92%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     396      0.08%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              504725                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  22694478500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          512933500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            843000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         385169000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        513723                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       256383                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             390                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          390                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
