irun(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s039: Started on Nov 26, 2020 at 15:11:40 CST
irun
	/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv
	+incdir+/home/eric/Documents/VLSI/Hw3/N26091530/./src+/home/eric/Documents/VLSI/Hw3/N26091530/./src/AXI+/home/eric/Documents/VLSI/Hw3/N26091530/./include+/home/eric/Documents/VLSI/Hw3/N26091530/./sim
	+define+prog0
	-define CYCLE=10.0
	-define MAX=6000000
	+access+r
	+prog_path=/home/eric/Documents/VLSI/Hw3/N26091530/./sim/prog0

   User defined plus("+") options:
	+prog_path=/home/eric/Documents/VLSI/Hw3/N26091530/./sim/prog0

file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv
`define CYCLE 8.0 // Cycle time
                               |
ncvlog: *W,MACNDF (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,2|31): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 300000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,3|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.SRAM_wrapper:sv
		errors: 0, warnings: 0
	module worklib.read_address_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.read_address_decoder:sv
		errors: 0, warnings: 0
	module worklib.read_data_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.read_data_decoder:sv
		errors: 0, warnings: 0
	module worklib.write_address_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.write_address_decoder:sv
		errors: 0, warnings: 0
	module worklib.write_data_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.write_data_decoder:sv
		errors: 0, warnings: 0
	module worklib.write_response_arbitrator:sv
		errors: 0, warnings: 0
	module worklib.write_response_decoder:sv
		errors: 0, warnings: 0
	module worklib.AXI:sv
		errors: 0, warnings: 0
	module worklib.if_id_reg:sv
		errors: 0, warnings: 0
	module worklib.pc_adder:sv
		errors: 0, warnings: 0
	module worklib.pc_mux:sv
		errors: 0, warnings: 0
	module worklib.pc_reg:sv
		errors: 0, warnings: 0
	module worklib.IF:sv
		errors: 0, warnings: 0
	module worklib.registers:sv
		errors: 0, warnings: 0
	module worklib.control:sv
		errors: 0, warnings: 0
	module worklib.hazard_detector:sv
		errors: 0, warnings: 0
	module worklib.imm_gen:sv
		errors: 0, warnings: 0
	module worklib.shift_left:sv
		errors: 0, warnings: 0
	module worklib.addsum:sv
		errors: 0, warnings: 0
	module worklib.comparison:sv
		errors: 0, warnings: 0
	module worklib.id_mux:sv
		errors: 0, warnings: 0
	module worklib.id_ex_reg:sv
		errors: 0, warnings: 0
	module worklib.id_mux_4inputs:sv
		errors: 0, warnings: 0
	module worklib.id_flush_branch:sv
		errors: 0, warnings: 0
	module worklib.ID:sv
		errors: 0, warnings: 0
	module worklib.alu_control:sv
		errors: 0, warnings: 0
	module worklib.alu:sv
		errors: 0, warnings: 0
	module worklib.ex_mem_reg:sv
		errors: 0, warnings: 0
	module worklib.ex_mux_2bits:sv
		errors: 0, warnings: 0
	module worklib.ex_mux_4inputs:sv
		errors: 0, warnings: 0
	module worklib.forwarding:sv
		errors: 0, warnings: 0
	module worklib.EX:sv
		errors: 0, warnings: 0
	module worklib.mem_wb_reg:sv
		errors: 0, warnings: 0
	module worklib.data_control:sv
		errors: 0, warnings: 0
	module worklib.wb_mux:sv
		errors: 0, warnings: 0
	module worklib.wb_converter:sv
		errors: 0, warnings: 0
	module worklib.cpu:sv
		errors: 0, warnings: 0
	module worklib.cpu_wrapper:sv
		errors: 0, warnings: 0
	module worklib.top:sv
		errors: 0, warnings: 0
	module worklib.SRAM:sv
		errors: 0, warnings: 0
	module worklib.data_array:sv
		errors: 0, warnings: 0
	module worklib.tag_array:sv
		errors: 0, warnings: 0
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,56|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,78|12): System function '$fscanf' invoked as a task. Return value will be ignored.
	module worklib.top_tb:sv
		errors: 0, warnings: 2
ncvlog: *W,SPDUSD: Include directory /home/eric/Documents/VLSI/Hw3/N26091530/./include given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		shift_left
		data_array
		tag_array
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.AXI:sv <0x5b672acd>
			streams: 118, words: 34597
		worklib.EX:sv <0x746bd078>
			streams:  27, words:  5627
		worklib.ID:sv <0x2e70fee6>
			streams:  62, words: 14187
		worklib.IF:sv <0x0e8b6bd3>
			streams:  15, words:  4597
		worklib.SRAM:sv <0x224299f4>
			streams:  61, words: 20478
		worklib.SRAM:sv <0x5ff3cc0e>
			streams:  61, words: 19862
		worklib.SRAM_wrapper:sv <0x2706bf52>
			streams:  39, words: 52500
		worklib.addsum:sv <0x332ba62e>
			streams:   1, words:   423
		worklib.alu:sv <0x24dd31f5>
			streams:   2, words:  1673
		worklib.alu_control:sv <0x6335d6df>
			streams:   2, words:  1533
		worklib.comparison:sv <0x31da83f9>
			streams:   1, words:  2097
		worklib.control:sv <0x42278f13>
			streams:   2, words:  9315
		worklib.cpu:sv <0x46500ebe>
			streams:  93, words: 20804
		worklib.cpu_wrapper:sv <0x3e69f7dc>
			streams:  20, words: 29669
		worklib.data_array:sv <0x18d6ce7b>
			streams:  58, words: 57895
		worklib.data_control:sv <0x0c08df9c>
			streams:   1, words:  2407
		worklib.ex_mem_reg:sv <0x297303ef>
			streams:   4, words:  3938
		worklib.ex_mux_2bits:sv <0x2ab4ab5e>
			streams:   1, words:   267
		worklib.ex_mux_4inputs:sv <0x1c085399>
			streams:   1, words:   350
		worklib.forwarding:sv <0x027dfad5>
			streams:   5, words:  4469
		worklib.hazard_detector:sv <0x299f6538>
			streams:   1, words:  1291
		worklib.id_ex_reg:sv <0x407158f6>
			streams:   4, words:  7560
		worklib.id_flush_branch:sv <0x43f961d4>
			streams:   1, words:   512
		worklib.id_mux:sv <0x0e899bb4>
			streams:   1, words:  1633
		worklib.id_mux_4inputs:sv <0x78bd1ab4>
			streams:   1, words:   350
		worklib.if_id_reg:sv <0x3ec87aa3>
			streams:   5, words:  1828
		worklib.imm_gen:sv <0x20e98f04>
			streams:   1, words: 16717
		worklib.mem_wb_reg:sv <0x1eda8fce>
			streams:   4, words:  3135
		worklib.pc_adder:sv <0x6b45874f>
			streams:   1, words:   169
		worklib.pc_mux:sv <0x62e281de>
			streams:   1, words:   234
		worklib.pc_reg:sv <0x786a051a>
			streams:   2, words:   492
		worklib.read_address_arbitrator:sv <0x612270b1>
			streams:   4, words: 24136
		worklib.read_address_decoder:sv <0x4b1bf705>
			streams:   1, words:  6087
		worklib.read_data_arbitrator:sv <0x11c3e53c>
			streams:   4, words:  5420
		worklib.read_data_decoder:sv <0x4c0a3bb0>
			streams:   1, words:  2604
		worklib.registers:sv <0x13d38b27>
			streams:   7, words:  2983
		worklib.shift_left:sv <0x25c1bf0a>
			streams:   1, words:   155
		worklib.tag_array:sv <0x13e2ef88>
			streams:  34, words: 10375
		worklib.top:sv <0x487beceb>
			streams:   1, words:   123
		worklib.top_tb:sv <0x15cbec31>
			streams:   4, words: 29998
		worklib.wb_converter:sv <0x4839a5ff>
			streams:   1, words:  1672
		worklib.wb_mux:sv <0x5fc7481f>
			streams:   1, words:   234
		worklib.write_address_arbitrator:sv <0x36af73a2>
			streams:   5, words:  4265
		worklib.write_address_decoder:sv <0x1fe68583>
			streams:   1, words:  5769
		worklib.write_data_arbitrator:sv <0x023d4584>
			streams:   3, words:  1681
		worklib.write_data_decoder:sv <0x13b96576>
			streams:   1, words:  3423
		worklib.write_response_arbitrator:sv <0x15a2d092>
			streams:   3, words:   502
		worklib.write_response_decoder:sv <0x0d03259e>
			streams:   1, words:  1938
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 53      47
		Registers:              538     505
		Scalar wires:           918       -
		Vectored wires:         367       -
		Always blocks:           62      55
		Initial blocks:           2       2
		Cont. assignments:      159     424
		Pseudo assignments:     367     335
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.shift_left:sv
Loading snapshot worklib.shift_left:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /opt/CIC/Cadence/INCISIV/INCISIVE_15.20.039/tools/inca/files/ncsimrc
ncsim> run

Done

DM[   0] = fffffff0, pass
DM[   1] = fffffff8, pass
DM[   2] = 00000008, pass
DM[   3] = 00000001, pass
DM[   4] = 00000001, pass
DM[   5] = 78787878, pass
DM[   6] = 000091a2, pass
DM[   7] = 00000003, pass
DM[   8] = fefcfefd, pass
DM[   9] = 10305070, pass
DM[  10] = cccccccc, pass
DM[  11] = ffffffcc, pass
DM[  12] = ffffcccc, pass
DM[  13] = 000000cc, pass
DM[  14] = 0000cccc, pass
DM[  15] = 00000d9d, pass
DM[  16] = 00000004, pass
DM[  17] = 00000003, pass
DM[  18] = 000001a6, pass
DM[  19] = 00000ec6, pass
DM[  20] = 2468b7a8, pass
DM[  21] = 5dbf9f00, pass
DM[  22] = 00012b38, pass
DM[  23] = fa2817b7, pass
DM[  24] = ff000000, pass
DM[  25] = 12345678, pass
DM[  26] = 0000f000, pass
DM[  27] = 00000f00, pass
DM[  28] = 000000f0, pass
DM[  29] = 0000000f, pass
DM[  30] = 56780000, pass
DM[  31] = 78000000, pass
DM[  32] = 00005678, pass
DM[  33] = 00000078, pass
DM[  34] = 12345678, pass
DM[  35] = ce780000, pass
DM[  36] = fffff000, pass
DM[  37] = fffff000, pass
DM[  38] = fffff000, pass
DM[  39] = fffff000, pass
DM[  40] = fffff000, pass
DM[  41] = fffff000, pass
DM[  42] = 1357a064, pass
DM[  43] = 13578000, pass
DM[  44] = fffff004, pass




        ****************************               
        **                        **       |__||  
        **  Congratulations !!    **      / O.O  | 
        **                        **    /_____   | 
        **  Simulation PASS!!     **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|


Simulation complete via $finish(1) at time 366835 NS + 2
../sim/top_tb.sv:113     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s039: Exiting on Nov 26, 2020 at 15:11:44 CST  (total: 00:00:04)
