
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003935                       # Number of seconds simulated
sim_ticks                                  3934602000                       # Number of ticks simulated
final_tick                                 3934602000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 264906                       # Simulator instruction rate (inst/s)
host_op_rate                                   529817                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              335767209                       # Simulator tick rate (ticks/s)
host_mem_usage                                 810532                       # Number of bytes of host memory used
host_seconds                                    11.72                       # Real time elapsed on the host
sim_insts                                     3104233                       # Number of instructions simulated
sim_ops                                       6208526                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3934602000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            19648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            11264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               30912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        19648                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          19648                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               307                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               176                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  483                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             4993644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data             2862805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7856449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        4993644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4993644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            4993644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data            2862805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               7856449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          483                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        483                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   30912                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    30912                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 25                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 61                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 17                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 22                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                  6                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 52                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                 5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                57                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                17                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                28                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     3934467000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    483                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      291                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      134                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       43                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          104                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     272.615385                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    185.337327                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    269.912474                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            27     25.96%     25.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           36     34.62%     60.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           18     17.31%     77.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            8      7.69%     85.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            3      2.88%     88.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            1      0.96%     89.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      2.88%     92.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.96%     93.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            7      6.73%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           104                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                       9823000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 18879250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2415000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      20337.47                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 39087.47                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          7.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       7.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       370                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.60                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     8145894.41                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.60                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    435540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    216315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  1949220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               3800190                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                180480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         12038970                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          2885280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         934604340                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               959798175                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             243.937805                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            3925713250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        311000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1566000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    3891883750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      7513500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        6938250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     26389500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    371280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    178365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1499400                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3176040                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                219360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         11761380                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3305280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         934792140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               958991085                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             243.732679                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            3926844250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        426000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1566000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    3892665750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8606750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        5528500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     25809000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3934602000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  202707                       # Number of BP lookups
system.cpu.branchPred.condPredicted            202707                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               543                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               202400                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     210                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 78                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          202400                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             100368                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           102032                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          427                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3934602000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1301765                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      301607                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            68                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            11                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3934602000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3934602000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      301862                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           141                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3934602000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3934603                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             310681                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3113760                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      202707                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             100578                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3609869                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1214                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           396                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    301759                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   298                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3921605                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.587958                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.931980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2892428     73.76%     73.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    50221      1.28%     75.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   100193      2.55%     77.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    50223      1.28%     78.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   100322      2.56%     81.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    50152      1.28%     82.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   100144      2.55%     85.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    50219      1.28%     86.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   527703     13.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3921605                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.051519                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.791378                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   209668                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2932722                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    153248                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                625360                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    607                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                6225281                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    607                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   434932                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  704436                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            744                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    528295                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2252591                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                6223721                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2224836                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   2677                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             6325332                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              12957131                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4733288                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4601655                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6309265                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    16067                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             16                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4201078                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1302392                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              302191                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            700058                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           300043                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    6220625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  64                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6216869                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                80                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           12162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        16296                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             56                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3921605                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.585287                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.143399                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              566937     14.46%     14.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1551049     39.55%     54.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1100810     28.07%     82.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              450517     11.49%     93.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              150615      3.84%     97.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              100610      2.57%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 554      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 289      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 224      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3921605                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     131     69.68%     69.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     69.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     69.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    19     10.11%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      7      3.72%     83.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    25     13.30%     96.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      1.06%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      2.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               287      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1812461     29.15%     29.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     29.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     29.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2800411     45.05%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               301728      4.85%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              301570      4.85%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1000225     16.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            152      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6216869                       # Type of FU issued
system.cpu.iq.rate                           1.580050                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         188                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000030                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8754000                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2430807                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2414622                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             7601611                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3802076                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      3800694                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2415953                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3800817                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           100067                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1638                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1182                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            26                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    607                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1736                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2150                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             6220689                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                85                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1302392                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               302191                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2140                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             95                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          618                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  713                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6215866                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1301763                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1003                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1603369                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   201384                       # Number of branches executed
system.cpu.iew.exec_stores                     301606                       # Number of stores executed
system.cpu.iew.exec_rate                     1.579795                       # Inst execution rate
system.cpu.iew.wb_sent                        6215560                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6215316                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4535196                       # num instructions producing a value
system.cpu.iew.wb_consumers                   6740500                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.579655                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.672828                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           12162                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               576                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3919559                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.583986                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.082846                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1516682     38.70%     38.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1200897     30.64%     69.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       200657      5.12%     74.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       400469     10.22%     84.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       300288      7.66%     92.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          180      0.00%     92.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       100077      2.55%     94.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           78      0.00%     94.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       200231      5.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3919559                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3104233                       # Number of instructions committed
system.cpu.commit.committedOps                6208526                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1601763                       # Number of memory references committed
system.cpu.commit.loads                       1300754                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     200927                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    3800276                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3608410                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   87                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           34      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1806605     29.10%     29.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     29.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     29.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2800098     45.10%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          300732      4.84%     79.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         300857      4.85%     83.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      1000022     16.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           6208526                       # Class of committed instruction
system.cpu.commit.bw_lim_events                200231                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      9940016                       # The number of ROB reads
system.cpu.rob.rob_writes                    12443450                       # The number of ROB writes
system.cpu.timesIdled                             178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           12998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3104233                       # Number of Instructions Simulated
system.cpu.committedOps                       6208526                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.267496                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.267496                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.788957                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.788957                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4720288                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2111797                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4600699                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3600525                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1006506                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   603975                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2607412                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3934602000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 5                       # number of replacements
system.cpu.dcache.tags.tagsinuse           151.499940                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1502341                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               178                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8440.117978                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            222000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   151.499940                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.147949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.147949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.168945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3005430                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3005430                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3934602000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1201423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1201423                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       300918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300918                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1502341                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1502341                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1502341                       # number of overall hits
system.cpu.dcache.overall_hits::total         1502341                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           193                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           92                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          285                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          285                       # number of overall misses
system.cpu.dcache.overall_misses::total           285                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     19931000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19931000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     10167000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10167000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     30098000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30098000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     30098000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30098000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1201616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1201616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       301010                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       301010                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1502626                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1502626                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1502626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1502626                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000161                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000306                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000306                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000190                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000190                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000190                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000190                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 103269.430052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 103269.430052                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 110510.869565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 110510.869565                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 105607.017544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105607.017544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 105607.017544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105607.017544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          465                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          106                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          107                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           87                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           91                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          178                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10971000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10971000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9900000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9900000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     20871000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20871000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     20871000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20871000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000118                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000118                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000118                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000118                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 126103.448276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 126103.448276                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 108791.208791                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108791.208791                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 117252.808989                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117252.808989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 117252.808989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117252.808989                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3934602000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               128                       # number of replacements
system.cpu.icache.tags.tagsinuse           206.324353                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              301312                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            896.761905                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   206.324353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.805955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.805955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            603854                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           603854                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3934602000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       301312                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          301312                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        301312                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           301312                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       301312                       # number of overall hits
system.cpu.icache.overall_hits::total          301312                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          447                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           447                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          447                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            447                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          447                       # number of overall misses
system.cpu.icache.overall_misses::total           447                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     43808000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43808000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     43808000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43808000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     43808000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43808000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       301759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       301759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       301759                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       301759                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       301759                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       301759                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001481                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001481                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001481                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001481                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001481                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 98004.474273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98004.474273                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 98004.474273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98004.474273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 98004.474273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98004.474273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          231                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          110                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     34651000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34651000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     34651000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34651000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     34651000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34651000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001117                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001117                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001117                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001117                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001117                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001117                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 102821.958457                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102821.958457                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 102821.958457                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102821.958457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 102821.958457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102821.958457                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests            648                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3934602000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 423                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             3                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               130                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 91                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                91                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            424                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          799                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          361                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1160                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        21376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        11584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    32960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                515                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.013592                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.115903                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      508     98.64%     98.64% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      1.36%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  515                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               654000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1008000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              534000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3934602000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              441.328753                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    161                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  483                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.333333                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   286.843884                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   154.484869                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.070030                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.037716                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.107746                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.117920                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 5643                       # Number of tag accesses
system.l2cache.tags.data_accesses                5643                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3934602000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks            3                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            3                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::cpu.inst           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           29                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               27                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  29                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              27                       # number of overall hits
system.l2cache.overall_hits::cpu.data               2                       # number of overall hits
system.l2cache.overall_hits::total                 29                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data           91                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             91                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          308                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           85                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          393                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            308                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            176                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               484                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           308                       # number of overall misses
system.l2cache.overall_misses::cpu.data           176                       # number of overall misses
system.l2cache.overall_misses::total              484                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9625000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9625000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     33059000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     10662000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     43721000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     33059000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     20287000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     53346000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     33059000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     20287000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     53346000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          335                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           87                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          422                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          335                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          178                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             513                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          335                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          178                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            513                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.919403                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.977011                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.931280                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.919403                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.988764                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.943470                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.919403                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.988764                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.943470                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 105769.230769                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 105769.230769                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 107334.415584                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 125435.294118                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 111249.363868                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 107334.415584                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 115267.045455                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 110219.008264                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 107334.415584                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 115267.045455                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 110219.008264                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data           91                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           91                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          308                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           85                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          393                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          308                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          176                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          484                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          308                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          176                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          484                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      7805000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      7805000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     26919000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      8962000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     35881000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     26919000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     16767000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     43686000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     26919000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     16767000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     43686000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.919403                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.977011                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.931280                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.919403                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.988764                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.943470                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.919403                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.988764                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.943470                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 85769.230769                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 85769.230769                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 87399.350649                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 105435.294118                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91300.254453                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 87399.350649                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 95267.045455                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 90260.330579                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 87399.350649                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 95267.045455                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 90260.330579                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           483                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3934602000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                392                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           392                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               483                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     483    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 483                       # Request fanout histogram
system.membus.reqLayer2.occupancy              483000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2561000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
