ASoC: SOF: Intel: move ELH chip info

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-326.el8
commit-author Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
commit 8bb84ca873d2222ca220e58a097090775b1fd8df
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-326.el8/8bb84ca8.failed

ELH is a derivative of TGL, so it should be exposed in tgl.c for
consistency.

No functional change.

	Reviewed-by: Rander Wang <rander.wang@intel.com>
	Reviewed-by: Kai Vehmanen <kai.vehmanen@linux.intel.com>
	Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
Link: https://lore.kernel.org/r/20210322163728.16616-9-pierre-louis.bossart@linux.intel.com
	Signed-off-by: Mark Brown <broonie@kernel.org>
(cherry picked from commit 8bb84ca873d2222ca220e58a097090775b1fd8df)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	sound/soc/sof/intel/cnl.c
#	sound/soc/sof/intel/tgl.c
diff --cc sound/soc/sof/intel/cnl.c
index b68bba94efa6,821f25fbcf08..000000000000
--- a/sound/soc/sof/intel/cnl.c
+++ b/sound/soc/sof/intel/cnl.c
@@@ -348,40 -348,8 +348,43 @@@ const struct sof_intel_dsp_desc cnl_chi
  	.ssp_count = CNL_SSP_COUNT,
  	.ssp_base_offset = CNL_SSP_BASE_OFFSET,
  };
 -EXPORT_SYMBOL_NS(cnl_chip_info, SND_SOC_SOF_INTEL_HDA_COMMON);
 +EXPORT_SYMBOL(cnl_chip_info);
  
 +const struct sof_intel_dsp_desc icl_chip_info = {
 +	/* Icelake */
 +	.cores_num = 4,
 +	.init_core_mask = 1,
 +	.host_managed_cores_mask = GENMASK(3, 0),
 +	.ipc_req = CNL_DSP_REG_HIPCIDR,
 +	.ipc_req_mask = CNL_DSP_REG_HIPCIDR_BUSY,
 +	.ipc_ack = CNL_DSP_REG_HIPCIDA,
 +	.ipc_ack_mask = CNL_DSP_REG_HIPCIDA_DONE,
 +	.ipc_ctl = CNL_DSP_REG_HIPCCTL,
 +	.rom_init_timeout	= 300,
 +	.ssp_count = ICL_SSP_COUNT,
 +	.ssp_base_offset = CNL_SSP_BASE_OFFSET,
 +};
 +EXPORT_SYMBOL(icl_chip_info);
 +
++<<<<<<< HEAD
 +const struct sof_intel_dsp_desc ehl_chip_info = {
 +	/* Elkhartlake */
 +	.cores_num = 4,
 +	.init_core_mask = 1,
 +	.host_managed_cores_mask = BIT(0),
 +	.ipc_req = CNL_DSP_REG_HIPCIDR,
 +	.ipc_req_mask = CNL_DSP_REG_HIPCIDR_BUSY,
 +	.ipc_ack = CNL_DSP_REG_HIPCIDA,
 +	.ipc_ack_mask = CNL_DSP_REG_HIPCIDA_DONE,
 +	.ipc_ctl = CNL_DSP_REG_HIPCCTL,
 +	.rom_init_timeout	= 300,
 +	.ssp_count = ICL_SSP_COUNT,
 +	.ssp_base_offset = CNL_SSP_BASE_OFFSET,
 +};
 +EXPORT_SYMBOL(ehl_chip_info);
 +
++=======
++>>>>>>> 8bb84ca873d2 (ASoC: SOF: Intel: move ELH chip info)
  const struct sof_intel_dsp_desc jsl_chip_info = {
  	/* Jasperlake */
  	.cores_num = 2,
diff --cc sound/soc/sof/intel/tgl.c
index 02394db0f482,54ba1b88ba86..000000000000
--- a/sound/soc/sof/intel/tgl.c
+++ b/sound/soc/sof/intel/tgl.c
@@@ -154,4 -154,36 +154,40 @@@ const struct sof_intel_dsp_desc tglh_ch
  	.ssp_count = ICL_SSP_COUNT,
  	.ssp_base_offset = CNL_SSP_BASE_OFFSET,
  };
++<<<<<<< HEAD
 +EXPORT_SYMBOL(tglh_chip_info);
++=======
+ EXPORT_SYMBOL_NS(tglh_chip_info, SND_SOC_SOF_INTEL_HDA_COMMON);
+ 
+ const struct sof_intel_dsp_desc ehl_chip_info = {
+ 	/* Elkhartlake */
+ 	.cores_num = 4,
+ 	.init_core_mask = 1,
+ 	.host_managed_cores_mask = BIT(0),
+ 	.ipc_req = CNL_DSP_REG_HIPCIDR,
+ 	.ipc_req_mask = CNL_DSP_REG_HIPCIDR_BUSY,
+ 	.ipc_ack = CNL_DSP_REG_HIPCIDA,
+ 	.ipc_ack_mask = CNL_DSP_REG_HIPCIDA_DONE,
+ 	.ipc_ctl = CNL_DSP_REG_HIPCCTL,
+ 	.rom_init_timeout	= 300,
+ 	.ssp_count = ICL_SSP_COUNT,
+ 	.ssp_base_offset = CNL_SSP_BASE_OFFSET,
+ };
+ EXPORT_SYMBOL_NS(ehl_chip_info, SND_SOC_SOF_INTEL_HDA_COMMON);
+ 
+ const struct sof_intel_dsp_desc adls_chip_info = {
+ 	/* Alderlake-S */
+ 	.cores_num = 2,
+ 	.init_core_mask = BIT(0),
+ 	.host_managed_cores_mask = BIT(0),
+ 	.ipc_req = CNL_DSP_REG_HIPCIDR,
+ 	.ipc_req_mask = CNL_DSP_REG_HIPCIDR_BUSY,
+ 	.ipc_ack = CNL_DSP_REG_HIPCIDA,
+ 	.ipc_ack_mask = CNL_DSP_REG_HIPCIDA_DONE,
+ 	.ipc_ctl = CNL_DSP_REG_HIPCCTL,
+ 	.rom_init_timeout	= 300,
+ 	.ssp_count = ICL_SSP_COUNT,
+ 	.ssp_base_offset = CNL_SSP_BASE_OFFSET,
+ };
+ EXPORT_SYMBOL_NS(adls_chip_info, SND_SOC_SOF_INTEL_HDA_COMMON);
++>>>>>>> 8bb84ca873d2 (ASoC: SOF: Intel: move ELH chip info)
* Unmerged path sound/soc/sof/intel/cnl.c
* Unmerged path sound/soc/sof/intel/tgl.c
