
BM_Playground.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c34  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08002dd4  08002dd4  00012dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f1c  08002f1c  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  08002f1c  08002f1c  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f1c  08002f1c  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f1c  08002f1c  00012f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f20  08002f20  00012f20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08002f24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000084  08002fa8  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000144  08002fa8  00020144  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   000039ec  00000000  00000000  000200ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ba7  00000000  00000000  00023a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002e8  00000000  00000000  00024648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000250  00000000  00000000  00024930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003c55  00000000  00000000  00024b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003a4c  00000000  00000000  000287d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000c059  00000000  00000000  0002c221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0003827a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000013f0  00000000  00000000  000382cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000084 	.word	0x20000084
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002dbc 	.word	0x08002dbc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000088 	.word	0x20000088
 80001dc:	08002dbc 	.word	0x08002dbc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_frsub>:
 8000290:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__addsf3>
 8000296:	bf00      	nop

08000298 <__aeabi_fsub>:
 8000298:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800029c <__addsf3>:
 800029c:	0042      	lsls	r2, r0, #1
 800029e:	bf1f      	itttt	ne
 80002a0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002a4:	ea92 0f03 	teqne	r2, r3
 80002a8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002ac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002b0:	d06a      	beq.n	8000388 <__addsf3+0xec>
 80002b2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002b6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002ba:	bfc1      	itttt	gt
 80002bc:	18d2      	addgt	r2, r2, r3
 80002be:	4041      	eorgt	r1, r0
 80002c0:	4048      	eorgt	r0, r1
 80002c2:	4041      	eorgt	r1, r0
 80002c4:	bfb8      	it	lt
 80002c6:	425b      	neglt	r3, r3
 80002c8:	2b19      	cmp	r3, #25
 80002ca:	bf88      	it	hi
 80002cc:	4770      	bxhi	lr
 80002ce:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80002d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002d6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80002da:	bf18      	it	ne
 80002dc:	4240      	negne	r0, r0
 80002de:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80002e6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80002ea:	bf18      	it	ne
 80002ec:	4249      	negne	r1, r1
 80002ee:	ea92 0f03 	teq	r2, r3
 80002f2:	d03f      	beq.n	8000374 <__addsf3+0xd8>
 80002f4:	f1a2 0201 	sub.w	r2, r2, #1
 80002f8:	fa41 fc03 	asr.w	ip, r1, r3
 80002fc:	eb10 000c 	adds.w	r0, r0, ip
 8000300:	f1c3 0320 	rsb	r3, r3, #32
 8000304:	fa01 f103 	lsl.w	r1, r1, r3
 8000308:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800030c:	d502      	bpl.n	8000314 <__addsf3+0x78>
 800030e:	4249      	negs	r1, r1
 8000310:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000314:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000318:	d313      	bcc.n	8000342 <__addsf3+0xa6>
 800031a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800031e:	d306      	bcc.n	800032e <__addsf3+0x92>
 8000320:	0840      	lsrs	r0, r0, #1
 8000322:	ea4f 0131 	mov.w	r1, r1, rrx
 8000326:	f102 0201 	add.w	r2, r2, #1
 800032a:	2afe      	cmp	r2, #254	; 0xfe
 800032c:	d251      	bcs.n	80003d2 <__addsf3+0x136>
 800032e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000332:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000336:	bf08      	it	eq
 8000338:	f020 0001 	biceq.w	r0, r0, #1
 800033c:	ea40 0003 	orr.w	r0, r0, r3
 8000340:	4770      	bx	lr
 8000342:	0049      	lsls	r1, r1, #1
 8000344:	eb40 0000 	adc.w	r0, r0, r0
 8000348:	3a01      	subs	r2, #1
 800034a:	bf28      	it	cs
 800034c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000350:	d2ed      	bcs.n	800032e <__addsf3+0x92>
 8000352:	fab0 fc80 	clz	ip, r0
 8000356:	f1ac 0c08 	sub.w	ip, ip, #8
 800035a:	ebb2 020c 	subs.w	r2, r2, ip
 800035e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000362:	bfaa      	itet	ge
 8000364:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000368:	4252      	neglt	r2, r2
 800036a:	4318      	orrge	r0, r3
 800036c:	bfbc      	itt	lt
 800036e:	40d0      	lsrlt	r0, r2
 8000370:	4318      	orrlt	r0, r3
 8000372:	4770      	bx	lr
 8000374:	f092 0f00 	teq	r2, #0
 8000378:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800037c:	bf06      	itte	eq
 800037e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000382:	3201      	addeq	r2, #1
 8000384:	3b01      	subne	r3, #1
 8000386:	e7b5      	b.n	80002f4 <__addsf3+0x58>
 8000388:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800038c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000390:	bf18      	it	ne
 8000392:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000396:	d021      	beq.n	80003dc <__addsf3+0x140>
 8000398:	ea92 0f03 	teq	r2, r3
 800039c:	d004      	beq.n	80003a8 <__addsf3+0x10c>
 800039e:	f092 0f00 	teq	r2, #0
 80003a2:	bf08      	it	eq
 80003a4:	4608      	moveq	r0, r1
 80003a6:	4770      	bx	lr
 80003a8:	ea90 0f01 	teq	r0, r1
 80003ac:	bf1c      	itt	ne
 80003ae:	2000      	movne	r0, #0
 80003b0:	4770      	bxne	lr
 80003b2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80003b6:	d104      	bne.n	80003c2 <__addsf3+0x126>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	bf28      	it	cs
 80003bc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003c0:	4770      	bx	lr
 80003c2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003c6:	bf3c      	itt	cc
 80003c8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003cc:	4770      	bxcc	lr
 80003ce:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003d2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80003d6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003da:	4770      	bx	lr
 80003dc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80003e0:	bf16      	itet	ne
 80003e2:	4608      	movne	r0, r1
 80003e4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80003e8:	4601      	movne	r1, r0
 80003ea:	0242      	lsls	r2, r0, #9
 80003ec:	bf06      	itte	eq
 80003ee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80003f2:	ea90 0f01 	teqeq	r0, r1
 80003f6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80003fa:	4770      	bx	lr

080003fc <__aeabi_ui2f>:
 80003fc:	f04f 0300 	mov.w	r3, #0
 8000400:	e004      	b.n	800040c <__aeabi_i2f+0x8>
 8000402:	bf00      	nop

08000404 <__aeabi_i2f>:
 8000404:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	ea5f 0c00 	movs.w	ip, r0
 8000410:	bf08      	it	eq
 8000412:	4770      	bxeq	lr
 8000414:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000418:	4601      	mov	r1, r0
 800041a:	f04f 0000 	mov.w	r0, #0
 800041e:	e01c      	b.n	800045a <__aeabi_l2f+0x2a>

08000420 <__aeabi_ul2f>:
 8000420:	ea50 0201 	orrs.w	r2, r0, r1
 8000424:	bf08      	it	eq
 8000426:	4770      	bxeq	lr
 8000428:	f04f 0300 	mov.w	r3, #0
 800042c:	e00a      	b.n	8000444 <__aeabi_l2f+0x14>
 800042e:	bf00      	nop

08000430 <__aeabi_l2f>:
 8000430:	ea50 0201 	orrs.w	r2, r0, r1
 8000434:	bf08      	it	eq
 8000436:	4770      	bxeq	lr
 8000438:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800043c:	d502      	bpl.n	8000444 <__aeabi_l2f+0x14>
 800043e:	4240      	negs	r0, r0
 8000440:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000444:	ea5f 0c01 	movs.w	ip, r1
 8000448:	bf02      	ittt	eq
 800044a:	4684      	moveq	ip, r0
 800044c:	4601      	moveq	r1, r0
 800044e:	2000      	moveq	r0, #0
 8000450:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000454:	bf08      	it	eq
 8000456:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800045a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800045e:	fabc f28c 	clz	r2, ip
 8000462:	3a08      	subs	r2, #8
 8000464:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000468:	db10      	blt.n	800048c <__aeabi_l2f+0x5c>
 800046a:	fa01 fc02 	lsl.w	ip, r1, r2
 800046e:	4463      	add	r3, ip
 8000470:	fa00 fc02 	lsl.w	ip, r0, r2
 8000474:	f1c2 0220 	rsb	r2, r2, #32
 8000478:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800047c:	fa20 f202 	lsr.w	r2, r0, r2
 8000480:	eb43 0002 	adc.w	r0, r3, r2
 8000484:	bf08      	it	eq
 8000486:	f020 0001 	biceq.w	r0, r0, #1
 800048a:	4770      	bx	lr
 800048c:	f102 0220 	add.w	r2, r2, #32
 8000490:	fa01 fc02 	lsl.w	ip, r1, r2
 8000494:	f1c2 0220 	rsb	r2, r2, #32
 8000498:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800049c:	fa21 f202 	lsr.w	r2, r1, r2
 80004a0:	eb43 0002 	adc.w	r0, r3, r2
 80004a4:	bf08      	it	eq
 80004a6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004aa:	4770      	bx	lr

080004ac <__aeabi_fmul>:
 80004ac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004b0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004b4:	bf1e      	ittt	ne
 80004b6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ba:	ea92 0f0c 	teqne	r2, ip
 80004be:	ea93 0f0c 	teqne	r3, ip
 80004c2:	d06f      	beq.n	80005a4 <__aeabi_fmul+0xf8>
 80004c4:	441a      	add	r2, r3
 80004c6:	ea80 0c01 	eor.w	ip, r0, r1
 80004ca:	0240      	lsls	r0, r0, #9
 80004cc:	bf18      	it	ne
 80004ce:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80004d2:	d01e      	beq.n	8000512 <__aeabi_fmul+0x66>
 80004d4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80004d8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80004dc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80004e0:	fba0 3101 	umull	r3, r1, r0, r1
 80004e4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80004e8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80004ec:	bf3e      	ittt	cc
 80004ee:	0049      	lslcc	r1, r1, #1
 80004f0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80004f4:	005b      	lslcc	r3, r3, #1
 80004f6:	ea40 0001 	orr.w	r0, r0, r1
 80004fa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80004fe:	2afd      	cmp	r2, #253	; 0xfd
 8000500:	d81d      	bhi.n	800053e <__aeabi_fmul+0x92>
 8000502:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000506:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800050a:	bf08      	it	eq
 800050c:	f020 0001 	biceq.w	r0, r0, #1
 8000510:	4770      	bx	lr
 8000512:	f090 0f00 	teq	r0, #0
 8000516:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800051a:	bf08      	it	eq
 800051c:	0249      	lsleq	r1, r1, #9
 800051e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000522:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000526:	3a7f      	subs	r2, #127	; 0x7f
 8000528:	bfc2      	ittt	gt
 800052a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800052e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000532:	4770      	bxgt	lr
 8000534:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000538:	f04f 0300 	mov.w	r3, #0
 800053c:	3a01      	subs	r2, #1
 800053e:	dc5d      	bgt.n	80005fc <__aeabi_fmul+0x150>
 8000540:	f112 0f19 	cmn.w	r2, #25
 8000544:	bfdc      	itt	le
 8000546:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800054a:	4770      	bxle	lr
 800054c:	f1c2 0200 	rsb	r2, r2, #0
 8000550:	0041      	lsls	r1, r0, #1
 8000552:	fa21 f102 	lsr.w	r1, r1, r2
 8000556:	f1c2 0220 	rsb	r2, r2, #32
 800055a:	fa00 fc02 	lsl.w	ip, r0, r2
 800055e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000562:	f140 0000 	adc.w	r0, r0, #0
 8000566:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800056a:	bf08      	it	eq
 800056c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000570:	4770      	bx	lr
 8000572:	f092 0f00 	teq	r2, #0
 8000576:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800057a:	bf02      	ittt	eq
 800057c:	0040      	lsleq	r0, r0, #1
 800057e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000582:	3a01      	subeq	r2, #1
 8000584:	d0f9      	beq.n	800057a <__aeabi_fmul+0xce>
 8000586:	ea40 000c 	orr.w	r0, r0, ip
 800058a:	f093 0f00 	teq	r3, #0
 800058e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0049      	lsleq	r1, r1, #1
 8000596:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800059a:	3b01      	subeq	r3, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fmul+0xe6>
 800059e:	ea41 010c 	orr.w	r1, r1, ip
 80005a2:	e78f      	b.n	80004c4 <__aeabi_fmul+0x18>
 80005a4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005a8:	ea92 0f0c 	teq	r2, ip
 80005ac:	bf18      	it	ne
 80005ae:	ea93 0f0c 	teqne	r3, ip
 80005b2:	d00a      	beq.n	80005ca <__aeabi_fmul+0x11e>
 80005b4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005b8:	bf18      	it	ne
 80005ba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005be:	d1d8      	bne.n	8000572 <__aeabi_fmul+0xc6>
 80005c0:	ea80 0001 	eor.w	r0, r0, r1
 80005c4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80005c8:	4770      	bx	lr
 80005ca:	f090 0f00 	teq	r0, #0
 80005ce:	bf17      	itett	ne
 80005d0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80005d4:	4608      	moveq	r0, r1
 80005d6:	f091 0f00 	teqne	r1, #0
 80005da:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80005de:	d014      	beq.n	800060a <__aeabi_fmul+0x15e>
 80005e0:	ea92 0f0c 	teq	r2, ip
 80005e4:	d101      	bne.n	80005ea <__aeabi_fmul+0x13e>
 80005e6:	0242      	lsls	r2, r0, #9
 80005e8:	d10f      	bne.n	800060a <__aeabi_fmul+0x15e>
 80005ea:	ea93 0f0c 	teq	r3, ip
 80005ee:	d103      	bne.n	80005f8 <__aeabi_fmul+0x14c>
 80005f0:	024b      	lsls	r3, r1, #9
 80005f2:	bf18      	it	ne
 80005f4:	4608      	movne	r0, r1
 80005f6:	d108      	bne.n	800060a <__aeabi_fmul+0x15e>
 80005f8:	ea80 0001 	eor.w	r0, r0, r1
 80005fc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000600:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000604:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000608:	4770      	bx	lr
 800060a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800060e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000612:	4770      	bx	lr

08000614 <__aeabi_fdiv>:
 8000614:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000618:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800061c:	bf1e      	ittt	ne
 800061e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000622:	ea92 0f0c 	teqne	r2, ip
 8000626:	ea93 0f0c 	teqne	r3, ip
 800062a:	d069      	beq.n	8000700 <__aeabi_fdiv+0xec>
 800062c:	eba2 0203 	sub.w	r2, r2, r3
 8000630:	ea80 0c01 	eor.w	ip, r0, r1
 8000634:	0249      	lsls	r1, r1, #9
 8000636:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800063a:	d037      	beq.n	80006ac <__aeabi_fdiv+0x98>
 800063c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000640:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000644:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000648:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800064c:	428b      	cmp	r3, r1
 800064e:	bf38      	it	cc
 8000650:	005b      	lslcc	r3, r3, #1
 8000652:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000656:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800065a:	428b      	cmp	r3, r1
 800065c:	bf24      	itt	cs
 800065e:	1a5b      	subcs	r3, r3, r1
 8000660:	ea40 000c 	orrcs.w	r0, r0, ip
 8000664:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000668:	bf24      	itt	cs
 800066a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800066e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000672:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000676:	bf24      	itt	cs
 8000678:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800067c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000680:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000684:	bf24      	itt	cs
 8000686:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800068a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800068e:	011b      	lsls	r3, r3, #4
 8000690:	bf18      	it	ne
 8000692:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000696:	d1e0      	bne.n	800065a <__aeabi_fdiv+0x46>
 8000698:	2afd      	cmp	r2, #253	; 0xfd
 800069a:	f63f af50 	bhi.w	800053e <__aeabi_fmul+0x92>
 800069e:	428b      	cmp	r3, r1
 80006a0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80006a4:	bf08      	it	eq
 80006a6:	f020 0001 	biceq.w	r0, r0, #1
 80006aa:	4770      	bx	lr
 80006ac:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80006b0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80006b4:	327f      	adds	r2, #127	; 0x7f
 80006b6:	bfc2      	ittt	gt
 80006b8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80006bc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80006c0:	4770      	bxgt	lr
 80006c2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006c6:	f04f 0300 	mov.w	r3, #0
 80006ca:	3a01      	subs	r2, #1
 80006cc:	e737      	b.n	800053e <__aeabi_fmul+0x92>
 80006ce:	f092 0f00 	teq	r2, #0
 80006d2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80006d6:	bf02      	ittt	eq
 80006d8:	0040      	lsleq	r0, r0, #1
 80006da:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80006de:	3a01      	subeq	r2, #1
 80006e0:	d0f9      	beq.n	80006d6 <__aeabi_fdiv+0xc2>
 80006e2:	ea40 000c 	orr.w	r0, r0, ip
 80006e6:	f093 0f00 	teq	r3, #0
 80006ea:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80006ee:	bf02      	ittt	eq
 80006f0:	0049      	lsleq	r1, r1, #1
 80006f2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80006f6:	3b01      	subeq	r3, #1
 80006f8:	d0f9      	beq.n	80006ee <__aeabi_fdiv+0xda>
 80006fa:	ea41 010c 	orr.w	r1, r1, ip
 80006fe:	e795      	b.n	800062c <__aeabi_fdiv+0x18>
 8000700:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000704:	ea92 0f0c 	teq	r2, ip
 8000708:	d108      	bne.n	800071c <__aeabi_fdiv+0x108>
 800070a:	0242      	lsls	r2, r0, #9
 800070c:	f47f af7d 	bne.w	800060a <__aeabi_fmul+0x15e>
 8000710:	ea93 0f0c 	teq	r3, ip
 8000714:	f47f af70 	bne.w	80005f8 <__aeabi_fmul+0x14c>
 8000718:	4608      	mov	r0, r1
 800071a:	e776      	b.n	800060a <__aeabi_fmul+0x15e>
 800071c:	ea93 0f0c 	teq	r3, ip
 8000720:	d104      	bne.n	800072c <__aeabi_fdiv+0x118>
 8000722:	024b      	lsls	r3, r1, #9
 8000724:	f43f af4c 	beq.w	80005c0 <__aeabi_fmul+0x114>
 8000728:	4608      	mov	r0, r1
 800072a:	e76e      	b.n	800060a <__aeabi_fmul+0x15e>
 800072c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000730:	bf18      	it	ne
 8000732:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000736:	d1ca      	bne.n	80006ce <__aeabi_fdiv+0xba>
 8000738:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800073c:	f47f af5c 	bne.w	80005f8 <__aeabi_fmul+0x14c>
 8000740:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000744:	f47f af3c 	bne.w	80005c0 <__aeabi_fmul+0x114>
 8000748:	e75f      	b.n	800060a <__aeabi_fmul+0x15e>
 800074a:	bf00      	nop

0800074c <__aeabi_f2uiz>:
 800074c:	0042      	lsls	r2, r0, #1
 800074e:	d20e      	bcs.n	800076e <__aeabi_f2uiz+0x22>
 8000750:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000754:	d30b      	bcc.n	800076e <__aeabi_f2uiz+0x22>
 8000756:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800075a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800075e:	d409      	bmi.n	8000774 <__aeabi_f2uiz+0x28>
 8000760:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000764:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000768:	fa23 f002 	lsr.w	r0, r3, r2
 800076c:	4770      	bx	lr
 800076e:	f04f 0000 	mov.w	r0, #0
 8000772:	4770      	bx	lr
 8000774:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000778:	d101      	bne.n	800077e <__aeabi_f2uiz+0x32>
 800077a:	0242      	lsls	r2, r0, #9
 800077c:	d102      	bne.n	8000784 <__aeabi_f2uiz+0x38>
 800077e:	f04f 30ff 	mov.w	r0, #4294967295
 8000782:	4770      	bx	lr
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop

0800078c <GPIO_PeriClockControl>:
#include "STM32F4.h"

//ENABLE PERIPHERAL CLOCK

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
 8000794:	460b      	mov	r3, r1
 8000796:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000798:	78fb      	ldrb	r3, [r7, #3]
 800079a:	2b01      	cmp	r3, #1
 800079c:	d141      	bne.n	8000822 <GPIO_PeriClockControl+0x96>
	{
		if(pGPIOx == GPIOA)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	4a43      	ldr	r2, [pc, #268]	; (80008b0 <GPIO_PeriClockControl+0x124>)
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d106      	bne.n	80007b4 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80007a6:	4b43      	ldr	r3, [pc, #268]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	4a42      	ldr	r2, [pc, #264]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6313      	str	r3, [r2, #48]	; 0x30
		{
			GPIOH_PCLK_DS();
		}
	}

}
 80007b2:	e077      	b.n	80008a4 <GPIO_PeriClockControl+0x118>
		}else if (pGPIOx == GPIOB)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	4a40      	ldr	r2, [pc, #256]	; (80008b8 <GPIO_PeriClockControl+0x12c>)
 80007b8:	4293      	cmp	r3, r2
 80007ba:	d106      	bne.n	80007ca <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80007bc:	4b3d      	ldr	r3, [pc, #244]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 80007be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c0:	4a3c      	ldr	r2, [pc, #240]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 80007c2:	f043 0302 	orr.w	r3, r3, #2
 80007c6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007c8:	e06c      	b.n	80008a4 <GPIO_PeriClockControl+0x118>
		}else if (pGPIOx == GPIOC)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4a3b      	ldr	r2, [pc, #236]	; (80008bc <GPIO_PeriClockControl+0x130>)
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d106      	bne.n	80007e0 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80007d2:	4b38      	ldr	r3, [pc, #224]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	4a37      	ldr	r2, [pc, #220]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 80007d8:	f043 0304 	orr.w	r3, r3, #4
 80007dc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007de:	e061      	b.n	80008a4 <GPIO_PeriClockControl+0x118>
		}else if (pGPIOx == GPIOD)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	4a37      	ldr	r2, [pc, #220]	; (80008c0 <GPIO_PeriClockControl+0x134>)
 80007e4:	4293      	cmp	r3, r2
 80007e6:	d106      	bne.n	80007f6 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80007e8:	4b32      	ldr	r3, [pc, #200]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 80007ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ec:	4a31      	ldr	r2, [pc, #196]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 80007ee:	f043 0308 	orr.w	r3, r3, #8
 80007f2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007f4:	e056      	b.n	80008a4 <GPIO_PeriClockControl+0x118>
		}else if (pGPIOx == GPIOE)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	4a32      	ldr	r2, [pc, #200]	; (80008c4 <GPIO_PeriClockControl+0x138>)
 80007fa:	4293      	cmp	r3, r2
 80007fc:	d106      	bne.n	800080c <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80007fe:	4b2d      	ldr	r3, [pc, #180]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	4a2c      	ldr	r2, [pc, #176]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 8000804:	f043 0310 	orr.w	r3, r3, #16
 8000808:	6313      	str	r3, [r2, #48]	; 0x30
}
 800080a:	e04b      	b.n	80008a4 <GPIO_PeriClockControl+0x118>
		}else if (pGPIOx == GPIOH)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	4a2e      	ldr	r2, [pc, #184]	; (80008c8 <GPIO_PeriClockControl+0x13c>)
 8000810:	4293      	cmp	r3, r2
 8000812:	d147      	bne.n	80008a4 <GPIO_PeriClockControl+0x118>
			GPIOH_PCLK_EN();
 8000814:	4b27      	ldr	r3, [pc, #156]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 8000816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000818:	4a26      	ldr	r2, [pc, #152]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 800081a:	f043 0320 	orr.w	r3, r3, #32
 800081e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000820:	e040      	b.n	80008a4 <GPIO_PeriClockControl+0x118>
		if(pGPIOx == GPIOA)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	4a22      	ldr	r2, [pc, #136]	; (80008b0 <GPIO_PeriClockControl+0x124>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d106      	bne.n	8000838 <GPIO_PeriClockControl+0xac>
			GPIOA_PCLK_DS();
 800082a:	4b22      	ldr	r3, [pc, #136]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a21      	ldr	r2, [pc, #132]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 8000830:	f023 0301 	bic.w	r3, r3, #1
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000836:	e035      	b.n	80008a4 <GPIO_PeriClockControl+0x118>
		}else if (pGPIOx == GPIOB)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	4a1f      	ldr	r2, [pc, #124]	; (80008b8 <GPIO_PeriClockControl+0x12c>)
 800083c:	4293      	cmp	r3, r2
 800083e:	d106      	bne.n	800084e <GPIO_PeriClockControl+0xc2>
			GPIOB_PCLK_DS();
 8000840:	4b1c      	ldr	r3, [pc, #112]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 8000842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000844:	4a1b      	ldr	r2, [pc, #108]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 8000846:	f023 0302 	bic.w	r3, r3, #2
 800084a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800084c:	e02a      	b.n	80008a4 <GPIO_PeriClockControl+0x118>
		}else if (pGPIOx == GPIOC)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4a1a      	ldr	r2, [pc, #104]	; (80008bc <GPIO_PeriClockControl+0x130>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d106      	bne.n	8000864 <GPIO_PeriClockControl+0xd8>
			GPIOC_PCLK_DS();
 8000856:	4b17      	ldr	r3, [pc, #92]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a16      	ldr	r2, [pc, #88]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 800085c:	f023 0304 	bic.w	r3, r3, #4
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000862:	e01f      	b.n	80008a4 <GPIO_PeriClockControl+0x118>
		}else if (pGPIOx == GPIOD)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	4a16      	ldr	r2, [pc, #88]	; (80008c0 <GPIO_PeriClockControl+0x134>)
 8000868:	4293      	cmp	r3, r2
 800086a:	d106      	bne.n	800087a <GPIO_PeriClockControl+0xee>
			GPIOD_PCLK_DS();
 800086c:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 800086e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000870:	4a10      	ldr	r2, [pc, #64]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 8000872:	f023 0308 	bic.w	r3, r3, #8
 8000876:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000878:	e014      	b.n	80008a4 <GPIO_PeriClockControl+0x118>
		}else if (pGPIOx == GPIOE)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	4a11      	ldr	r2, [pc, #68]	; (80008c4 <GPIO_PeriClockControl+0x138>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d106      	bne.n	8000890 <GPIO_PeriClockControl+0x104>
			GPIOE_PCLK_DS();
 8000882:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	4a0b      	ldr	r2, [pc, #44]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 8000888:	f023 0310 	bic.w	r3, r3, #16
 800088c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800088e:	e009      	b.n	80008a4 <GPIO_PeriClockControl+0x118>
		}else if (pGPIOx == GPIOH)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	4a0d      	ldr	r2, [pc, #52]	; (80008c8 <GPIO_PeriClockControl+0x13c>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d105      	bne.n	80008a4 <GPIO_PeriClockControl+0x118>
			GPIOH_PCLK_DS();
 8000898:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 800089a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089c:	4a05      	ldr	r2, [pc, #20]	; (80008b4 <GPIO_PeriClockControl+0x128>)
 800089e:	f023 0320 	bic.w	r3, r3, #32
 80008a2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80008a4:	bf00      	nop
 80008a6:	370c      	adds	r7, #12
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bc80      	pop	{r7}
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	40020000 	.word	0x40020000
 80008b4:	40023800 	.word	0x40023800
 80008b8:	40020400 	.word	0x40020400
 80008bc:	40020800 	.word	0x40020800
 80008c0:	40020c00 	.word	0x40020c00
 80008c4:	40021000 	.word	0x40021000
 80008c8:	40021400 	.word	0x40021400

080008cc <GPIO_Init>:


void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]

	uint32_t temp=0;
 80008d4:	2300      	movs	r3, #0
 80008d6:	617b      	str	r3, [r7, #20]
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	2101      	movs	r1, #1
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff ff54 	bl	800078c <GPIO_PeriClockControl>

	//moder
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	795b      	ldrb	r3, [r3, #5]
 80008e8:	2b03      	cmp	r3, #3
 80008ea:	d820      	bhi.n	800092e <GPIO_Init+0x62>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ) );
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	795b      	ldrb	r3, [r3, #5]
 80008f0:	461a      	mov	r2, r3
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	791b      	ldrb	r3, [r3, #4]
 80008f6:	005b      	lsls	r3, r3, #1
 80008f8:	fa02 f303 	lsl.w	r3, r2, r3
 80008fc:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	681a      	ldr	r2, [r3, #0]
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	791b      	ldrb	r3, [r3, #4]
 8000908:	005b      	lsls	r3, r3, #1
 800090a:	2103      	movs	r1, #3
 800090c:	fa01 f303 	lsl.w	r3, r1, r3
 8000910:	43db      	mvns	r3, r3
 8000912:	4619      	mov	r1, r3
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	400a      	ands	r2, r1
 800091a:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	6819      	ldr	r1, [r3, #0]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	697a      	ldr	r2, [r7, #20]
 8000928:	430a      	orrs	r2, r1
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	e08c      	b.n	8000a48 <GPIO_Init+0x17c>
	}else{
		//this part will code later . ( interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT )
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	795b      	ldrb	r3, [r3, #5]
 8000932:	2b04      	cmp	r3, #4
 8000934:	d117      	bne.n	8000966 <GPIO_Init+0x9a>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000936:	4b90      	ldr	r3, [pc, #576]	; (8000b78 <GPIO_Init+0x2ac>)
 8000938:	68db      	ldr	r3, [r3, #12]
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	7912      	ldrb	r2, [r2, #4]
 800093e:	4611      	mov	r1, r2
 8000940:	2201      	movs	r2, #1
 8000942:	408a      	lsls	r2, r1
 8000944:	4611      	mov	r1, r2
 8000946:	4a8c      	ldr	r2, [pc, #560]	; (8000b78 <GPIO_Init+0x2ac>)
 8000948:	430b      	orrs	r3, r1
 800094a:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800094c:	4b8a      	ldr	r3, [pc, #552]	; (8000b78 <GPIO_Init+0x2ac>)
 800094e:	689b      	ldr	r3, [r3, #8]
 8000950:	687a      	ldr	r2, [r7, #4]
 8000952:	7912      	ldrb	r2, [r2, #4]
 8000954:	4611      	mov	r1, r2
 8000956:	2201      	movs	r2, #1
 8000958:	408a      	lsls	r2, r1
 800095a:	43d2      	mvns	r2, r2
 800095c:	4611      	mov	r1, r2
 800095e:	4a86      	ldr	r2, [pc, #536]	; (8000b78 <GPIO_Init+0x2ac>)
 8000960:	400b      	ands	r3, r1
 8000962:	6093      	str	r3, [r2, #8]
 8000964:	e035      	b.n	80009d2 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT )
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	795b      	ldrb	r3, [r3, #5]
 800096a:	2b05      	cmp	r3, #5
 800096c:	d117      	bne.n	800099e <GPIO_Init+0xd2>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800096e:	4b82      	ldr	r3, [pc, #520]	; (8000b78 <GPIO_Init+0x2ac>)
 8000970:	689b      	ldr	r3, [r3, #8]
 8000972:	687a      	ldr	r2, [r7, #4]
 8000974:	7912      	ldrb	r2, [r2, #4]
 8000976:	4611      	mov	r1, r2
 8000978:	2201      	movs	r2, #1
 800097a:	408a      	lsls	r2, r1
 800097c:	4611      	mov	r1, r2
 800097e:	4a7e      	ldr	r2, [pc, #504]	; (8000b78 <GPIO_Init+0x2ac>)
 8000980:	430b      	orrs	r3, r1
 8000982:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000984:	4b7c      	ldr	r3, [pc, #496]	; (8000b78 <GPIO_Init+0x2ac>)
 8000986:	68db      	ldr	r3, [r3, #12]
 8000988:	687a      	ldr	r2, [r7, #4]
 800098a:	7912      	ldrb	r2, [r2, #4]
 800098c:	4611      	mov	r1, r2
 800098e:	2201      	movs	r2, #1
 8000990:	408a      	lsls	r2, r1
 8000992:	43d2      	mvns	r2, r2
 8000994:	4611      	mov	r1, r2
 8000996:	4a78      	ldr	r2, [pc, #480]	; (8000b78 <GPIO_Init+0x2ac>)
 8000998:	400b      	ands	r3, r1
 800099a:	60d3      	str	r3, [r2, #12]
 800099c:	e019      	b.n	80009d2 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT )
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	795b      	ldrb	r3, [r3, #5]
 80009a2:	2b06      	cmp	r3, #6
 80009a4:	d115      	bne.n	80009d2 <GPIO_Init+0x106>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80009a6:	4b74      	ldr	r3, [pc, #464]	; (8000b78 <GPIO_Init+0x2ac>)
 80009a8:	689b      	ldr	r3, [r3, #8]
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	7912      	ldrb	r2, [r2, #4]
 80009ae:	4611      	mov	r1, r2
 80009b0:	2201      	movs	r2, #1
 80009b2:	408a      	lsls	r2, r1
 80009b4:	4611      	mov	r1, r2
 80009b6:	4a70      	ldr	r2, [pc, #448]	; (8000b78 <GPIO_Init+0x2ac>)
 80009b8:	430b      	orrs	r3, r1
 80009ba:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80009bc:	4b6e      	ldr	r3, [pc, #440]	; (8000b78 <GPIO_Init+0x2ac>)
 80009be:	68db      	ldr	r3, [r3, #12]
 80009c0:	687a      	ldr	r2, [r7, #4]
 80009c2:	7912      	ldrb	r2, [r2, #4]
 80009c4:	4611      	mov	r1, r2
 80009c6:	2201      	movs	r2, #1
 80009c8:	408a      	lsls	r2, r1
 80009ca:	4611      	mov	r1, r2
 80009cc:	4a6a      	ldr	r2, [pc, #424]	; (8000b78 <GPIO_Init+0x2ac>)
 80009ce:	430b      	orrs	r3, r1
 80009d0:	60d3      	str	r3, [r2, #12]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	791b      	ldrb	r3, [r3, #4]
 80009d6:	089b      	lsrs	r3, r3, #2
 80009d8:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	791b      	ldrb	r3, [r3, #4]
 80009de:	f003 0303 	and.w	r3, r3, #3
 80009e2:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a64      	ldr	r2, [pc, #400]	; (8000b7c <GPIO_Init+0x2b0>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d00f      	beq.n	8000a0e <GPIO_Init+0x142>
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	4a63      	ldr	r2, [pc, #396]	; (8000b80 <GPIO_Init+0x2b4>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d008      	beq.n	8000a0a <GPIO_Init+0x13e>
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a61      	ldr	r2, [pc, #388]	; (8000b84 <GPIO_Init+0x2b8>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d101      	bne.n	8000a06 <GPIO_Init+0x13a>
 8000a02:	2302      	movs	r3, #2
 8000a04:	e004      	b.n	8000a10 <GPIO_Init+0x144>
 8000a06:	2300      	movs	r3, #0
 8000a08:	e002      	b.n	8000a10 <GPIO_Init+0x144>
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	e000      	b.n	8000a10 <GPIO_Init+0x144>
 8000a0e:	2300      	movs	r3, #0
 8000a10:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000a12:	4b5d      	ldr	r3, [pc, #372]	; (8000b88 <GPIO_Init+0x2bc>)
 8000a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a16:	4a5c      	ldr	r2, [pc, #368]	; (8000b88 <GPIO_Init+0x2bc>)
 8000a18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a1c:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 8000a1e:	7c7a      	ldrb	r2, [r7, #17]
 8000a20:	7cbb      	ldrb	r3, [r7, #18]
 8000a22:	009b      	lsls	r3, r3, #2
 8000a24:	fa02 f103 	lsl.w	r1, r2, r3
 8000a28:	4a58      	ldr	r2, [pc, #352]	; (8000b8c <GPIO_Init+0x2c0>)
 8000a2a:	7cfb      	ldrb	r3, [r7, #19]
 8000a2c:	3302      	adds	r3, #2
 8000a2e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3 . enable the exti interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000a32:	4b51      	ldr	r3, [pc, #324]	; (8000b78 <GPIO_Init+0x2ac>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	687a      	ldr	r2, [r7, #4]
 8000a38:	7912      	ldrb	r2, [r2, #4]
 8000a3a:	4611      	mov	r1, r2
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	408a      	lsls	r2, r1
 8000a40:	4611      	mov	r1, r2
 8000a42:	4a4d      	ldr	r2, [pc, #308]	; (8000b78 <GPIO_Init+0x2ac>)
 8000a44:	430b      	orrs	r3, r1
 8000a46:	6013      	str	r3, [r2, #0]
	}

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	799b      	ldrb	r3, [r3, #6]
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	791b      	ldrb	r3, [r3, #4]
 8000a52:	005b      	lsls	r3, r3, #1
 8000a54:	fa02 f303 	lsl.w	r3, r2, r3
 8000a58:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	689a      	ldr	r2, [r3, #8]
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	791b      	ldrb	r3, [r3, #4]
 8000a64:	005b      	lsls	r3, r3, #1
 8000a66:	2103      	movs	r1, #3
 8000a68:	fa01 f303 	lsl.w	r3, r1, r3
 8000a6c:	43db      	mvns	r3, r3
 8000a6e:	4619      	mov	r1, r3
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	400a      	ands	r2, r1
 8000a76:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	6899      	ldr	r1, [r3, #8]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	697a      	ldr	r2, [r7, #20]
 8000a84:	430a      	orrs	r2, r1
 8000a86:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	79db      	ldrb	r3, [r3, #7]
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	791b      	ldrb	r3, [r3, #4]
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	fa02 f303 	lsl.w	r3, r2, r3
 8000a98:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	68da      	ldr	r2, [r3, #12]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	791b      	ldrb	r3, [r3, #4]
 8000aa4:	005b      	lsls	r3, r3, #1
 8000aa6:	2103      	movs	r1, #3
 8000aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8000aac:	43db      	mvns	r3, r3
 8000aae:	4619      	mov	r1, r3
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	400a      	ands	r2, r1
 8000ab6:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	68d9      	ldr	r1, [r3, #12]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	697a      	ldr	r2, [r7, #20]
 8000ac4:	430a      	orrs	r2, r1
 8000ac6:	60da      	str	r2, [r3, #12]


	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	7a1b      	ldrb	r3, [r3, #8]
 8000acc:	461a      	mov	r2, r3
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	791b      	ldrb	r3, [r3, #4]
 8000ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad6:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	685a      	ldr	r2, [r3, #4]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	791b      	ldrb	r3, [r3, #4]
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	408b      	lsls	r3, r1
 8000ae8:	43db      	mvns	r3, r3
 8000aea:	4619      	mov	r1, r3
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	400a      	ands	r2, r1
 8000af2:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	6859      	ldr	r1, [r3, #4]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	697a      	ldr	r2, [r7, #20]
 8000b00:	430a      	orrs	r2, r1
 8000b02:	605a      	str	r2, [r3, #4]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	795b      	ldrb	r3, [r3, #5]
 8000b08:	2b02      	cmp	r3, #2
 8000b0a:	d131      	bne.n	8000b70 <GPIO_Init+0x2a4>
	{
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	791b      	ldrb	r3, [r3, #4]
 8000b10:	08db      	lsrs	r3, r3, #3
 8000b12:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber  % 8;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	791b      	ldrb	r3, [r3, #4]
 8000b18:	f003 0307 	and.w	r3, r3, #7
 8000b1c:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 * temp2 ) ); //clearing
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	7c3a      	ldrb	r2, [r7, #16]
 8000b24:	3208      	adds	r2, #8
 8000b26:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000b2a:	7bfb      	ldrb	r3, [r7, #15]
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	220f      	movs	r2, #15
 8000b30:	fa02 f303 	lsl.w	r3, r2, r3
 8000b34:	43db      	mvns	r3, r3
 8000b36:	4618      	mov	r0, r3
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	7c3a      	ldrb	r2, [r7, #16]
 8000b3e:	4001      	ands	r1, r0
 8000b40:	3208      	adds	r2, #8
 8000b42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	7c3a      	ldrb	r2, [r7, #16]
 8000b4c:	3208      	adds	r2, #8
 8000b4e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	7a5b      	ldrb	r3, [r3, #9]
 8000b56:	461a      	mov	r2, r3
 8000b58:	7bfb      	ldrb	r3, [r7, #15]
 8000b5a:	009b      	lsls	r3, r3, #2
 8000b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b60:	4618      	mov	r0, r3
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	7c3a      	ldrb	r2, [r7, #16]
 8000b68:	4301      	orrs	r1, r0
 8000b6a:	3208      	adds	r2, #8
 8000b6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}


}
 8000b70:	bf00      	nop
 8000b72:	3718      	adds	r7, #24
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40013c00 	.word	0x40013c00
 8000b7c:	40020000 	.word	0x40020000
 8000b80:	40020400 	.word	0x40020400
 8000b84:	40020800 	.word	0x40020800
 8000b88:	40023800 	.word	0x40023800
 8000b8c:	40013800 	.word	0x40013800

08000b90 <GPIO_Write_Pin>:
	{
		GPIOH_REG_RESET();
	}
}

void GPIO_Write_Pin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber, uint8_t STATE) {
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	460b      	mov	r3, r1
 8000b9a:	70fb      	strb	r3, [r7, #3]
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	70bb      	strb	r3, [r7, #2]
	if (STATE == SET) {
 8000ba0:	78bb      	ldrb	r3, [r7, #2]
 8000ba2:	2b01      	cmp	r3, #1
 8000ba4:	d109      	bne.n	8000bba <GPIO_Write_Pin+0x2a>
		pGPIOx->ODR |= (1 << PinNumber);   // Set the pin
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	695b      	ldr	r3, [r3, #20]
 8000baa:	78fa      	ldrb	r2, [r7, #3]
 8000bac:	2101      	movs	r1, #1
 8000bae:	fa01 f202 	lsl.w	r2, r1, r2
 8000bb2:	431a      	orrs	r2, r3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	615a      	str	r2, [r3, #20]
	} else {
		pGPIOx->ODR &= ~(1 << PinNumber);  // Clear the pin
	}
}
 8000bb8:	e009      	b.n	8000bce <GPIO_Write_Pin+0x3e>
		pGPIOx->ODR &= ~(1 << PinNumber);  // Clear the pin
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	695b      	ldr	r3, [r3, #20]
 8000bbe:	78fa      	ldrb	r2, [r7, #3]
 8000bc0:	2101      	movs	r1, #1
 8000bc2:	fa01 f202 	lsl.w	r2, r1, r2
 8000bc6:	43d2      	mvns	r2, r2
 8000bc8:	401a      	ands	r2, r3
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	615a      	str	r2, [r3, #20]
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bc80      	pop	{r7}
 8000bd6:	4770      	bx	lr

08000bd8 <GPIO_Read_Pin>:

uint8_t GPIO_Read_Pin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber) {
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	460b      	mov	r3, r1
 8000be2:	70fb      	strb	r3, [r7, #3]
    uint8_t value;

    value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x01); // Isolate the bit for the given pin
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	691a      	ldr	r2, [r3, #16]
 8000be8:	78fb      	ldrb	r3, [r7, #3]
 8000bea:	fa22 f303 	lsr.w	r3, r2, r3
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	73fb      	strb	r3, [r7, #15]
    return value;
 8000bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3714      	adds	r7, #20
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bc80      	pop	{r7}
 8000c00:	4770      	bx	lr

08000c02 <GPIO_Toggle_Pin>:


void GPIO_Toggle_Pin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber) {
 8000c02:	b480      	push	{r7}
 8000c04:	b083      	sub	sp, #12
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
 8000c0a:	460b      	mov	r3, r1
 8000c0c:	70fb      	strb	r3, [r7, #3]
	if (PinNumber > 15) return;
 8000c0e:	78fb      	ldrb	r3, [r7, #3]
 8000c10:	2b0f      	cmp	r3, #15
 8000c12:	d809      	bhi.n	8000c28 <GPIO_Toggle_Pin+0x26>
	pGPIOx->ODR ^= (1 << PinNumber);  // Toggle the bit
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	695b      	ldr	r3, [r3, #20]
 8000c18:	78fa      	ldrb	r2, [r7, #3]
 8000c1a:	2101      	movs	r1, #1
 8000c1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000c20:	405a      	eors	r2, r3
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	615a      	str	r2, [r3, #20]
 8000c26:	e000      	b.n	8000c2a <GPIO_Toggle_Pin+0x28>
	if (PinNumber > 15) return;
 8000c28:	bf00      	nop
}
 8000c2a:	370c      	adds	r7, #12
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bc80      	pop	{r7}
 8000c30:	4770      	bx	lr
	...

08000c34 <GPIO_IRQInterruptConfig>:

void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	460a      	mov	r2, r1
 8000c3e:	71fb      	strb	r3, [r7, #7]
 8000c40:	4613      	mov	r3, r2
 8000c42:	71bb      	strb	r3, [r7, #6]

	if(EnorDi == ENABLE)
 8000c44:	79bb      	ldrb	r3, [r7, #6]
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d133      	bne.n	8000cb2 <GPIO_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	2b1f      	cmp	r3, #31
 8000c4e:	d80a      	bhi.n	8000c66 <GPIO_IRQInterruptConfig+0x32>
		{
			//program ISER0 register
			*NVIC_ISER0 |= ( 1 << IRQNumber );
 8000c50:	4b34      	ldr	r3, [pc, #208]	; (8000d24 <GPIO_IRQInterruptConfig+0xf0>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	79fa      	ldrb	r2, [r7, #7]
 8000c56:	2101      	movs	r1, #1
 8000c58:	fa01 f202 	lsl.w	r2, r1, r2
 8000c5c:	4611      	mov	r1, r2
 8000c5e:	4a31      	ldr	r2, [pc, #196]	; (8000d24 <GPIO_IRQInterruptConfig+0xf0>)
 8000c60:	430b      	orrs	r3, r1
 8000c62:	6013      	str	r3, [r2, #0]
			//program ICER2 register
			*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
		}
	}

}//SHORTEN FUNCTION!!!
 8000c64:	e059      	b.n	8000d1a <GPIO_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 ) //32 to 63
 8000c66:	79fb      	ldrb	r3, [r7, #7]
 8000c68:	2b1f      	cmp	r3, #31
 8000c6a:	d90f      	bls.n	8000c8c <GPIO_IRQInterruptConfig+0x58>
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	2b3f      	cmp	r3, #63	; 0x3f
 8000c70:	d80c      	bhi.n	8000c8c <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= ( 1 << (IRQNumber % 32) );
 8000c72:	4b2d      	ldr	r3, [pc, #180]	; (8000d28 <GPIO_IRQInterruptConfig+0xf4>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	79fa      	ldrb	r2, [r7, #7]
 8000c78:	f002 021f 	and.w	r2, r2, #31
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c82:	4611      	mov	r1, r2
 8000c84:	4a28      	ldr	r2, [pc, #160]	; (8000d28 <GPIO_IRQInterruptConfig+0xf4>)
 8000c86:	430b      	orrs	r3, r1
 8000c88:	6013      	str	r3, [r2, #0]
 8000c8a:	e046      	b.n	8000d1a <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96 )
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
 8000c8e:	2b3f      	cmp	r3, #63	; 0x3f
 8000c90:	d943      	bls.n	8000d1a <GPIO_IRQInterruptConfig+0xe6>
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	2b5f      	cmp	r3, #95	; 0x5f
 8000c96:	d840      	bhi.n	8000d1a <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= ( 1 << (IRQNumber % 64) );
 8000c98:	4b24      	ldr	r3, [pc, #144]	; (8000d2c <GPIO_IRQInterruptConfig+0xf8>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	79fa      	ldrb	r2, [r7, #7]
 8000c9e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000ca2:	2101      	movs	r1, #1
 8000ca4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ca8:	4611      	mov	r1, r2
 8000caa:	4a20      	ldr	r2, [pc, #128]	; (8000d2c <GPIO_IRQInterruptConfig+0xf8>)
 8000cac:	430b      	orrs	r3, r1
 8000cae:	6013      	str	r3, [r2, #0]
}//SHORTEN FUNCTION!!!
 8000cb0:	e033      	b.n	8000d1a <GPIO_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	2b1f      	cmp	r3, #31
 8000cb6:	d80a      	bhi.n	8000cce <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= ( 1 << IRQNumber );
 8000cb8:	4b1d      	ldr	r3, [pc, #116]	; (8000d30 <GPIO_IRQInterruptConfig+0xfc>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	79fa      	ldrb	r2, [r7, #7]
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	fa01 f202 	lsl.w	r2, r1, r2
 8000cc4:	4611      	mov	r1, r2
 8000cc6:	4a1a      	ldr	r2, [pc, #104]	; (8000d30 <GPIO_IRQInterruptConfig+0xfc>)
 8000cc8:	430b      	orrs	r3, r1
 8000cca:	6013      	str	r3, [r2, #0]
}//SHORTEN FUNCTION!!!
 8000ccc:	e025      	b.n	8000d1a <GPIO_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64 )
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	2b1f      	cmp	r3, #31
 8000cd2:	d90f      	bls.n	8000cf4 <GPIO_IRQInterruptConfig+0xc0>
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	2b3f      	cmp	r3, #63	; 0x3f
 8000cd8:	d80c      	bhi.n	8000cf4 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= ( 1 << (IRQNumber % 32) );
 8000cda:	4b16      	ldr	r3, [pc, #88]	; (8000d34 <GPIO_IRQInterruptConfig+0x100>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	79fa      	ldrb	r2, [r7, #7]
 8000ce0:	f002 021f 	and.w	r2, r2, #31
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	fa01 f202 	lsl.w	r2, r1, r2
 8000cea:	4611      	mov	r1, r2
 8000cec:	4a11      	ldr	r2, [pc, #68]	; (8000d34 <GPIO_IRQInterruptConfig+0x100>)
 8000cee:	430b      	orrs	r3, r1
 8000cf0:	6013      	str	r3, [r2, #0]
 8000cf2:	e012      	b.n	8000d1a <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >= 64 && IRQNumber < 96 )
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	2b3f      	cmp	r3, #63	; 0x3f
 8000cf8:	d90f      	bls.n	8000d1a <GPIO_IRQInterruptConfig+0xe6>
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	2b5f      	cmp	r3, #95	; 0x5f
 8000cfe:	d80c      	bhi.n	8000d1a <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
 8000d00:	4b0d      	ldr	r3, [pc, #52]	; (8000d38 <GPIO_IRQInterruptConfig+0x104>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	79fa      	ldrb	r2, [r7, #7]
 8000d06:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d10:	4611      	mov	r1, r2
 8000d12:	4a09      	ldr	r2, [pc, #36]	; (8000d38 <GPIO_IRQInterruptConfig+0x104>)
 8000d14:	430b      	orrs	r3, r1
 8000d16:	6013      	str	r3, [r2, #0]
}//SHORTEN FUNCTION!!!
 8000d18:	e7ff      	b.n	8000d1a <GPIO_IRQInterruptConfig+0xe6>
 8000d1a:	bf00      	nop
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr
 8000d24:	e000e100 	.word	0xe000e100
 8000d28:	e000e104 	.word	0xe000e104
 8000d2c:	e000e108 	.word	0xe000e108
 8000d30:	e000e180 	.word	0xe000e180
 8000d34:	e000e184 	.word	0xe000e184
 8000d38:	e000e188 	.word	0xe000e188

08000d3c <GPIO_IRQHandling>:


void GPIO_IRQHandling(uint8_t PinNumber)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
	//	PRx: Pending bit
	//	 0: No trigger request occurred
	//	 1: selected trigger request occurred
	//	 This bit is set when the selected edge event arrives on the external interrupt line.
	//	This bit is cleared by programming it to 1
	if(EXTI->PR & ( 1 << PinNumber))
 8000d46:	4b0c      	ldr	r3, [pc, #48]	; (8000d78 <GPIO_IRQHandling+0x3c>)
 8000d48:	695b      	ldr	r3, [r3, #20]
 8000d4a:	79fa      	ldrb	r2, [r7, #7]
 8000d4c:	2101      	movs	r1, #1
 8000d4e:	fa01 f202 	lsl.w	r2, r1, r2
 8000d52:	4013      	ands	r3, r2
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d009      	beq.n	8000d6c <GPIO_IRQHandling+0x30>
	{
		//clear
		EXTI->PR |= ( 1 << PinNumber);
 8000d58:	4b07      	ldr	r3, [pc, #28]	; (8000d78 <GPIO_IRQHandling+0x3c>)
 8000d5a:	695b      	ldr	r3, [r3, #20]
 8000d5c:	79fa      	ldrb	r2, [r7, #7]
 8000d5e:	2101      	movs	r1, #1
 8000d60:	fa01 f202 	lsl.w	r2, r1, r2
 8000d64:	4611      	mov	r1, r2
 8000d66:	4a04      	ldr	r2, [pc, #16]	; (8000d78 <GPIO_IRQHandling+0x3c>)
 8000d68:	430b      	orrs	r3, r1
 8000d6a:	6153      	str	r3, [r2, #20]
	}
}
 8000d6c:	bf00      	nop
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bc80      	pop	{r7}
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	40013c00 	.word	0x40013c00

08000d7c <I2C_SM_INIT>:

#include "I2C.h"


void I2C_SM_INIT(I2C_Handle_t *pI2CHandle)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
    // 1. Enable peripheral clock
    I2C1_PCLK_EN();  // You can make this generic with pI2CHandle->pI2Cx
 8000d84:	4b19      	ldr	r3, [pc, #100]	; (8000dec <I2C_SM_INIT+0x70>)
 8000d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d88:	4a18      	ldr	r2, [pc, #96]	; (8000dec <I2C_SM_INIT+0x70>)
 8000d8a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d8e:	6413      	str	r3, [r2, #64]	; 0x40

    // 2. Configure ACK
    pI2CHandle->pI2Cx->CR1 |= (pI2CHandle->I2C_Config.I2C_AckControl << 10); // Bit 10 = ACK
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	7a5b      	ldrb	r3, [r3, #9]
 8000d9a:	029b      	lsls	r3, r3, #10
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	430a      	orrs	r2, r1
 8000da4:	601a      	str	r2, [r3, #0]

    // 3. Set peripheral clock frequency in MHz (FREQ in CR2[5:0])
    pI2CHandle->pI2Cx->CR2 = (APB1_CLOCK_FREQ_MHZ & 0x3F); // e.g., 16 MHz  write 0x10
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	2208      	movs	r2, #8
 8000dac:	605a      	str	r2, [r3, #4]

    // 4. Configure CCR for Standard Mode
    uint16_t ccr_val = APB1_CLOCK_FREQ / (2 * pI2CHandle->I2C_Config.I2C_SCLSpeed);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	4a0e      	ldr	r2, [pc, #56]	; (8000df0 <I2C_SM_INIT+0x74>)
 8000db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dba:	81fb      	strh	r3, [r7, #14]
    pI2CHandle->pI2Cx->CCR = (ccr_val & 0xFFF); // Standard mode, 12-bit CCR
 8000dbc:	89fa      	ldrh	r2, [r7, #14]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8000dc6:	61da      	str	r2, [r3, #28]

    // 5. Set TRISE
    // TRISE = FREQ_MHz + 1 for Standard Mode (max rise time = 1000ns)
    pI2CHandle->pI2Cx->TRISE = APB1_CLOCK_FREQ_MHZ + 1;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2209      	movs	r2, #9
 8000dce:	621a      	str	r2, [r3, #32]

    // 6. Enable the peripheral
    pI2CHandle->pI2Cx->CR1 |= I2C_CR1_PE;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f042 0201 	orr.w	r2, r2, #1
 8000dde:	601a      	str	r2, [r3, #0]
}
 8000de0:	bf00      	nop
 8000de2:	3714      	adds	r7, #20
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bc80      	pop	{r7}
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	40023800 	.word	0x40023800
 8000df0:	007a1200 	.word	0x007a1200

08000df4 <drive_FWD>:
} //would rather turn right and left alternatively and usew random to calc he turn time => angle



//TREAT FUNCTIONS LIKE A STATE
void drive_FWD(GP_TIM_Handle_t *pGP_TIM_Handle){
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
	//GP_TIM_Control(pGP_TIM_Handle, DISABLE);
	GP_TIM_PWM_Control(pGP_TIM_Handle,CH1,PWM_OUTPUT);
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	2100      	movs	r1, #0
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f000 fa21 	bl	8001248 <GP_TIM_PWM_Control>
	GP_TIM_PWM_Control(pGP_TIM_Handle,CH3,PWM_OUTPUT);
 8000e06:	2201      	movs	r2, #1
 8000e08:	2102      	movs	r1, #2
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f000 fa1c 	bl	8001248 <GP_TIM_PWM_Control>
	GP_TIM_PWM_Control(pGP_TIM_Handle,CH2,PWM_OFF);//this doesnt stop pwm output...
 8000e10:	2200      	movs	r2, #0
 8000e12:	2101      	movs	r1, #1
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f000 fa17 	bl	8001248 <GP_TIM_PWM_Control>
	GP_TIM_PWM_Control(pGP_TIM_Handle,CH4,PWM_OFF);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2103      	movs	r1, #3
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f000 fa12 	bl	8001248 <GP_TIM_PWM_Control>
	//GP_TIM_Control(pGP_TIM_Handle, ENABLE);
}
 8000e24:	bf00      	nop
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <turn_RGT>:

void turn_RGT(GP_TIM_Handle_t *pGP_TIM_Handle){
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
	GP_TIM_PWM_Control(pGP_TIM_Handle,CH1,PWM_OUTPUT);
 8000e34:	2201      	movs	r2, #1
 8000e36:	2100      	movs	r1, #0
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f000 fa05 	bl	8001248 <GP_TIM_PWM_Control>
	GP_TIM_PWM_Control(pGP_TIM_Handle,CH3,GND);
 8000e3e:	2200      	movs	r2, #0
 8000e40:	2102      	movs	r1, #2
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f000 fa00 	bl	8001248 <GP_TIM_PWM_Control>
	GP_TIM_PWM_Control(pGP_TIM_Handle,CH2,GND);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	f000 f9fb 	bl	8001248 <GP_TIM_PWM_Control>
	GP_TIM_PWM_Control(pGP_TIM_Handle,CH4,PWM_OUTPUT);
 8000e52:	2201      	movs	r2, #1
 8000e54:	2103      	movs	r1, #3
 8000e56:	6878      	ldr	r0, [r7, #4]
 8000e58:	f000 f9f6 	bl	8001248 <GP_TIM_PWM_Control>
	//WAIT FOR CHANNEL
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <turn_LFT>:

void turn_LFT(GP_TIM_Handle_t *pGP_TIM_Handle){
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
	GP_TIM_PWM_Control(pGP_TIM_Handle,CH1,GND);
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2100      	movs	r1, #0
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f000 f9e9 	bl	8001248 <GP_TIM_PWM_Control>
	GP_TIM_PWM_Control(pGP_TIM_Handle,CH3,PWM_OUTPUT);
 8000e76:	2201      	movs	r2, #1
 8000e78:	2102      	movs	r1, #2
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f000 f9e4 	bl	8001248 <GP_TIM_PWM_Control>
	GP_TIM_PWM_Control(pGP_TIM_Handle,CH2,PWM_OUTPUT);
 8000e80:	2201      	movs	r2, #1
 8000e82:	2101      	movs	r1, #1
 8000e84:	6878      	ldr	r0, [r7, #4]
 8000e86:	f000 f9df 	bl	8001248 <GP_TIM_PWM_Control>
	GP_TIM_PWM_Control(pGP_TIM_Handle,CH4,GND);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2103      	movs	r1, #3
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f000 f9da 	bl	8001248 <GP_TIM_PWM_Control>
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <RCC_Clock_Config>:

#include <RCC.h>

//either make a example funcion or use a config struct

void RCC_Clock_Config(RCC_Handle_t *pRCC_Handle_t) {
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
	// 4. Configure AHB, APB1, APB2 prescalers
	pRCC_Handle_t->pRCC->CFGR = ((pRCC_Handle_t->RCC_Config.Prescalers.AHB_Presc << 4) |  // AHB = SYSCLK / 1 (no division)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	695b      	ldr	r3, [r3, #20]
 8000ea8:	011a      	lsls	r2, r3, #4
			(pRCC_Handle_t->RCC_Config.Prescalers.APB1_Presc << 13) | // APB1 = HCLK / 2
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	699b      	ldr	r3, [r3, #24]
 8000eae:	035b      	lsls	r3, r3, #13
	pRCC_Handle_t->pRCC->CFGR = ((pRCC_Handle_t->RCC_Config.Prescalers.AHB_Presc << 4) |  // AHB = SYSCLK / 1 (no division)
 8000eb0:	431a      	orrs	r2, r3
			(pRCC_Handle_t->RCC_Config.Prescalers.APB2_Presc << 10)); // APB2 = HCLK / 2
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	69db      	ldr	r3, [r3, #28]
 8000eb6:	029b      	lsls	r3, r3, #10
			(pRCC_Handle_t->RCC_Config.Prescalers.APB1_Presc << 13) | // APB1 = HCLK / 2
 8000eb8:	431a      	orrs	r2, r3
	pRCC_Handle_t->pRCC->CFGR = ((pRCC_Handle_t->RCC_Config.Prescalers.AHB_Presc << 4) |  // AHB = SYSCLK / 1 (no division)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	609a      	str	r2, [r3, #8]

	if (pRCC_Handle_t->RCC_Config.CLK_Source == HSI) {
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	791b      	ldrb	r3, [r3, #4]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d125      	bne.n	8000f14 <RCC_Clock_Config+0x78>
		// 1. Enable HSI
		pRCC_Handle_t->pRCC->CR |= RCC_CR_HSION;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f042 0201 	orr.w	r2, r2, #1
 8000ed6:	601a      	str	r2, [r3, #0]
		while (!(pRCC_Handle_t->pRCC->CR & RCC_CR_HSIRDY)); // Wait until HSI is ready
 8000ed8:	bf00      	nop
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f003 0302 	and.w	r3, r3, #2
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d0f8      	beq.n	8000eda <RCC_Clock_Config+0x3e>

		// 2. Select HSI as the system clock source
		pRCC_Handle_t->pRCC->CFGR &= ~0x3; // Clear system clock switch bits
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	689a      	ldr	r2, [r3, #8]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f022 0203 	bic.w	r2, r2, #3
 8000ef6:	609a      	str	r2, [r3, #8]
		pRCC_Handle_t->pRCC->CFGR |= RCC_CFGR_SW_HSI; // Select HSI as system clock source
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	6892      	ldr	r2, [r2, #8]
 8000f02:	609a      	str	r2, [r3, #8]

		// 3. Wait until HSI is used as the system clock
		while ((pRCC_Handle_t->pRCC->CFGR & RCC_CFGR_SWS_HSI) != RCC_CFGR_SW_HSI); //TEST IF BITS 2 AND 3 ARE 0
 8000f04:	bf00      	nop
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	689b      	ldr	r3, [r3, #8]
 8000f0c:	f003 030c 	and.w	r3, r3, #12
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d1f8      	bne.n	8000f06 <RCC_Clock_Config+0x6a>
//
//		// 5. Wait until PLL is used as the system clock
//		//3 << 2
//		while ((pRCC_Handle_t->pRCC->CFGR & 0xF) != 0xA);
//	}
}
 8000f14:	bf00      	nop
 8000f16:	370c      	adds	r7, #12
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bc80      	pop	{r7}
 8000f1c:	4770      	bx	lr

08000f1e <AD_TIM_Start_Countdown>:



#include "TIMER.h"

void AD_TIM_Start_Countdown(AD_TIM_RegDef_t *pTIMx, uint32_t time_ms) {
 8000f1e:	b480      	push	{r7}
 8000f20:	b083      	sub	sp, #12
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	6078      	str	r0, [r7, #4]
 8000f26:	6039      	str	r1, [r7, #0]
	pTIMx->CR1 &= ~TIM_CR1_CEN;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f023 0201 	bic.w	r2, r3, #1
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	601a      	str	r2, [r3, #0]
	while((pTIMx->CR1 & TIM_CR1_CEN) != 0);
 8000f34:	bf00      	nop
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d1f9      	bne.n	8000f36 <AD_TIM_Start_Countdown+0x18>
	// Clear any pending update flag
	pTIMx->SR &= ~TIM_SR_UIF;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	691b      	ldr	r3, [r3, #16]
 8000f46:	f023 0201 	bic.w	r2, r3, #1
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	611a      	str	r2, [r3, #16]

	// Configure for single countdown
	pTIMx->CNT = time_ms - 1;;  // Load counter this doesnt set count to 0...
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	1e5a      	subs	r2, r3, #1
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	625a      	str	r2, [r3, #36]	; 0x24
	pTIMx->ARR = time_ms - 1;  // Count from this value down to 0
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	1e5a      	subs	r2, r3, #1
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	62da      	str	r2, [r3, #44]	; 0x2c
	// Generate update to load registers
	pTIMx->EGR |= TIM_EGR_UG;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	f043 0201 	orr.w	r2, r3, #1
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	615a      	str	r2, [r3, #20]

	pTIMx->CR1 |= TIM_CR1_CEN;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f043 0201 	orr.w	r2, r3, #1
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	601a      	str	r2, [r3, #0]
	while((pTIMx->CR1 & TIM_CR1_CEN) == 0);
 8000f76:	bf00      	nop
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 0301 	and.w	r3, r3, #1
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d0f9      	beq.n	8000f78 <AD_TIM_Start_Countdown+0x5a>
	// Clear update flag
}
 8000f84:	bf00      	nop
 8000f86:	bf00      	nop
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bc80      	pop	{r7}
 8000f8e:	4770      	bx	lr

08000f90 <AD_TIM_CDN_INIT>:
//could just use timer handle instead



void AD_TIM_CDN_INIT(AD_TIM_Handle_t *pAD_TIM_Handle) {
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]

	if (pAD_TIM_Handle->pTIMx == TIM1) {
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a20      	ldr	r2, [pc, #128]	; (8001020 <AD_TIM_CDN_INIT+0x90>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d105      	bne.n	8000fae <AD_TIM_CDN_INIT+0x1e>
		TIM1_PCLK_EN();
 8000fa2:	4b20      	ldr	r3, [pc, #128]	; (8001024 <AD_TIM_CDN_INIT+0x94>)
 8000fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa6:	4a1f      	ldr	r2, [pc, #124]	; (8001024 <AD_TIM_CDN_INIT+0x94>)
 8000fa8:	f043 0301 	orr.w	r3, r3, #1
 8000fac:	6453      	str	r3, [r2, #68]	; 0x44
	}

	//HANDLE INTERRUPTS
	*NVIC_ISER0 |= TIM1_UP_IRQ;
 8000fae:	4b1e      	ldr	r3, [pc, #120]	; (8001028 <AD_TIM_CDN_INIT+0x98>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a1d      	ldr	r2, [pc, #116]	; (8001028 <AD_TIM_CDN_INIT+0x98>)
 8000fb4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000fb8:	6013      	str	r3, [r2, #0]
	pAD_TIM_Handle->pTIMx->DIER |= TIM_DIER_UIE;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	68da      	ldr	r2, [r3, #12]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f042 0201 	orr.w	r2, r2, #1
 8000fc8:	60da      	str	r2, [r3, #12]
	//IS CLOCK NEEDED FORE SETTING REGS?

	// Set timer UEV to only overflow
	pAD_TIM_Handle->pTIMx->CR1 |= TIM_CR1_URS;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f042 0204 	orr.w	r2, r2, #4
 8000fd8:	601a      	str	r2, [r3, #0]

	// Set timer direction to downcounting
	pAD_TIM_Handle->pTIMx->CR1 |= TIM_CR1_DIR;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f042 0208 	orr.w	r2, r2, #8
 8000fe8:	601a      	str	r2, [r3, #0]

	// Enable Auto-Reload Preload (recommended for stability)
	pAD_TIM_Handle->pTIMx->CR1 |= TIM_CR1_ARPE;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ff8:	601a      	str	r2, [r3, #0]

	// Set prescaler
	pAD_TIM_Handle->pTIMx->PSC = pAD_TIM_Handle->AD_TIM_Config.Prescaler;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	889a      	ldrh	r2, [r3, #4]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	629a      	str	r2, [r3, #40]	; 0x28

	// Force update event to load PSC immediately
	pAD_TIM_Handle->pTIMx->EGR |= TIM_EGR_UG;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	695a      	ldr	r2, [r3, #20]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f042 0201 	orr.w	r2, r2, #1
 8001012:	615a      	str	r2, [r3, #20]

}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	40010000 	.word	0x40010000
 8001024:	40023800 	.word	0x40023800
 8001028:	e000e100 	.word	0xe000e100

0800102c <GP_TIM_PWM_INIT>:

//TIM2 exclusivelyy used for PWM outputs now
void GP_TIM_PWM_INIT(GP_TIM_Handle_t *pGP_TIM_Handle) {
 800102c:	b590      	push	{r4, r7, lr}
 800102e:	b089      	sub	sp, #36	; 0x24
 8001030:	af02      	add	r7, sp, #8
 8001032:	6078      	str	r0, [r7, #4]
	// Enable peripheral clock
	if (pGP_TIM_Handle->pTIMx == TIM2) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800103c:	d106      	bne.n	800104c <GP_TIM_PWM_INIT+0x20>
		TIM2_PCLK_EN();
 800103e:	4b3d      	ldr	r3, [pc, #244]	; (8001134 <GP_TIM_PWM_INIT+0x108>)
 8001040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001042:	4a3c      	ldr	r2, [pc, #240]	; (8001134 <GP_TIM_PWM_INIT+0x108>)
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	6413      	str	r3, [r2, #64]	; 0x40
 800104a:	e00a      	b.n	8001062 <GP_TIM_PWM_INIT+0x36>
	} else if (pGP_TIM_Handle->pTIMx == TIM3) {
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a39      	ldr	r2, [pc, #228]	; (8001138 <GP_TIM_PWM_INIT+0x10c>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d105      	bne.n	8001062 <GP_TIM_PWM_INIT+0x36>
		TIM3_PCLK_EN();
 8001056:	4b37      	ldr	r3, [pc, #220]	; (8001134 <GP_TIM_PWM_INIT+0x108>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105a:	4a36      	ldr	r2, [pc, #216]	; (8001134 <GP_TIM_PWM_INIT+0x108>)
 800105c:	f043 0302 	orr.w	r3, r3, #2
 8001060:	6413      	str	r3, [r2, #64]	; 0x40
	}

	// Wait until peripheral clock is stable
	while (!(RCC->APB1ENR & (1 << 0)));
 8001062:	bf00      	nop
 8001064:	4b33      	ldr	r3, [pc, #204]	; (8001134 <GP_TIM_PWM_INIT+0x108>)
 8001066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001068:	f003 0301 	and.w	r3, r3, #1
 800106c:	2b00      	cmp	r3, #0
 800106e:	d0f9      	beq.n	8001064 <GP_TIM_PWM_INIT+0x38>

	// Timer base configuration
	pGP_TIM_Handle->pTIMx->CR1 |= TIM_CR1_ARPE;  // Enable Auto-Reload Preload
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800107e:	601a      	str	r2, [r3, #0]
	pGP_TIM_Handle->pTIMx->PSC = pGP_TIM_Handle->GP_TIM_Config.Prescaler;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	889a      	ldrh	r2, [r3, #4]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	629a      	str	r2, [r3, #40]	; 0x28
	pGP_TIM_Handle->pTIMx->ARR = pGP_TIM_Handle->GP_TIM_Config.Period - 1;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	88db      	ldrh	r3, [r3, #6]
 800108e:	1e5a      	subs	r2, r3, #1
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	62da      	str	r2, [r3, #44]	; 0x2c

	// Configure all channels using the unified function
	for (int ch = 0; ch < 4; ch++) {
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
 800109a:	e03c      	b.n	8001116 <GP_TIM_PWM_INIT+0xea>
		float duty_percent = pGP_TIM_Handle->GP_TIM_Config.CH_Setup[ch].DutyCycle;
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	3302      	adds	r3, #2
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	4413      	add	r3, r2
 80010a6:	88db      	ldrh	r3, [r3, #6]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff f9a7 	bl	80003fc <__aeabi_ui2f>
 80010ae:	4603      	mov	r3, r0
 80010b0:	613b      	str	r3, [r7, #16]
		uint16_t duty = (uint16_t)((duty_percent / 100.0f) * pGP_TIM_Handle->GP_TIM_Config.Period);
 80010b2:	4922      	ldr	r1, [pc, #136]	; (800113c <GP_TIM_PWM_INIT+0x110>)
 80010b4:	6938      	ldr	r0, [r7, #16]
 80010b6:	f7ff faad 	bl	8000614 <__aeabi_fdiv>
 80010ba:	4603      	mov	r3, r0
 80010bc:	461c      	mov	r4, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	88db      	ldrh	r3, [r3, #6]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff f99e 	bl	8000404 <__aeabi_i2f>
 80010c8:	4603      	mov	r3, r0
 80010ca:	4619      	mov	r1, r3
 80010cc:	4620      	mov	r0, r4
 80010ce:	f7ff f9ed 	bl	80004ac <__aeabi_fmul>
 80010d2:	4603      	mov	r3, r0
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fb39 	bl	800074c <__aeabi_f2uiz>
 80010da:	4603      	mov	r3, r0
 80010dc:	81fb      	strh	r3, [r7, #14]
		uint8_t mode = pGP_TIM_Handle->GP_TIM_Config.CH_Setup[ch].CH_Mode;
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	3302      	adds	r3, #2
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	4413      	add	r3, r2
 80010e8:	795b      	ldrb	r3, [r3, #5]
 80010ea:	737b      	strb	r3, [r7, #13]
		uint8_t enabled = pGP_TIM_Handle->GP_TIM_Config.CH_Setup[ch].CH_Enabled;
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	3302      	adds	r3, #2
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	4413      	add	r3, r2
 80010f6:	791b      	ldrb	r3, [r3, #4]
 80010f8:	733b      	strb	r3, [r7, #12]

		GP_TIM_SetChannel(pGP_TIM_Handle->pTIMx, ch, duty, mode, enabled);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6818      	ldr	r0, [r3, #0]
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	b2d9      	uxtb	r1, r3
 8001102:	7b7c      	ldrb	r4, [r7, #13]
 8001104:	89fa      	ldrh	r2, [r7, #14]
 8001106:	7b3b      	ldrb	r3, [r7, #12]
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	4623      	mov	r3, r4
 800110c:	f000 f818 	bl	8001140 <GP_TIM_SetChannel>
	for (int ch = 0; ch < 4; ch++) {
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	3301      	adds	r3, #1
 8001114:	617b      	str	r3, [r7, #20]
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	2b03      	cmp	r3, #3
 800111a:	ddbf      	ble.n	800109c <GP_TIM_PWM_INIT+0x70>
	}

	// Force update to load all values
	pGP_TIM_Handle->pTIMx->EGR |= (1 << 0);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	695a      	ldr	r2, [r3, #20]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f042 0201 	orr.w	r2, r2, #1
 800112a:	615a      	str	r2, [r3, #20]

}
 800112c:	bf00      	nop
 800112e:	371c      	adds	r7, #28
 8001130:	46bd      	mov	sp, r7
 8001132:	bd90      	pop	{r4, r7, pc}
 8001134:	40023800 	.word	0x40023800
 8001138:	40000400 	.word	0x40000400
 800113c:	42c80000 	.word	0x42c80000

08001140 <GP_TIM_SetChannel>:



void GP_TIM_SetChannel(GP_TIM_RegDef_t *pTIMx, uint8_t ch, uint16_t duty, uint8_t mode, uint8_t enable_output) {
 8001140:	b480      	push	{r7}
 8001142:	b087      	sub	sp, #28
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	4608      	mov	r0, r1
 800114a:	4611      	mov	r1, r2
 800114c:	461a      	mov	r2, r3
 800114e:	4603      	mov	r3, r0
 8001150:	70fb      	strb	r3, [r7, #3]
 8001152:	460b      	mov	r3, r1
 8001154:	803b      	strh	r3, [r7, #0]
 8001156:	4613      	mov	r3, r2
 8001158:	70bb      	strb	r3, [r7, #2]
	volatile uint32_t *ccmr = (ch < 2) ? &pTIMx->CCMR1 : &pTIMx->CCMR2;
 800115a:	78fb      	ldrb	r3, [r7, #3]
 800115c:	2b01      	cmp	r3, #1
 800115e:	d802      	bhi.n	8001166 <GP_TIM_SetChannel+0x26>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3318      	adds	r3, #24
 8001164:	e001      	b.n	800116a <GP_TIM_SetChannel+0x2a>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	331c      	adds	r3, #28
 800116a:	60bb      	str	r3, [r7, #8]
	volatile uint32_t *ccr;
	uint8_t shift;
	uint32_t enable_bit;

	switch (ch) {
 800116c:	78fb      	ldrb	r3, [r7, #3]
 800116e:	2b03      	cmp	r3, #3
 8001170:	d864      	bhi.n	800123c <GP_TIM_SetChannel+0xfc>
 8001172:	a201      	add	r2, pc, #4	; (adr r2, 8001178 <GP_TIM_SetChannel+0x38>)
 8001174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001178:	08001189 	.word	0x08001189
 800117c:	08001199 	.word	0x08001199
 8001180:	080011a9 	.word	0x080011a9
 8001184:	080011bb 	.word	0x080011bb
	case CH1: ccr = &pTIMx->CCR1; shift = 4; enable_bit = 1 << 0; break;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	3334      	adds	r3, #52	; 0x34
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	2304      	movs	r3, #4
 8001190:	74fb      	strb	r3, [r7, #19]
 8001192:	2301      	movs	r3, #1
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	e019      	b.n	80011cc <GP_TIM_SetChannel+0x8c>
	case CH2: ccr = &pTIMx->CCR2; shift = 12; enable_bit = 1 << 4; break;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	3338      	adds	r3, #56	; 0x38
 800119c:	617b      	str	r3, [r7, #20]
 800119e:	230c      	movs	r3, #12
 80011a0:	74fb      	strb	r3, [r7, #19]
 80011a2:	2310      	movs	r3, #16
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	e011      	b.n	80011cc <GP_TIM_SetChannel+0x8c>
	case CH3: ccr = &pTIMx->CCR3; shift = 4; enable_bit = 1 << 8; break;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	333c      	adds	r3, #60	; 0x3c
 80011ac:	617b      	str	r3, [r7, #20]
 80011ae:	2304      	movs	r3, #4
 80011b0:	74fb      	strb	r3, [r7, #19]
 80011b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	e008      	b.n	80011cc <GP_TIM_SetChannel+0x8c>
	case CH4: ccr = &pTIMx->CCR4; shift = 12; enable_bit = 1 << 12; break;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	3340      	adds	r3, #64	; 0x40
 80011be:	617b      	str	r3, [r7, #20]
 80011c0:	230c      	movs	r3, #12
 80011c2:	74fb      	strb	r3, [r7, #19]
 80011c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	bf00      	nop
	default: return;
	}

	*ccr = duty;
 80011cc:	883a      	ldrh	r2, [r7, #0]
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	601a      	str	r2, [r3, #0]

	// Clear and set output compare mode (PWM1 or PWM2)
	*ccmr &= ~(7 << shift);
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	7cfa      	ldrb	r2, [r7, #19]
 80011d8:	2107      	movs	r1, #7
 80011da:	fa01 f202 	lsl.w	r2, r1, r2
 80011de:	43d2      	mvns	r2, r2
 80011e0:	401a      	ands	r2, r3
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	601a      	str	r2, [r3, #0]
	*ccmr |= (mode == PWM1 ? 6 : 7) << shift;
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	78ba      	ldrb	r2, [r7, #2]
 80011ec:	2a00      	cmp	r2, #0
 80011ee:	d101      	bne.n	80011f4 <GP_TIM_SetChannel+0xb4>
 80011f0:	2106      	movs	r1, #6
 80011f2:	e000      	b.n	80011f6 <GP_TIM_SetChannel+0xb6>
 80011f4:	2107      	movs	r1, #7
 80011f6:	7cfa      	ldrb	r2, [r7, #19]
 80011f8:	fa01 f202 	lsl.w	r2, r1, r2
 80011fc:	431a      	orrs	r2, r3
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	601a      	str	r2, [r3, #0]

	// Enable preload
	*ccmr |= (1 << (shift - 1));
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	7cfa      	ldrb	r2, [r7, #19]
 8001208:	3a01      	subs	r2, #1
 800120a:	2101      	movs	r1, #1
 800120c:	fa01 f202 	lsl.w	r2, r1, r2
 8001210:	431a      	orrs	r2, r3
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	601a      	str	r2, [r3, #0]

	// Only enable output if requested
	if (enable_output) {
 8001216:	f897 3020 	ldrb.w	r3, [r7, #32]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d006      	beq.n	800122c <GP_TIM_SetChannel+0xec>
		pTIMx->CCER |= enable_bit;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a1a      	ldr	r2, [r3, #32]
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	431a      	orrs	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	621a      	str	r2, [r3, #32]
 800122a:	e008      	b.n	800123e <GP_TIM_SetChannel+0xfe>
	} else {
		pTIMx->CCER &= ~enable_bit;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6a1a      	ldr	r2, [r3, #32]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	43db      	mvns	r3, r3
 8001234:	401a      	ands	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	621a      	str	r2, [r3, #32]
 800123a:	e000      	b.n	800123e <GP_TIM_SetChannel+0xfe>
	default: return;
 800123c:	bf00      	nop
	}
}
 800123e:	371c      	adds	r7, #28
 8001240:	46bd      	mov	sp, r7
 8001242:	bc80      	pop	{r7}
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop

08001248 <GP_TIM_PWM_Control>:
		pTIMx->CR1 &= ~TIM_CR1_CEN;
		while((pTIMx->CR1 & TIM_CR1_CEN) == 1);
	}
}

void GP_TIM_PWM_Control(GP_TIM_Handle_t *pGP_TIM_Handle, uint8_t channel, uint8_t PWM_ON) {
 8001248:	b590      	push	{r4, r7, lr}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	460b      	mov	r3, r1
 8001252:	70fb      	strb	r3, [r7, #3]
 8001254:	4613      	mov	r3, r2
 8001256:	70bb      	strb	r3, [r7, #2]
	if (channel > 3) return;
 8001258:	78fb      	ldrb	r3, [r7, #3]
 800125a:	2b03      	cmp	r3, #3
 800125c:	d85d      	bhi.n	800131a <GP_TIM_PWM_Control+0xd2>

	uint32_t ccer_mask = (1 << (channel * 4)); // CCxE bit
 800125e:	78fb      	ldrb	r3, [r7, #3]
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	2201      	movs	r2, #1
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	60fb      	str	r3, [r7, #12]

	if (PWM_ON) {
 800126a:	78bb      	ldrb	r3, [r7, #2]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d04a      	beq.n	8001306 <GP_TIM_PWM_Control+0xbe>
		// Make sure duty is set first
		uint16_t duty = (uint16_t)((pGP_TIM_Handle->GP_TIM_Config.CH_Setup[channel].DutyCycle / 100.0f) *
 8001270:	78fb      	ldrb	r3, [r7, #3]
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	3302      	adds	r3, #2
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	4413      	add	r3, r2
 800127a:	88db      	ldrh	r3, [r3, #6]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff f8c1 	bl	8000404 <__aeabi_i2f>
 8001282:	4603      	mov	r3, r0
 8001284:	4927      	ldr	r1, [pc, #156]	; (8001324 <GP_TIM_PWM_Control+0xdc>)
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff f9c4 	bl	8000614 <__aeabi_fdiv>
 800128c:	4603      	mov	r3, r0
 800128e:	461c      	mov	r4, r3
				pGP_TIM_Handle->GP_TIM_Config.Period);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	88db      	ldrh	r3, [r3, #6]
		uint16_t duty = (uint16_t)((pGP_TIM_Handle->GP_TIM_Config.CH_Setup[channel].DutyCycle / 100.0f) *
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff f8b5 	bl	8000404 <__aeabi_i2f>
 800129a:	4603      	mov	r3, r0
 800129c:	4619      	mov	r1, r3
 800129e:	4620      	mov	r0, r4
 80012a0:	f7ff f904 	bl	80004ac <__aeabi_fmul>
 80012a4:	4603      	mov	r3, r0
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff fa50 	bl	800074c <__aeabi_f2uiz>
 80012ac:	4603      	mov	r3, r0
 80012ae:	817b      	strh	r3, [r7, #10]
		switch(channel) {
 80012b0:	78fb      	ldrb	r3, [r7, #3]
 80012b2:	2b03      	cmp	r3, #3
 80012b4:	d81e      	bhi.n	80012f4 <GP_TIM_PWM_Control+0xac>
 80012b6:	a201      	add	r2, pc, #4	; (adr r2, 80012bc <GP_TIM_PWM_Control+0x74>)
 80012b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012bc:	080012cd 	.word	0x080012cd
 80012c0:	080012d7 	.word	0x080012d7
 80012c4:	080012e1 	.word	0x080012e1
 80012c8:	080012eb 	.word	0x080012eb
		case CH1: pGP_TIM_Handle->pTIMx->CCR1 = duty; break;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	897a      	ldrh	r2, [r7, #10]
 80012d2:	635a      	str	r2, [r3, #52]	; 0x34
 80012d4:	e00e      	b.n	80012f4 <GP_TIM_PWM_Control+0xac>
		case CH2: pGP_TIM_Handle->pTIMx->CCR2 = duty; break;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	897a      	ldrh	r2, [r7, #10]
 80012dc:	639a      	str	r2, [r3, #56]	; 0x38
 80012de:	e009      	b.n	80012f4 <GP_TIM_PWM_Control+0xac>
		case CH3: pGP_TIM_Handle->pTIMx->CCR3 = duty; break;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	897a      	ldrh	r2, [r7, #10]
 80012e6:	63da      	str	r2, [r3, #60]	; 0x3c
 80012e8:	e004      	b.n	80012f4 <GP_TIM_PWM_Control+0xac>
		case CH4: pGP_TIM_Handle->pTIMx->CCR4 = duty; break;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	897a      	ldrh	r2, [r7, #10]
 80012f0:	641a      	str	r2, [r3, #64]	; 0x40
 80012f2:	bf00      	nop
		}

		pGP_TIM_Handle->pTIMx->CCER |= ccer_mask; // Enable output
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	6a19      	ldr	r1, [r3, #32]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	68fa      	ldr	r2, [r7, #12]
 8001300:	430a      	orrs	r2, r1
 8001302:	621a      	str	r2, [r3, #32]
 8001304:	e00a      	b.n	800131c <GP_TIM_PWM_Control+0xd4>
		//case CH1: pGP_TIM_Handle->pTIMx->CCR1 = duty; break;
		//case CH2: pGP_TIM_Handle->pTIMx->CCR2 = duty; break;
		//case CH3: pGP_TIM_Handle->pTIMx->CCR3 = duty; break;
		//case CH4: pGP_TIM_Handle->pTIMx->CCR4 = duty; break;
		//}
		pGP_TIM_Handle->pTIMx->CCER &= ~ccer_mask; // Disable output
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	6a19      	ldr	r1, [r3, #32]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	43da      	mvns	r2, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	400a      	ands	r2, r1
 8001316:	621a      	str	r2, [r3, #32]
 8001318:	e000      	b.n	800131c <GP_TIM_PWM_Control+0xd4>
	if (channel > 3) return;
 800131a:	bf00      	nop
	}


}
 800131c:	3714      	adds	r7, #20
 800131e:	46bd      	mov	sp, r7
 8001320:	bd90      	pop	{r4, r7, pc}
 8001322:	bf00      	nop
 8001324:	42c80000 	.word	0x42c80000

08001328 <USART_SetBaudRate>:

#include "USART.h"


void USART_SetBaudRate(USART_RegDef_t *pUSARTx, uint32_t BaudRate)
{
 8001328:	b480      	push	{r7}
 800132a:	b089      	sub	sp, #36	; 0x24
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]

	uint32_t PCLKx = APB2_CLOCK_FREQ;	//APB2_CLOCK_FREQ_MHZ
 8001332:	4b2d      	ldr	r3, [pc, #180]	; (80013e8 <USART_SetBaudRate+0xc0>)
 8001334:	617b      	str	r3, [r7, #20]
	uint32_t usartdiv;

	//variables to hold Mantissa and Fraction values
	uint32_t M_part,F_part;

	uint32_t tempreg=0;
 8001336:	2300      	movs	r3, #0
 8001338:	613b      	str	r3, [r7, #16]


	//Check for OVER8 configuration bit
	if(pUSARTx->CR1 & (1 << USART_CR1_OVER8))
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	68db      	ldr	r3, [r3, #12]
 800133e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d00b      	beq.n	800135e <USART_SetBaudRate+0x36>
	{
		//OVER8 = 1 , over sampling by 8
		usartdiv = ((25 * PCLKx) / (2 *BaudRate));
 8001346:	697a      	ldr	r2, [r7, #20]
 8001348:	4613      	mov	r3, r2
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	4413      	add	r3, r2
 800134e:	009a      	lsls	r2, r3, #2
 8001350:	441a      	add	r2, r3
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	fbb2 f3f3 	udiv	r3, r2, r3
 800135a:	61fb      	str	r3, [r7, #28]
 800135c:	e00a      	b.n	8001374 <USART_SetBaudRate+0x4c>
	}else
	{
		//over sampling by 16
		usartdiv = ((25 * PCLKx) / (4 *BaudRate));
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	4613      	mov	r3, r2
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	4413      	add	r3, r2
 8001366:	009a      	lsls	r2, r3, #2
 8001368:	441a      	add	r2, r3
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001372:	61fb      	str	r3, [r7, #28]
	}

	//Calculate the Mantissa part
	M_part = usartdiv/100;
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	4a1d      	ldr	r2, [pc, #116]	; (80013ec <USART_SetBaudRate+0xc4>)
 8001378:	fba2 2303 	umull	r2, r3, r2, r3
 800137c:	095b      	lsrs	r3, r3, #5
 800137e:	60fb      	str	r3, [r7, #12]

	//Place the Mantissa part in appropriate bit position . refer USART_BRR
	tempreg |= M_part << 4;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	011b      	lsls	r3, r3, #4
 8001384:	693a      	ldr	r2, [r7, #16]
 8001386:	4313      	orrs	r3, r2
 8001388:	613b      	str	r3, [r7, #16]

	//Extract the fraction part
	F_part = (usartdiv - (M_part * 100));
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	2264      	movs	r2, #100	; 0x64
 800138e:	fb02 f303 	mul.w	r3, r2, r3
 8001392:	69fa      	ldr	r2, [r7, #28]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	61bb      	str	r3, [r7, #24]

	//Calculate the final fractional
	if(pUSARTx->CR1 & ( 1 << USART_CR1_OVER8))
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d00a      	beq.n	80013ba <USART_SetBaudRate+0x92>
	{
		//OVER8 = 1 , over sampling by 8
		F_part = ((( F_part * 8)+ 50) / 100)& ((uint8_t)0x07);
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	00db      	lsls	r3, r3, #3
 80013a8:	3332      	adds	r3, #50	; 0x32
 80013aa:	4a10      	ldr	r2, [pc, #64]	; (80013ec <USART_SetBaudRate+0xc4>)
 80013ac:	fba2 2303 	umull	r2, r3, r2, r3
 80013b0:	095b      	lsrs	r3, r3, #5
 80013b2:	f003 0307 	and.w	r3, r3, #7
 80013b6:	61bb      	str	r3, [r7, #24]
 80013b8:	e009      	b.n	80013ce <USART_SetBaudRate+0xa6>

	}else
	{
		//over sampling by 16
		F_part = ((( F_part * 16)+ 50) / 100) & ((uint8_t)0x0F);
 80013ba:	69bb      	ldr	r3, [r7, #24]
 80013bc:	011b      	lsls	r3, r3, #4
 80013be:	3332      	adds	r3, #50	; 0x32
 80013c0:	4a0a      	ldr	r2, [pc, #40]	; (80013ec <USART_SetBaudRate+0xc4>)
 80013c2:	fba2 2303 	umull	r2, r3, r2, r3
 80013c6:	095b      	lsrs	r3, r3, #5
 80013c8:	f003 030f 	and.w	r3, r3, #15
 80013cc:	61bb      	str	r3, [r7, #24]

	}

	//Place the fractional part in appropriate bit position . refer USART_BRR
	tempreg |= F_part;
 80013ce:	693a      	ldr	r2, [r7, #16]
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	613b      	str	r3, [r7, #16]

	//copy the value of tempreg in to BRR register
	pUSARTx->BRR = tempreg;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	693a      	ldr	r2, [r7, #16]
 80013da:	609a      	str	r2, [r3, #8]
}
 80013dc:	bf00      	nop
 80013de:	3724      	adds	r7, #36	; 0x24
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bc80      	pop	{r7}
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	007a1200 	.word	0x007a1200
 80013ec:	51eb851f 	.word	0x51eb851f

080013f0 <USART_INIT>:


void USART_INIT(USART_Handle_t *pUSARTHandle){
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]

	uint32_t tempreg=0;
 80013f8:	2300      	movs	r3, #0
 80013fa:	60fb      	str	r3, [r7, #12]
	//ENABLE PERIPHERAL
	USART1_PCLK_EN();
 80013fc:	4b25      	ldr	r3, [pc, #148]	; (8001494 <USART_INIT+0xa4>)
 80013fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001400:	4a24      	ldr	r2, [pc, #144]	; (8001494 <USART_INIT+0xa4>)
 8001402:	f043 0310 	orr.w	r3, r3, #16
 8001406:	6453      	str	r3, [r2, #68]	; 0x44

	//Enable USART Tx and Rx engines according to the USART_Mode configuration item
	if ( pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_RX)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	791b      	ldrb	r3, [r3, #4]
 800140c:	2b01      	cmp	r3, #1
 800140e:	d104      	bne.n	800141a <USART_INIT+0x2a>
	{
		//Implement the code to enable the Receiver bit field
		tempreg|= (1 << USART_CR1_RE);
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	f043 0304 	orr.w	r3, r3, #4
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	e010      	b.n	800143c <USART_INIT+0x4c>
	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_TX)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	791b      	ldrb	r3, [r3, #4]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d104      	bne.n	800142c <USART_INIT+0x3c>
	{
		//Implement the code to enable the Transmitter bit field
		tempreg |= ( 1 << USART_CR1_TE );
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	f043 0308 	orr.w	r3, r3, #8
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	e007      	b.n	800143c <USART_INIT+0x4c>

	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_TXRX)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	791b      	ldrb	r3, [r3, #4]
 8001430:	2b02      	cmp	r3, #2
 8001432:	d103      	bne.n	800143c <USART_INIT+0x4c>
	{
		//Implement the code to enable the both Transmitter and Receiver bit fields
		tempreg |= ( ( 1 << USART_CR1_RE) | ( 1 << USART_CR1_TE) );
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f043 030c 	orr.w	r3, r3, #12
 800143a:	60fb      	str	r3, [r7, #12]
	}

	//Implement the code to configure the Word length configuration item
	tempreg |= pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M ;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	7b5b      	ldrb	r3, [r3, #13]
 8001440:	031b      	lsls	r3, r3, #12
 8001442:	461a      	mov	r2, r3
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	4313      	orrs	r3, r2
 8001448:	60fb      	str	r3, [r7, #12]

	//Program the CR1 register
	pUSARTHandle->pUSARTx->CR1 = tempreg;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	68fa      	ldr	r2, [r7, #12]
 8001450:	60da      	str	r2, [r3, #12]

	tempreg=0;
 8001452:	2300      	movs	r3, #0
 8001454:	60fb      	str	r3, [r7, #12]

	//Implement the code to configure the number of stop bits inserted during USART frame transmission
	tempreg |= pUSARTHandle->USART_Config.USART_NoOfStopBits << USART_CR2_STOP;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	7b1b      	ldrb	r3, [r3, #12]
 800145a:	031b      	lsls	r3, r3, #12
 800145c:	461a      	mov	r2, r3
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	4313      	orrs	r3, r2
 8001462:	60fb      	str	r3, [r7, #12]

	//Program the CR2 register
	pUSARTHandle->pUSARTx->CR2 = tempreg;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	68fa      	ldr	r2, [r7, #12]
 800146a:	611a      	str	r2, [r3, #16]


	//no hw flow control

	//Implement the code to configure the baud rate
	USART_SetBaudRate(pUSARTHandle->pUSARTx,pUSARTHandle->USART_Config.USART_Baud);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	4619      	mov	r1, r3
 8001476:	4610      	mov	r0, r2
 8001478:	f7ff ff56 	bl	8001328 <USART_SetBaudRate>

	pUSARTHandle->pUSARTx->CR1 |= (1 << 13);  // UE
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	68da      	ldr	r2, [r3, #12]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800148a:	60da      	str	r2, [r3, #12]
}
 800148c:	bf00      	nop
 800148e:	3710      	adds	r7, #16
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40023800 	.word	0x40023800

08001498 <USART_GetFlagStatus>:



uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx, uint8_t StatusFlagName)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	460b      	mov	r3, r1
 80014a2:	70fb      	strb	r3, [r7, #3]
    if(pUSARTx->SR & StatusFlagName)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	78fb      	ldrb	r3, [r7, #3]
 80014aa:	4013      	ands	r3, r2
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <USART_GetFlagStatus+0x1c>
    {
    	return SET;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e000      	b.n	80014b6 <USART_GetFlagStatus+0x1e>
    }

   return RESET;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bc80      	pop	{r7}
 80014be:	4770      	bx	lr

080014c0 <USART_SendData>:


void USART_SendData(USART_Handle_t *pUSARTHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]

	uint16_t *pdata;

   //Loop over until "Len" number of bytes are transferred
	for(uint32_t i = 0 ; i < Len; i++)
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]
 80014d0:	e031      	b.n	8001536 <USART_SendData+0x76>
	{
		//Implement the code to wait until TXE flag is set in the SR
		while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TXE));
 80014d2:	bf00      	nop
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2180      	movs	r1, #128	; 0x80
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff ffdc 	bl	8001498 <USART_GetFlagStatus>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d0f6      	beq.n	80014d4 <USART_SendData+0x14>

		//Check the USART_WordLength item for 9BIT or 8BIT in a frame
		if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	7b5b      	ldrb	r3, [r3, #13]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d118      	bne.n	8001520 <USART_SendData+0x60>
		{
			//if 9BIT load the DR with 2bytes masking  the bits other than first 9 bits
			pdata = (uint16_t*) pTxBuffer;
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	613b      	str	r3, [r7, #16]
			pUSARTHandle->pUSARTx->DR = (*pdata & (uint16_t)0x01FF);
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	881b      	ldrh	r3, [r3, #0]
 80014f6:	461a      	mov	r2, r3
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001500:	605a      	str	r2, [r3, #4]

			//check for USART_ParityControl
			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	7b9b      	ldrb	r3, [r3, #14]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d106      	bne.n	8001518 <USART_SendData+0x58>
			{
				//No parity is used in this transfer , so 9bits of user data will be sent
				//Implement the code to increment pTxBuffer twice
				pTxBuffer++;
 800150a:	68bb      	ldr	r3, [r7, #8]
 800150c:	3301      	adds	r3, #1
 800150e:	60bb      	str	r3, [r7, #8]
				pTxBuffer++;
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	3301      	adds	r3, #1
 8001514:	60bb      	str	r3, [r7, #8]
 8001516:	e00b      	b.n	8001530 <USART_SendData+0x70>
			}
			else
			{
				//Parity bit is used in this transfer . so 8bits of user data will be sent
				//The 9th bit will be replaced by parity bit by the hardware
				pTxBuffer++;
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	3301      	adds	r3, #1
 800151c:	60bb      	str	r3, [r7, #8]
 800151e:	e007      	b.n	8001530 <USART_SendData+0x70>
			}
		}
		else
		{
			//This is 8bit data transfer
			pUSARTHandle->pUSARTx->DR = (*pTxBuffer  & (uint8_t)0xFF);
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	781a      	ldrb	r2, [r3, #0]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]

			//Implement the code to increment the buffer address
			pTxBuffer++;
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	3301      	adds	r3, #1
 800152e:	60bb      	str	r3, [r7, #8]
	for(uint32_t i = 0 ; i < Len; i++)
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	3301      	adds	r3, #1
 8001534:	617b      	str	r3, [r7, #20]
 8001536:	697a      	ldr	r2, [r7, #20]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	429a      	cmp	r2, r3
 800153c:	d3c9      	bcc.n	80014d2 <USART_SendData+0x12>
		}

	}

	//Implement the code to wait till TC flag is set in the SR
	while( ! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TC));
 800153e:	bf00      	nop
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2140      	movs	r1, #64	; 0x40
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff ffa6 	bl	8001498 <USART_GetFlagStatus>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d0f6      	beq.n	8001540 <USART_SendData+0x80>

}
 8001552:	bf00      	nop
 8001554:	bf00      	nop
 8001556:	3718      	adds	r7, #24
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}

0800155c <USART_ReceiveData>:

void USART_ReceiveData(USART_Handle_t *pUSARTHandle, uint8_t *pRxBuffer, uint32_t Len)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b086      	sub	sp, #24
 8001560:	af00      	add	r7, sp, #0
 8001562:	60f8      	str	r0, [r7, #12]
 8001564:	60b9      	str	r1, [r7, #8]
 8001566:	607a      	str	r2, [r7, #4]
   //Loop over until "Len" number of bytes are transferred
	for(uint32_t i = 0 ; i < Len; i++)
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]
 800156c:	e045      	b.n	80015fa <USART_ReceiveData+0x9e>
	{
		//Implement the code to wait until RXNE flag is set in the SR
		while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_RXNE));
 800156e:	bf00      	nop
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2120      	movs	r1, #32
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff ff8e 	bl	8001498 <USART_GetFlagStatus>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d0f6      	beq.n	8001570 <USART_ReceiveData+0x14>

		//Check the USART_WordLength to decide whether we are going to receive 9bit of data in a frame or 8 bit
		if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	7b5b      	ldrb	r3, [r3, #13]
 8001586:	2b01      	cmp	r3, #1
 8001588:	d11d      	bne.n	80015c6 <USART_ReceiveData+0x6a>
		{
			//We are going to receive 9bit data in a frame

			//Now, check are we using USART_ParityControl control or not
			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	7b9b      	ldrb	r3, [r3, #14]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d10f      	bne.n	80015b2 <USART_ReceiveData+0x56>
			{
				//No parity is used , so all 9bits will be of user data

				//read only first 9 bits so mask the DR with 0x01FF
				*((uint16_t*) pRxBuffer) = (pUSARTHandle->pUSARTx->DR  & (uint16_t)0x01FF);
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	b29b      	uxth	r3, r3
 800159a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800159e:	b29a      	uxth	r2, r3
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	801a      	strh	r2, [r3, #0]

				//Now increment the pRxBuffer two times
				pRxBuffer++;
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	3301      	adds	r3, #1
 80015a8:	60bb      	str	r3, [r7, #8]
				pRxBuffer++;
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	3301      	adds	r3, #1
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	e020      	b.n	80015f4 <USART_ReceiveData+0x98>
			}
			else
			{
				//Parity is used, so 8bits will be of user data and 1 bit is parity
				 *pRxBuffer = (pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	701a      	strb	r2, [r3, #0]
				 pRxBuffer++;
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	3301      	adds	r3, #1
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	e016      	b.n	80015f4 <USART_ReceiveData+0x98>
		else
		{
			//We are going to receive 8bit data in a frame

			//Now, check are we using USART_ParityControl control or not
			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	7b9b      	ldrb	r3, [r3, #14]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d106      	bne.n	80015dc <USART_ReceiveData+0x80>
			{
				//No parity is used , so all 8bits will be of user data

				//read 8 bits from DR
				 *pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	b2da      	uxtb	r2, r3
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	701a      	strb	r2, [r3, #0]
 80015da:	e008      	b.n	80015ee <USART_ReceiveData+0x92>
			else
			{
				//Parity is used, so , 7 bits will be of user data and 1 bit is parity

				//read only 7 bits , hence mask the DR with 0X7F
				 *pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0x7F);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80015e8:	b2da      	uxtb	r2, r3
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	701a      	strb	r2, [r3, #0]

			}

			//Now , increment the pRxBuffer
			pRxBuffer++;
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	3301      	adds	r3, #1
 80015f2:	60bb      	str	r3, [r7, #8]
	for(uint32_t i = 0 ; i < Len; i++)
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	3301      	adds	r3, #1
 80015f8:	617b      	str	r3, [r7, #20]
 80015fa:	697a      	ldr	r2, [r7, #20]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	429a      	cmp	r2, r3
 8001600:	d3b5      	bcc.n	800156e <USART_ReceiveData+0x12>
		}
	}

}
 8001602:	bf00      	nop
 8001604:	bf00      	nop
 8001606:	3718      	adds	r7, #24
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <init_random_seed>:
void Full_GP_TIM_Config(void);
void Full_AD_TIM_Config(void);
void Full_I2C_Config(void);
void Full_USART_Config(void);

void init_random_seed(void) {
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
	srand(129);  // Seed with x,y coords/angle
 8001610:	2081      	movs	r0, #129	; 0x81
 8001612:	f000 fb75 	bl	8001d00 <srand>
}
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
	...

0800161c <get_random_duration>:

uint32_t get_random_duration(void) {
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
	return 150 + (rand() % 451);  // Between 50 - 200 ms lets say
 8001620:	f000 fb9c 	bl	8001d5c <rand>
 8001624:	4602      	mov	r2, r0
 8001626:	4b07      	ldr	r3, [pc, #28]	; (8001644 <get_random_duration+0x28>)
 8001628:	fb83 1302 	smull	r1, r3, r3, r2
 800162c:	11d9      	asrs	r1, r3, #7
 800162e:	17d3      	asrs	r3, r2, #31
 8001630:	1acb      	subs	r3, r1, r3
 8001632:	f240 11c3 	movw	r1, #451	; 0x1c3
 8001636:	fb01 f303 	mul.w	r3, r1, r3
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	3396      	adds	r3, #150	; 0x96
	//what is maximum rand value?
}
 800163e:	4618      	mov	r0, r3
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	48a8048b 	.word	0x48a8048b

08001648 <ms_delay>:

uint16_t calc_rotation(uint32_t duration_ms, float angular_velocity_dps) {
	return (uint16_t)((duration_ms / 1000.0f) * angular_velocity_dps);  // degrees = time * speed
}

void ms_delay(uint32_t time_ms) {
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
	for(volatile uint32_t i = 0; i < time_ms * 1000; ++i) {
 8001650:	2300      	movs	r3, #0
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	e003      	b.n	800165e <ms_delay+0x16>
		__asm__("nop");
 8001656:	bf00      	nop
	for(volatile uint32_t i = 0; i < time_ms * 1000; ++i) {
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	3301      	adds	r3, #1
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001664:	fb03 f202 	mul.w	r2, r3, r2
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	429a      	cmp	r2, r3
 800166c:	d8f3      	bhi.n	8001656 <ms_delay+0xe>
	}
	//not reliable and not accurate!!
}
 800166e:	bf00      	nop
 8001670:	bf00      	nop
 8001672:	3714      	adds	r7, #20
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
	...

0800167c <main>:

char msg[32] = "Password OK!\n";
uint8_t password = 0;

int main(void) {
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0

	Full_RCC_Config();
 8001680:	f000 f8a0 	bl	80017c4 <Full_RCC_Config>
	Full_AD_TIM_Config();
 8001684:	f000 f9da 	bl	8001a3c <Full_AD_TIM_Config>
	Full_GPIO_Config();
 8001688:	f000 f8b4 	bl	80017f4 <Full_GPIO_Config>
	Full_GP_TIM_Config();
 800168c:	f000 f99e 	bl	80019cc <Full_GP_TIM_Config>
	Full_USART_Config();
 8001690:	f000 f9fc 	bl	8001a8c <Full_USART_Config>
	Full_I2C_Config();
 8001694:	f000 f9e4 	bl	8001a60 <Full_I2C_Config>
	init_random_seed();
 8001698:	f7ff ffb8 	bl	800160c <init_random_seed>
	GPIO_Toggle_Pin(GPIOC, GPIO_PIN_NO_13);
 800169c:	210d      	movs	r1, #13
 800169e:	4812      	ldr	r0, [pc, #72]	; (80016e8 <main+0x6c>)
 80016a0:	f7ff faaf 	bl	8000c02 <GPIO_Toggle_Pin>

	while(password != START_PSW){
 80016a4:	e008      	b.n	80016b8 <main+0x3c>
		USART_ReceiveData(&USART1_TXRX, &password, 1);
 80016a6:	2201      	movs	r2, #1
 80016a8:	4910      	ldr	r1, [pc, #64]	; (80016ec <main+0x70>)
 80016aa:	4811      	ldr	r0, [pc, #68]	; (80016f0 <main+0x74>)
 80016ac:	f7ff ff56 	bl	800155c <USART_ReceiveData>
		GPIO_Toggle_Pin(GPIOC, GPIO_PIN_NO_13);//ON AGAIN
 80016b0:	210d      	movs	r1, #13
 80016b2:	480d      	ldr	r0, [pc, #52]	; (80016e8 <main+0x6c>)
 80016b4:	f7ff faa5 	bl	8000c02 <GPIO_Toggle_Pin>
	while(password != START_PSW){
 80016b8:	4b0c      	ldr	r3, [pc, #48]	; (80016ec <main+0x70>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b0c      	cmp	r3, #12
 80016be:	d1f2      	bne.n	80016a6 <main+0x2a>
	}

	USART_SendData(&USART1_TXRX, (uint8_t*)msg, strlen(msg));
 80016c0:	480c      	ldr	r0, [pc, #48]	; (80016f4 <main+0x78>)
 80016c2:	f7fe fd8d 	bl	80001e0 <strlen>
 80016c6:	4603      	mov	r3, r0
 80016c8:	461a      	mov	r2, r3
 80016ca:	490a      	ldr	r1, [pc, #40]	; (80016f4 <main+0x78>)
 80016cc:	4808      	ldr	r0, [pc, #32]	; (80016f0 <main+0x74>)
 80016ce:	f7ff fef7 	bl	80014c0 <USART_SendData>
	//		start_condition = read_bluetooth_message_from_uart();
	//	};


	//begin with drive FWD if start is initialized
	drive_FWD(&TIM2_PWM);
 80016d2:	4809      	ldr	r0, [pc, #36]	; (80016f8 <main+0x7c>)
 80016d4:	f7ff fb8e 	bl	8000df4 <drive_FWD>

	//when wall is sensed
	while (1)
	{
		if(current_state == STATE_DRIVING)
 80016d8:	4b08      	ldr	r3, [pc, #32]	; (80016fc <main+0x80>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b01      	cmp	r3, #1
		else
		{

		}
		//srand(X_POINT%Y_POINT*ANGLE);
		ms_delay(10);
 80016de:	200a      	movs	r0, #10
 80016e0:	f7ff ffb2 	bl	8001648 <ms_delay>
		if(current_state == STATE_DRIVING)
 80016e4:	e7f8      	b.n	80016d8 <main+0x5c>
 80016e6:	bf00      	nop
 80016e8:	40020800 	.word	0x40020800
 80016ec:	2000012c 	.word	0x2000012c
 80016f0:	20000108 	.word	0x20000108
 80016f4:	20000000 	.word	0x20000000
 80016f8:	200000a4 	.word	0x200000a4
 80016fc:	200000a0 	.word	0x200000a0

08001700 <EXTI4_IRQHandler>:
}



void EXTI4_IRQHandler(void) //WALL SENSED
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0

	//send coords via UART to ESP32 => only COORD_X and COORD_Y
	//they need to be parsed to be read
	//esp32 sends them to laptop

	current_state = STATE_TURNING;
 8001706:	4b15      	ldr	r3, [pc, #84]	; (800175c <EXTI4_IRQHandler+0x5c>)
 8001708:	2202      	movs	r2, #2
 800170a:	701a      	strb	r2, [r3, #0]
	//if GPIOA4 is low wall was sensed
	if (!(GPIO_Read_Pin(GPIOA, GPIO_PIN_NO_4)))
 800170c:	2104      	movs	r1, #4
 800170e:	4814      	ldr	r0, [pc, #80]	; (8001760 <EXTI4_IRQHandler+0x60>)
 8001710:	f7ff fa62 	bl	8000bd8 <GPIO_Read_Pin>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d11c      	bne.n	8001754 <EXTI4_IRQHandler+0x54>
	{
		GPIO_IRQHandling(GPIO_PIN_NO_4);  // Clear EXTI pending bit
 800171a:	2004      	movs	r0, #4
 800171c:	f7ff fb0e 	bl	8000d3c <GPIO_IRQHandling>

		uint32_t turn_duration = get_random_duration();//seeding needed using coords?
 8001720:	f7ff ff7c 	bl	800161c <get_random_duration>
 8001724:	6078      	str	r0, [r7, #4]
		//duration should be in a given range
		if(!(turn_duration % 2))
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f003 0301 	and.w	r3, r3, #1
 800172c:	2b00      	cmp	r3, #0
 800172e:	d103      	bne.n	8001738 <EXTI4_IRQHandler+0x38>
		{
			turn_RGT(&TIM2_PWM);
 8001730:	480c      	ldr	r0, [pc, #48]	; (8001764 <EXTI4_IRQHandler+0x64>)
 8001732:	f7ff fb7b 	bl	8000e2c <turn_RGT>
 8001736:	e002      	b.n	800173e <EXTI4_IRQHandler+0x3e>
		}
		else
		{
			turn_LFT(&TIM2_PWM);
 8001738:	480a      	ldr	r0, [pc, #40]	; (8001764 <EXTI4_IRQHandler+0x64>)
 800173a:	f7ff fb93 	bl	8000e64 <turn_LFT>
		}
		GPIO_Write_Pin(GPIOC,GPIO_PIN_NO_13,ENABLE);
 800173e:	2201      	movs	r2, #1
 8001740:	210d      	movs	r1, #13
 8001742:	4809      	ldr	r0, [pc, #36]	; (8001768 <EXTI4_IRQHandler+0x68>)
 8001744:	f7ff fa24 	bl	8000b90 <GPIO_Write_Pin>
		AD_TIM_Start_Countdown(TIM1_CDN.pTIMx,turn_duration);
 8001748:	4b08      	ldr	r3, [pc, #32]	; (800176c <EXTI4_IRQHandler+0x6c>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6879      	ldr	r1, [r7, #4]
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff fbe5 	bl	8000f1e <AD_TIM_Start_Countdown>
		//exits to while(1)
	}
	//GPIO_Toggle_Pin(GPIOC, GPIO_PIN_NO_13);
}
 8001754:	bf00      	nop
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	200000a0 	.word	0x200000a0
 8001760:	40020000 	.word	0x40020000
 8001764:	200000a4 	.word	0x200000a4
 8001768:	40020800 	.word	0x40020800
 800176c:	200000c0 	.word	0x200000c0

08001770 <TIM1_UP_TIM10_IRQHandler>:


void TIM1_UP_TIM10_IRQHandler(void) //ROTATION TIME OVER
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
	//GPIO_Toggle_Pin(GPIOC, GPIO_PIN_NO_13); //light signal



	while(!(GPIO_Read_Pin(GPIOA, GPIO_PIN_NO_4))){
 8001774:	bf00      	nop
 8001776:	2104      	movs	r1, #4
 8001778:	480d      	ldr	r0, [pc, #52]	; (80017b0 <TIM1_UP_TIM10_IRQHandler+0x40>)
 800177a:	f7ff fa2d 	bl	8000bd8 <GPIO_Read_Pin>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d0f8      	beq.n	8001776 <TIM1_UP_TIM10_IRQHandler+0x6>
		//angular_velocity = read_w_gyro();
		//ANGLE = ANGLE + calc_rotation(10ms,angular_velocity);
		//10 ms delay as well
	}

	GPIO_Write_Pin(GPIOC,GPIO_PIN_NO_13,DISABLE);
 8001784:	2200      	movs	r2, #0
 8001786:	210d      	movs	r1, #13
 8001788:	480a      	ldr	r0, [pc, #40]	; (80017b4 <TIM1_UP_TIM10_IRQHandler+0x44>)
 800178a:	f7ff fa01 	bl	8000b90 <GPIO_Write_Pin>
	//walls still sensed
	//turn until they are gone
	//bad in interrupt but it is a good failsafe if car is stuck

	current_state = STATE_DRIVING;
 800178e:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <TIM1_UP_TIM10_IRQHandler+0x48>)
 8001790:	2201      	movs	r2, #1
 8001792:	701a      	strb	r2, [r3, #0]
	drive_FWD(&TIM2_PWM);
 8001794:	4809      	ldr	r0, [pc, #36]	; (80017bc <TIM1_UP_TIM10_IRQHandler+0x4c>)
 8001796:	f7ff fb2d 	bl	8000df4 <drive_FWD>

	TIM1_CDN.pTIMx->SR &= ~TIM_SR_UIF;
 800179a:	4b09      	ldr	r3, [pc, #36]	; (80017c0 <TIM1_UP_TIM10_IRQHandler+0x50>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	691a      	ldr	r2, [r3, #16]
 80017a0:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <TIM1_UP_TIM10_IRQHandler+0x50>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f022 0201 	bic.w	r2, r2, #1
 80017a8:	611a      	str	r2, [r3, #16]
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40020000 	.word	0x40020000
 80017b4:	40020800 	.word	0x40020800
 80017b8:	200000a0 	.word	0x200000a0
 80017bc:	200000a4 	.word	0x200000a4
 80017c0:	200000c0 	.word	0x200000c0

080017c4 <Full_RCC_Config>:


void Full_RCC_Config(void){
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af00      	add	r7, sp, #0
	RCC_Handle_t RCC_Handle;
	RCC_Handle.pRCC = RCC;
 80017ca:	4b09      	ldr	r3, [pc, #36]	; (80017f0 <Full_RCC_Config+0x2c>)
 80017cc:	603b      	str	r3, [r7, #0]
	RCC_Handle.RCC_Config.CLK_Source = HSI;
 80017ce:	2300      	movs	r3, #0
 80017d0:	713b      	strb	r3, [r7, #4]
	RCC_Handle.RCC_Config.Prescalers.AHB_Presc = AHB_DIV1;//0x0
 80017d2:	2300      	movs	r3, #0
 80017d4:	617b      	str	r3, [r7, #20]
	RCC_Handle.RCC_Config.Prescalers.APB1_Presc = APB1_DIV2;//0x4
 80017d6:	2304      	movs	r3, #4
 80017d8:	61bb      	str	r3, [r7, #24]
	RCC_Handle.RCC_Config.Prescalers.APB2_Presc = APB2_DIV2;//0x4
 80017da:	2304      	movs	r3, #4
 80017dc:	61fb      	str	r3, [r7, #28]
	RCC_Clock_Config(&RCC_Handle);
 80017de:	463b      	mov	r3, r7
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fb5b 	bl	8000e9c <RCC_Clock_Config>
}
 80017e6:	bf00      	nop
 80017e8:	3720      	adds	r7, #32
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800

080017f4 <Full_GPIO_Config>:

void Full_GPIO_Config(void){
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b09e      	sub	sp, #120	; 0x78
 80017f8:	af00      	add	r7, sp, #0
	// Testing LED Config
	// GPIO Configuration for TESTPIN PC13 = LED
	GPIO_Handle_t GpioLED;
	GpioLED.pGPIOx = GPIOC;
 80017fa:	4b71      	ldr	r3, [pc, #452]	; (80019c0 <Full_GPIO_Config+0x1cc>)
 80017fc:	66fb      	str	r3, [r7, #108]	; 0x6c
	GpioLED.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 80017fe:	230d      	movs	r3, #13
 8001800:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
	GpioLED.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8001804:	2301      	movs	r3, #1
 8001806:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	GpioLED.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;
 800180a:	2303      	movs	r3, #3
 800180c:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	GpioLED.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8001810:	2300      	movs	r3, #0
 8001812:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
	GpioLED.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8001816:	2300      	movs	r3, #0
 8001818:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

	// SENSOR CONFIG
	// GPIO Configuration for GpioSensor PA4 = GPIO INTERRUPT
	GPIO_Handle_t GpioSensor;
	GpioSensor.pGPIOx = GPIOA;
 800181c:	4b69      	ldr	r3, [pc, #420]	; (80019c4 <Full_GPIO_Config+0x1d0>)
 800181e:	663b      	str	r3, [r7, #96]	; 0x60
	GpioSensor.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_4;
 8001820:	2304      	movs	r3, #4
 8001822:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	GpioSensor.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 8001826:	2304      	movs	r3, #4
 8001828:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	GpioSensor.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;
 800182c:	2303      	movs	r3, #3
 800182e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	GpioSensor.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8001832:	2300      	movs	r3, #0
 8001834:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

	// UART CONFIG
	// GPIO Configuration for UART_TX PA9 = UART_TX
	GPIO_Handle_t GpioTX;
	GpioTX.pGPIOx = GPIOA;
 8001838:	4b62      	ldr	r3, [pc, #392]	; (80019c4 <Full_GPIO_Config+0x1d0>)
 800183a:	657b      	str	r3, [r7, #84]	; 0x54
	GpioTX.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_9;
 800183c:	2309      	movs	r3, #9
 800183e:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
	GpioTX.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;//AF07
 8001842:	2302      	movs	r3, #2
 8001844:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	GpioTX.GPIO_PinConfig.GPIO_PinAltFunMode = 7;
 8001848:	2307      	movs	r3, #7
 800184a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	GpioTX.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;
 800184e:	2303      	movs	r3, #3
 8001850:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
	GpioTX.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8001854:	2301      	movs	r3, #1
 8001856:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

	// GPIO Configuration for GpioSensor PA10 = UART_RX
	GPIO_Handle_t GpioRX;
	GpioRX.pGPIOx = GPIOA;
 800185a:	4b5a      	ldr	r3, [pc, #360]	; (80019c4 <Full_GPIO_Config+0x1d0>)
 800185c:	64bb      	str	r3, [r7, #72]	; 0x48
	GpioRX.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_10;
 800185e:	230a      	movs	r3, #10
 8001860:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	GpioRX.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;//AF07
 8001864:	2302      	movs	r3, #2
 8001866:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	GpioRX.GPIO_PinConfig.GPIO_PinAltFunMode = 7;
 800186a:	2307      	movs	r3, #7
 800186c:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
	GpioRX.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;
 8001870:	2303      	movs	r3, #3
 8001872:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	GpioRX.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8001876:	2301      	movs	r3, #1
 8001878:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	// GPIO Configuration for TIM2 CH4 (PA3)
	GPIO_Handle_t GpioCH4;
	GpioCH4.pGPIOx = GPIOA;
 800187c:	4b51      	ldr	r3, [pc, #324]	; (80019c4 <Full_GPIO_Config+0x1d0>)
 800187e:	63fb      	str	r3, [r7, #60]	; 0x3c
	GpioCH4.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 8001880:	2303      	movs	r3, #3
 8001882:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	GpioCH4.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8001886:	2302      	movs	r3, #2
 8001888:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	GpioCH4.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;  // Set higher speed for PWM
 800188c:	2303      	movs	r3, #3
 800188e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	GpioCH4.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8001892:	2300      	movs	r3, #0
 8001894:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
	GpioCH4.GPIO_PinConfig.GPIO_PinAltFunMode = 1;  // AF1 for TIM2_PWM
 8001898:	2301      	movs	r3, #1
 800189a:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	GpioCH4.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800189e:	2300      	movs	r3, #0
 80018a0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	// GPIO Configuration for TIM2 CH3 (PA2)
	GPIO_Handle_t GpioCH3;
	GpioCH3.pGPIOx = GPIOA;
 80018a4:	4b47      	ldr	r3, [pc, #284]	; (80019c4 <Full_GPIO_Config+0x1d0>)
 80018a6:	633b      	str	r3, [r7, #48]	; 0x30
	GpioCH3.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_2;
 80018a8:	2302      	movs	r3, #2
 80018aa:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	GpioCH3.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80018ae:	2302      	movs	r3, #2
 80018b0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	GpioCH3.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;  // Set higher speed for PWM
 80018b4:	2303      	movs	r3, #3
 80018b6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GpioCH3.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80018ba:	2300      	movs	r3, #0
 80018bc:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	GpioCH3.GPIO_PinConfig.GPIO_PinAltFunMode = 1;  // AF1 for TIM2_PWM
 80018c0:	2301      	movs	r3, #1
 80018c2:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	GpioCH3.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80018c6:	2300      	movs	r3, #0
 80018c8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	// GPIO Configuration for TIM2 CH2 (PB3)
	GPIO_Handle_t GpioCH2;
	GpioCH2.pGPIOx = GPIOB;
 80018cc:	4b3e      	ldr	r3, [pc, #248]	; (80019c8 <Full_GPIO_Config+0x1d4>)
 80018ce:	627b      	str	r3, [r7, #36]	; 0x24
	GpioCH2.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 80018d0:	2303      	movs	r3, #3
 80018d2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	GpioCH2.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80018d6:	2302      	movs	r3, #2
 80018d8:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	GpioCH2.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;  // Set higher speed for PWM
 80018dc:	2303      	movs	r3, #3
 80018de:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	GpioCH2.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80018e2:	2300      	movs	r3, #0
 80018e4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	GpioCH2.GPIO_PinConfig.GPIO_PinAltFunMode = 1;  // AF1 for TIM2_PWM
 80018e8:	2301      	movs	r3, #1
 80018ea:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	GpioCH2.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80018ee:	2300      	movs	r3, #0
 80018f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	// GPIO Configuration for TIM2 CH1 (PA0)
	GPIO_Handle_t GpioCH1;
	GpioCH1.pGPIOx = GPIOA;
 80018f4:	4b33      	ldr	r3, [pc, #204]	; (80019c4 <Full_GPIO_Config+0x1d0>)
 80018f6:	61bb      	str	r3, [r7, #24]
	GpioCH1.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 80018f8:	2300      	movs	r3, #0
 80018fa:	773b      	strb	r3, [r7, #28]
	GpioCH1.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80018fc:	2302      	movs	r3, #2
 80018fe:	777b      	strb	r3, [r7, #29]
	GpioCH1.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;  // Set higher speed for PWM
 8001900:	2303      	movs	r3, #3
 8001902:	77bb      	strb	r3, [r7, #30]
	GpioCH1.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8001904:	2300      	movs	r3, #0
 8001906:	f887 3020 	strb.w	r3, [r7, #32]
	GpioCH1.GPIO_PinConfig.GPIO_PinAltFunMode = 1;  // AF1 for TIM2_PWM
 800190a:	2301      	movs	r3, #1
 800190c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	GpioCH1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8001910:	2300      	movs	r3, #0
 8001912:	77fb      	strb	r3, [r7, #31]

	// GPIO Configuration for SDA (PB6)
	GPIO_Handle_t GpioSCL;
	GpioSCL.pGPIOx = GPIOB;
 8001914:	4b2c      	ldr	r3, [pc, #176]	; (80019c8 <Full_GPIO_Config+0x1d4>)
 8001916:	60fb      	str	r3, [r7, #12]
	GpioSCL.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 8001918:	2306      	movs	r3, #6
 800191a:	743b      	strb	r3, [r7, #16]
	GpioSCL.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800191c:	2302      	movs	r3, #2
 800191e:	747b      	strb	r3, [r7, #17]
	GpioSCL.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;  // Set higher speed for PWM
 8001920:	2303      	movs	r3, #3
 8001922:	74bb      	strb	r3, [r7, #18]
	GpioSCL.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8001924:	2300      	movs	r3, #0
 8001926:	753b      	strb	r3, [r7, #20]
	GpioSCL.GPIO_PinConfig.GPIO_PinAltFunMode = 4;  // AF4 for I2C1_sCL
 8001928:	2304      	movs	r3, #4
 800192a:	757b      	strb	r3, [r7, #21]
	GpioSCL.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800192c:	2300      	movs	r3, #0
 800192e:	74fb      	strb	r3, [r7, #19]

	// GPIO Configuration for SCL (PB7)
	GPIO_Handle_t GpioSDA;
	GpioSDA.pGPIOx = GPIOB;
 8001930:	4b25      	ldr	r3, [pc, #148]	; (80019c8 <Full_GPIO_Config+0x1d4>)
 8001932:	603b      	str	r3, [r7, #0]
	GpioSDA.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 8001934:	2307      	movs	r3, #7
 8001936:	713b      	strb	r3, [r7, #4]
	GpioSDA.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8001938:	2302      	movs	r3, #2
 800193a:	717b      	strb	r3, [r7, #5]
	GpioSDA.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;  // Set higher speed for PWM
 800193c:	2303      	movs	r3, #3
 800193e:	71bb      	strb	r3, [r7, #6]
	GpioSDA.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8001940:	2300      	movs	r3, #0
 8001942:	723b      	strb	r3, [r7, #8]
	GpioSDA.GPIO_PinConfig.GPIO_PinAltFunMode = 4;  // AF4 for I2C1_sDA
 8001944:	2304      	movs	r3, #4
 8001946:	727b      	strb	r3, [r7, #9]
	GpioSDA.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8001948:	2300      	movs	r3, #0
 800194a:	71fb      	strb	r3, [r7, #7]

	// Initialize GPIO
	GPIO_Init(&GpioLED); //turns led on
 800194c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001950:	4618      	mov	r0, r3
 8001952:	f7fe ffbb 	bl	80008cc <GPIO_Init>
	GPIO_Init(&GpioSensor);
 8001956:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800195a:	4618      	mov	r0, r3
 800195c:	f7fe ffb6 	bl	80008cc <GPIO_Init>
	GPIO_Init(&GpioCH3);
 8001960:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001964:	4618      	mov	r0, r3
 8001966:	f7fe ffb1 	bl	80008cc <GPIO_Init>
	GPIO_Init(&GpioCH2);
 800196a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800196e:	4618      	mov	r0, r3
 8001970:	f7fe ffac 	bl	80008cc <GPIO_Init>
	GPIO_Init(&GpioCH1);
 8001974:	f107 0318 	add.w	r3, r7, #24
 8001978:	4618      	mov	r0, r3
 800197a:	f7fe ffa7 	bl	80008cc <GPIO_Init>
	GPIO_Init(&GpioCH4);
 800197e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001982:	4618      	mov	r0, r3
 8001984:	f7fe ffa2 	bl	80008cc <GPIO_Init>
	GPIO_Init(&GpioSCL);
 8001988:	f107 030c 	add.w	r3, r7, #12
 800198c:	4618      	mov	r0, r3
 800198e:	f7fe ff9d 	bl	80008cc <GPIO_Init>
	GPIO_Init(&GpioSDA);
 8001992:	463b      	mov	r3, r7
 8001994:	4618      	mov	r0, r3
 8001996:	f7fe ff99 	bl	80008cc <GPIO_Init>
	GPIO_Init(&GpioTX);
 800199a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800199e:	4618      	mov	r0, r3
 80019a0:	f7fe ff94 	bl	80008cc <GPIO_Init>
	GPIO_Init(&GpioRX);
 80019a4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7fe ff8f 	bl	80008cc <GPIO_Init>

	GPIO_IRQInterruptConfig(EXTI4_IRQ, ENABLE);
 80019ae:	2101      	movs	r1, #1
 80019b0:	200a      	movs	r0, #10
 80019b2:	f7ff f93f 	bl	8000c34 <GPIO_IRQInterruptConfig>
}
 80019b6:	bf00      	nop
 80019b8:	3778      	adds	r7, #120	; 0x78
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40020800 	.word	0x40020800
 80019c4:	40020000 	.word	0x40020000
 80019c8:	40020400 	.word	0x40020400

080019cc <Full_GP_TIM_Config>:

void Full_GP_TIM_Config(void){
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0

	// GP Timer Configuration
	TIM2_PWM.pTIMx = TIM2;
 80019d0:	4b19      	ldr	r3, [pc, #100]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 80019d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019d6:	601a      	str	r2, [r3, #0]
	TIM2_PWM.GP_TIM_Config.Prescaler = 4;
 80019d8:	4b17      	ldr	r3, [pc, #92]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 80019da:	2204      	movs	r2, #4
 80019dc:	809a      	strh	r2, [r3, #4]
	TIM2_PWM.GP_TIM_Config.Period = 100;
 80019de:	4b16      	ldr	r3, [pc, #88]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 80019e0:	2264      	movs	r2, #100	; 0x64
 80019e2:	80da      	strh	r2, [r3, #6]

	TIM2_PWM.GP_TIM_Config.CH_Setup[CH1].CH_Enabled = ENABLE;
 80019e4:	4b14      	ldr	r3, [pc, #80]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 80019e6:	2201      	movs	r2, #1
 80019e8:	731a      	strb	r2, [r3, #12]
	TIM2_PWM.GP_TIM_Config.CH_Setup[CH1].CH_Mode = PWM1;
 80019ea:	4b13      	ldr	r3, [pc, #76]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	735a      	strb	r2, [r3, #13]
	TIM2_PWM.GP_TIM_Config.CH_Setup[CH1].DutyCycle = DutyCycle_60;  // 80% Duty
 80019f0:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 80019f2:	223c      	movs	r2, #60	; 0x3c
 80019f4:	81da      	strh	r2, [r3, #14]

	TIM2_PWM.GP_TIM_Config.CH_Setup[CH2].CH_Enabled = ENABLE;
 80019f6:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	741a      	strb	r2, [r3, #16]
	TIM2_PWM.GP_TIM_Config.CH_Setup[CH2].CH_Mode = PWM1;
 80019fc:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	745a      	strb	r2, [r3, #17]
	TIM2_PWM.GP_TIM_Config.CH_Setup[CH2].DutyCycle = DutyCycle_60;  // 80% Duty
 8001a02:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 8001a04:	223c      	movs	r2, #60	; 0x3c
 8001a06:	825a      	strh	r2, [r3, #18]

	TIM2_PWM.GP_TIM_Config.CH_Setup[CH3].CH_Enabled = ENABLE;
 8001a08:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	751a      	strb	r2, [r3, #20]
	TIM2_PWM.GP_TIM_Config.CH_Setup[CH3].CH_Mode = PWM1;
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	755a      	strb	r2, [r3, #21]
	TIM2_PWM.GP_TIM_Config.CH_Setup[CH3].DutyCycle = DutyCycle_60;  // 80% Duty
 8001a14:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 8001a16:	223c      	movs	r2, #60	; 0x3c
 8001a18:	82da      	strh	r2, [r3, #22]

	TIM2_PWM.GP_TIM_Config.CH_Setup[CH4].CH_Enabled = ENABLE;
 8001a1a:	4b07      	ldr	r3, [pc, #28]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	761a      	strb	r2, [r3, #24]
	TIM2_PWM.GP_TIM_Config.CH_Setup[CH4].CH_Mode = PWM1;
 8001a20:	4b05      	ldr	r3, [pc, #20]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	765a      	strb	r2, [r3, #25]
	TIM2_PWM.GP_TIM_Config.CH_Setup[CH4].DutyCycle = DutyCycle_60;  // 80% Duty
 8001a26:	4b04      	ldr	r3, [pc, #16]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 8001a28:	223c      	movs	r2, #60	; 0x3c
 8001a2a:	835a      	strh	r2, [r3, #26]

	// Initialize TIM2 + CHANNELS
	GP_TIM_PWM_INIT(&TIM2_PWM);  // Initialize with CH1 disabled
 8001a2c:	4802      	ldr	r0, [pc, #8]	; (8001a38 <Full_GP_TIM_Config+0x6c>)
 8001a2e:	f7ff fafd 	bl	800102c <GP_TIM_PWM_INIT>
}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	200000a4 	.word	0x200000a4

08001a3c <Full_AD_TIM_Config>:

void Full_AD_TIM_Config(void){
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0

	// AD Timer Configuration
	TIM1_CDN.pTIMx = TIM1;
 8001a40:	4b05      	ldr	r3, [pc, #20]	; (8001a58 <Full_AD_TIM_Config+0x1c>)
 8001a42:	4a06      	ldr	r2, [pc, #24]	; (8001a5c <Full_AD_TIM_Config+0x20>)
 8001a44:	601a      	str	r2, [r3, #0]

	//TIM1_CDN.AD_TIM_Config.ClockDivision = 4;
	TIM1_CDN.AD_TIM_Config.Prescaler = PRESCALER_16K;
 8001a46:	4b04      	ldr	r3, [pc, #16]	; (8001a58 <Full_AD_TIM_Config+0x1c>)
 8001a48:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8001a4c:	809a      	strh	r2, [r3, #4]
	AD_TIM_CDN_INIT(&TIM1_CDN);
 8001a4e:	4802      	ldr	r0, [pc, #8]	; (8001a58 <Full_AD_TIM_Config+0x1c>)
 8001a50:	f7ff fa9e 	bl	8000f90 <AD_TIM_CDN_INIT>
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	200000c0 	.word	0x200000c0
 8001a5c:	40010000 	.word	0x40010000

08001a60 <Full_I2C_Config>:

void Full_I2C_Config(void){
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
	I2C1_RX.pI2Cx = I2C1;
 8001a64:	4b06      	ldr	r3, [pc, #24]	; (8001a80 <Full_I2C_Config+0x20>)
 8001a66:	4a07      	ldr	r2, [pc, #28]	; (8001a84 <Full_I2C_Config+0x24>)
 8001a68:	601a      	str	r2, [r3, #0]
	I2C1_RX.I2C_Config.I2C_AckControl = 1;
 8001a6a:	4b05      	ldr	r3, [pc, #20]	; (8001a80 <Full_I2C_Config+0x20>)
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	725a      	strb	r2, [r3, #9]
	I2C1_RX.I2C_Config.I2C_SCLSpeed = 100000;
 8001a70:	4b03      	ldr	r3, [pc, #12]	; (8001a80 <Full_I2C_Config+0x20>)
 8001a72:	4a05      	ldr	r2, [pc, #20]	; (8001a88 <Full_I2C_Config+0x28>)
 8001a74:	605a      	str	r2, [r3, #4]
	I2C_SM_INIT(&I2C1_RX);
 8001a76:	4802      	ldr	r0, [pc, #8]	; (8001a80 <Full_I2C_Config+0x20>)
 8001a78:	f7ff f980 	bl	8000d7c <I2C_SM_INIT>
}
 8001a7c:	bf00      	nop
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	200000e0 	.word	0x200000e0
 8001a84:	40005400 	.word	0x40005400
 8001a88:	000186a0 	.word	0x000186a0

08001a8c <Full_USART_Config>:

void Full_USART_Config(void){
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0

	USART1_TXRX.pUSARTx = USART1;
 8001a90:	4b0b      	ldr	r3, [pc, #44]	; (8001ac0 <Full_USART_Config+0x34>)
 8001a92:	4a0c      	ldr	r2, [pc, #48]	; (8001ac4 <Full_USART_Config+0x38>)
 8001a94:	601a      	str	r2, [r3, #0]
	USART1_TXRX.USART_Config.USART_Mode = USART_MODE_TXRX;
 8001a96:	4b0a      	ldr	r3, [pc, #40]	; (8001ac0 <Full_USART_Config+0x34>)
 8001a98:	2202      	movs	r2, #2
 8001a9a:	711a      	strb	r2, [r3, #4]
	USART1_TXRX.USART_Config.USART_Baud = USART_STD_BAUD_9600;
 8001a9c:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <Full_USART_Config+0x34>)
 8001a9e:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001aa2:	609a      	str	r2, [r3, #8]
	USART1_TXRX.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 8001aa4:	4b06      	ldr	r3, [pc, #24]	; (8001ac0 <Full_USART_Config+0x34>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	735a      	strb	r2, [r3, #13]
	USART1_TXRX.USART_Config.USART_NoOfStopBits	= USART_STOPBITS_1;
 8001aaa:	4b05      	ldr	r3, [pc, #20]	; (8001ac0 <Full_USART_Config+0x34>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	731a      	strb	r2, [r3, #12]
	USART1_TXRX.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 8001ab0:	4b03      	ldr	r3, [pc, #12]	; (8001ac0 <Full_USART_Config+0x34>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	739a      	strb	r2, [r3, #14]
	//enable peripheral via cr1?

	USART_INIT(&USART1_TXRX);
 8001ab6:	4802      	ldr	r0, [pc, #8]	; (8001ac0 <Full_USART_Config+0x34>)
 8001ab8:	f7ff fc9a 	bl	80013f0 <USART_INIT>
	//USART1_TXRX.pUSARTx->CR1 |= (1 << 13);
}
 8001abc:	bf00      	nop
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	20000108 	.word	0x20000108
 8001ac4:	40011000 	.word	0x40011000

08001ac8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  return 1;
 8001acc:	2301      	movs	r3, #1
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bc80      	pop	{r7}
 8001ad4:	4770      	bx	lr

08001ad6 <_kill>:

int _kill(int pid, int sig)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
 8001ade:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ae0:	f000 f8dc 	bl	8001c9c <__errno>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2216      	movs	r2, #22
 8001ae8:	601a      	str	r2, [r3, #0]
  return -1;
 8001aea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <_exit>:

void _exit (int status)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001afe:	f04f 31ff 	mov.w	r1, #4294967295
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7ff ffe7 	bl	8001ad6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b08:	e7fe      	b.n	8001b08 <_exit+0x12>

08001b0a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b086      	sub	sp, #24
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	60f8      	str	r0, [r7, #12]
 8001b12:	60b9      	str	r1, [r7, #8]
 8001b14:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
 8001b1a:	e00a      	b.n	8001b32 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b1c:	f3af 8000 	nop.w
 8001b20:	4601      	mov	r1, r0
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	1c5a      	adds	r2, r3, #1
 8001b26:	60ba      	str	r2, [r7, #8]
 8001b28:	b2ca      	uxtb	r2, r1
 8001b2a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	3301      	adds	r3, #1
 8001b30:	617b      	str	r3, [r7, #20]
 8001b32:	697a      	ldr	r2, [r7, #20]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	429a      	cmp	r2, r3
 8001b38:	dbf0      	blt.n	8001b1c <_read+0x12>
  }

  return len;
 8001b3a:	687b      	ldr	r3, [r7, #4]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3718      	adds	r7, #24
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	60b9      	str	r1, [r7, #8]
 8001b4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b50:	2300      	movs	r3, #0
 8001b52:	617b      	str	r3, [r7, #20]
 8001b54:	e009      	b.n	8001b6a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	1c5a      	adds	r2, r3, #1
 8001b5a:	60ba      	str	r2, [r7, #8]
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	3301      	adds	r3, #1
 8001b68:	617b      	str	r3, [r7, #20]
 8001b6a:	697a      	ldr	r2, [r7, #20]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	dbf1      	blt.n	8001b56 <_write+0x12>
  }
  return len;
 8001b72:	687b      	ldr	r3, [r7, #4]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3718      	adds	r7, #24
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <_close>:

int _close(int file)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bc80      	pop	{r7}
 8001b90:	4770      	bx	lr

08001b92 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b92:	b480      	push	{r7}
 8001b94:	b083      	sub	sp, #12
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
 8001b9a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ba2:	605a      	str	r2, [r3, #4]
  return 0;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr

08001bb0 <_isatty>:

int _isatty(int file)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bb8:	2301      	movs	r3, #1
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr

08001bc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b085      	sub	sp, #20
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	60f8      	str	r0, [r7, #12]
 8001bcc:	60b9      	str	r1, [r7, #8]
 8001bce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3714      	adds	r7, #20
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr

08001bdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001be4:	4a14      	ldr	r2, [pc, #80]	; (8001c38 <_sbrk+0x5c>)
 8001be6:	4b15      	ldr	r3, [pc, #84]	; (8001c3c <_sbrk+0x60>)
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bf0:	4b13      	ldr	r3, [pc, #76]	; (8001c40 <_sbrk+0x64>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d102      	bne.n	8001bfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bf8:	4b11      	ldr	r3, [pc, #68]	; (8001c40 <_sbrk+0x64>)
 8001bfa:	4a12      	ldr	r2, [pc, #72]	; (8001c44 <_sbrk+0x68>)
 8001bfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bfe:	4b10      	ldr	r3, [pc, #64]	; (8001c40 <_sbrk+0x64>)
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4413      	add	r3, r2
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d207      	bcs.n	8001c1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c0c:	f000 f846 	bl	8001c9c <__errno>
 8001c10:	4603      	mov	r3, r0
 8001c12:	220c      	movs	r2, #12
 8001c14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c16:	f04f 33ff 	mov.w	r3, #4294967295
 8001c1a:	e009      	b.n	8001c30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c1c:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <_sbrk+0x64>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c22:	4b07      	ldr	r3, [pc, #28]	; (8001c40 <_sbrk+0x64>)
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	4a05      	ldr	r2, [pc, #20]	; (8001c40 <_sbrk+0x64>)
 8001c2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20018000 	.word	0x20018000
 8001c3c:	00000400 	.word	0x00000400
 8001c40:	20000130 	.word	0x20000130
 8001c44:	20000148 	.word	0x20000148

08001c48 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c48:	480d      	ldr	r0, [pc, #52]	; (8001c80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c4a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c4c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c50:	480c      	ldr	r0, [pc, #48]	; (8001c84 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c52:	490d      	ldr	r1, [pc, #52]	; (8001c88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c54:	4a0d      	ldr	r2, [pc, #52]	; (8001c8c <LoopForever+0xe>)
  movs r3, #0
 8001c56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c58:	e002      	b.n	8001c60 <LoopCopyDataInit>

08001c5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c5e:	3304      	adds	r3, #4

08001c60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c64:	d3f9      	bcc.n	8001c5a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c66:	4a0a      	ldr	r2, [pc, #40]	; (8001c90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c68:	4c0a      	ldr	r4, [pc, #40]	; (8001c94 <LoopForever+0x16>)
  movs r3, #0
 8001c6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c6c:	e001      	b.n	8001c72 <LoopFillZerobss>

08001c6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c70:	3204      	adds	r2, #4

08001c72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c74:	d3fb      	bcc.n	8001c6e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001c76:	f000 f817 	bl	8001ca8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c7a:	f7ff fcff 	bl	800167c <main>

08001c7e <LoopForever>:

LoopForever:
  b LoopForever
 8001c7e:	e7fe      	b.n	8001c7e <LoopForever>
  ldr   r0, =_estack
 8001c80:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c88:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001c8c:	08002f24 	.word	0x08002f24
  ldr r2, =_sbss
 8001c90:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001c94:	20000144 	.word	0x20000144

08001c98 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c98:	e7fe      	b.n	8001c98 <ADC_IRQHandler>
	...

08001c9c <__errno>:
 8001c9c:	4b01      	ldr	r3, [pc, #4]	; (8001ca4 <__errno+0x8>)
 8001c9e:	6818      	ldr	r0, [r3, #0]
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	20000020 	.word	0x20000020

08001ca8 <__libc_init_array>:
 8001ca8:	b570      	push	{r4, r5, r6, lr}
 8001caa:	4d0d      	ldr	r5, [pc, #52]	; (8001ce0 <__libc_init_array+0x38>)
 8001cac:	4c0d      	ldr	r4, [pc, #52]	; (8001ce4 <__libc_init_array+0x3c>)
 8001cae:	1b64      	subs	r4, r4, r5
 8001cb0:	10a4      	asrs	r4, r4, #2
 8001cb2:	2600      	movs	r6, #0
 8001cb4:	42a6      	cmp	r6, r4
 8001cb6:	d109      	bne.n	8001ccc <__libc_init_array+0x24>
 8001cb8:	4d0b      	ldr	r5, [pc, #44]	; (8001ce8 <__libc_init_array+0x40>)
 8001cba:	4c0c      	ldr	r4, [pc, #48]	; (8001cec <__libc_init_array+0x44>)
 8001cbc:	f001 f87e 	bl	8002dbc <_init>
 8001cc0:	1b64      	subs	r4, r4, r5
 8001cc2:	10a4      	asrs	r4, r4, #2
 8001cc4:	2600      	movs	r6, #0
 8001cc6:	42a6      	cmp	r6, r4
 8001cc8:	d105      	bne.n	8001cd6 <__libc_init_array+0x2e>
 8001cca:	bd70      	pop	{r4, r5, r6, pc}
 8001ccc:	f855 3b04 	ldr.w	r3, [r5], #4
 8001cd0:	4798      	blx	r3
 8001cd2:	3601      	adds	r6, #1
 8001cd4:	e7ee      	b.n	8001cb4 <__libc_init_array+0xc>
 8001cd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8001cda:	4798      	blx	r3
 8001cdc:	3601      	adds	r6, #1
 8001cde:	e7f2      	b.n	8001cc6 <__libc_init_array+0x1e>
 8001ce0:	08002f1c 	.word	0x08002f1c
 8001ce4:	08002f1c 	.word	0x08002f1c
 8001ce8:	08002f1c 	.word	0x08002f1c
 8001cec:	08002f20 	.word	0x08002f20

08001cf0 <memset>:
 8001cf0:	4402      	add	r2, r0
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d100      	bne.n	8001cfa <memset+0xa>
 8001cf8:	4770      	bx	lr
 8001cfa:	f803 1b01 	strb.w	r1, [r3], #1
 8001cfe:	e7f9      	b.n	8001cf4 <memset+0x4>

08001d00 <srand>:
 8001d00:	b538      	push	{r3, r4, r5, lr}
 8001d02:	4b10      	ldr	r3, [pc, #64]	; (8001d44 <srand+0x44>)
 8001d04:	681d      	ldr	r5, [r3, #0]
 8001d06:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8001d08:	4604      	mov	r4, r0
 8001d0a:	b9b3      	cbnz	r3, 8001d3a <srand+0x3a>
 8001d0c:	2018      	movs	r0, #24
 8001d0e:	f000 f893 	bl	8001e38 <malloc>
 8001d12:	4602      	mov	r2, r0
 8001d14:	63a8      	str	r0, [r5, #56]	; 0x38
 8001d16:	b920      	cbnz	r0, 8001d22 <srand+0x22>
 8001d18:	4b0b      	ldr	r3, [pc, #44]	; (8001d48 <srand+0x48>)
 8001d1a:	480c      	ldr	r0, [pc, #48]	; (8001d4c <srand+0x4c>)
 8001d1c:	2142      	movs	r1, #66	; 0x42
 8001d1e:	f000 f85b 	bl	8001dd8 <__assert_func>
 8001d22:	490b      	ldr	r1, [pc, #44]	; (8001d50 <srand+0x50>)
 8001d24:	4b0b      	ldr	r3, [pc, #44]	; (8001d54 <srand+0x54>)
 8001d26:	e9c0 1300 	strd	r1, r3, [r0]
 8001d2a:	4b0b      	ldr	r3, [pc, #44]	; (8001d58 <srand+0x58>)
 8001d2c:	6083      	str	r3, [r0, #8]
 8001d2e:	230b      	movs	r3, #11
 8001d30:	8183      	strh	r3, [r0, #12]
 8001d32:	2100      	movs	r1, #0
 8001d34:	2001      	movs	r0, #1
 8001d36:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8001d3a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	611c      	str	r4, [r3, #16]
 8001d40:	615a      	str	r2, [r3, #20]
 8001d42:	bd38      	pop	{r3, r4, r5, pc}
 8001d44:	20000020 	.word	0x20000020
 8001d48:	08002dd8 	.word	0x08002dd8
 8001d4c:	08002def 	.word	0x08002def
 8001d50:	abcd330e 	.word	0xabcd330e
 8001d54:	e66d1234 	.word	0xe66d1234
 8001d58:	0005deec 	.word	0x0005deec

08001d5c <rand>:
 8001d5c:	4b16      	ldr	r3, [pc, #88]	; (8001db8 <rand+0x5c>)
 8001d5e:	b510      	push	{r4, lr}
 8001d60:	681c      	ldr	r4, [r3, #0]
 8001d62:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001d64:	b9b3      	cbnz	r3, 8001d94 <rand+0x38>
 8001d66:	2018      	movs	r0, #24
 8001d68:	f000 f866 	bl	8001e38 <malloc>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	63a0      	str	r0, [r4, #56]	; 0x38
 8001d70:	b920      	cbnz	r0, 8001d7c <rand+0x20>
 8001d72:	4b12      	ldr	r3, [pc, #72]	; (8001dbc <rand+0x60>)
 8001d74:	4812      	ldr	r0, [pc, #72]	; (8001dc0 <rand+0x64>)
 8001d76:	214e      	movs	r1, #78	; 0x4e
 8001d78:	f000 f82e 	bl	8001dd8 <__assert_func>
 8001d7c:	4911      	ldr	r1, [pc, #68]	; (8001dc4 <rand+0x68>)
 8001d7e:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <rand+0x6c>)
 8001d80:	e9c0 1300 	strd	r1, r3, [r0]
 8001d84:	4b11      	ldr	r3, [pc, #68]	; (8001dcc <rand+0x70>)
 8001d86:	6083      	str	r3, [r0, #8]
 8001d88:	230b      	movs	r3, #11
 8001d8a:	8183      	strh	r3, [r0, #12]
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	2001      	movs	r0, #1
 8001d90:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8001d94:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8001d96:	4a0e      	ldr	r2, [pc, #56]	; (8001dd0 <rand+0x74>)
 8001d98:	6920      	ldr	r0, [r4, #16]
 8001d9a:	6963      	ldr	r3, [r4, #20]
 8001d9c:	490d      	ldr	r1, [pc, #52]	; (8001dd4 <rand+0x78>)
 8001d9e:	4342      	muls	r2, r0
 8001da0:	fb01 2203 	mla	r2, r1, r3, r2
 8001da4:	fba0 0101 	umull	r0, r1, r0, r1
 8001da8:	1c43      	adds	r3, r0, #1
 8001daa:	eb42 0001 	adc.w	r0, r2, r1
 8001dae:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8001db2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8001db6:	bd10      	pop	{r4, pc}
 8001db8:	20000020 	.word	0x20000020
 8001dbc:	08002dd8 	.word	0x08002dd8
 8001dc0:	08002def 	.word	0x08002def
 8001dc4:	abcd330e 	.word	0xabcd330e
 8001dc8:	e66d1234 	.word	0xe66d1234
 8001dcc:	0005deec 	.word	0x0005deec
 8001dd0:	5851f42d 	.word	0x5851f42d
 8001dd4:	4c957f2d 	.word	0x4c957f2d

08001dd8 <__assert_func>:
 8001dd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001dda:	4614      	mov	r4, r2
 8001ddc:	461a      	mov	r2, r3
 8001dde:	4b09      	ldr	r3, [pc, #36]	; (8001e04 <__assert_func+0x2c>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4605      	mov	r5, r0
 8001de4:	68d8      	ldr	r0, [r3, #12]
 8001de6:	b14c      	cbz	r4, 8001dfc <__assert_func+0x24>
 8001de8:	4b07      	ldr	r3, [pc, #28]	; (8001e08 <__assert_func+0x30>)
 8001dea:	9100      	str	r1, [sp, #0]
 8001dec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8001df0:	4906      	ldr	r1, [pc, #24]	; (8001e0c <__assert_func+0x34>)
 8001df2:	462b      	mov	r3, r5
 8001df4:	f000 f80e 	bl	8001e14 <fiprintf>
 8001df8:	f000 fcc0 	bl	800277c <abort>
 8001dfc:	4b04      	ldr	r3, [pc, #16]	; (8001e10 <__assert_func+0x38>)
 8001dfe:	461c      	mov	r4, r3
 8001e00:	e7f3      	b.n	8001dea <__assert_func+0x12>
 8001e02:	bf00      	nop
 8001e04:	20000020 	.word	0x20000020
 8001e08:	08002e4a 	.word	0x08002e4a
 8001e0c:	08002e57 	.word	0x08002e57
 8001e10:	08002e85 	.word	0x08002e85

08001e14 <fiprintf>:
 8001e14:	b40e      	push	{r1, r2, r3}
 8001e16:	b503      	push	{r0, r1, lr}
 8001e18:	4601      	mov	r1, r0
 8001e1a:	ab03      	add	r3, sp, #12
 8001e1c:	4805      	ldr	r0, [pc, #20]	; (8001e34 <fiprintf+0x20>)
 8001e1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8001e22:	6800      	ldr	r0, [r0, #0]
 8001e24:	9301      	str	r3, [sp, #4]
 8001e26:	f000 f915 	bl	8002054 <_vfiprintf_r>
 8001e2a:	b002      	add	sp, #8
 8001e2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001e30:	b003      	add	sp, #12
 8001e32:	4770      	bx	lr
 8001e34:	20000020 	.word	0x20000020

08001e38 <malloc>:
 8001e38:	4b02      	ldr	r3, [pc, #8]	; (8001e44 <malloc+0xc>)
 8001e3a:	4601      	mov	r1, r0
 8001e3c:	6818      	ldr	r0, [r3, #0]
 8001e3e:	f000 b86d 	b.w	8001f1c <_malloc_r>
 8001e42:	bf00      	nop
 8001e44:	20000020 	.word	0x20000020

08001e48 <_free_r>:
 8001e48:	b538      	push	{r3, r4, r5, lr}
 8001e4a:	4605      	mov	r5, r0
 8001e4c:	2900      	cmp	r1, #0
 8001e4e:	d041      	beq.n	8001ed4 <_free_r+0x8c>
 8001e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001e54:	1f0c      	subs	r4, r1, #4
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	bfb8      	it	lt
 8001e5a:	18e4      	addlt	r4, r4, r3
 8001e5c:	f000 feb2 	bl	8002bc4 <__malloc_lock>
 8001e60:	4a1d      	ldr	r2, [pc, #116]	; (8001ed8 <_free_r+0x90>)
 8001e62:	6813      	ldr	r3, [r2, #0]
 8001e64:	b933      	cbnz	r3, 8001e74 <_free_r+0x2c>
 8001e66:	6063      	str	r3, [r4, #4]
 8001e68:	6014      	str	r4, [r2, #0]
 8001e6a:	4628      	mov	r0, r5
 8001e6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001e70:	f000 beae 	b.w	8002bd0 <__malloc_unlock>
 8001e74:	42a3      	cmp	r3, r4
 8001e76:	d908      	bls.n	8001e8a <_free_r+0x42>
 8001e78:	6820      	ldr	r0, [r4, #0]
 8001e7a:	1821      	adds	r1, r4, r0
 8001e7c:	428b      	cmp	r3, r1
 8001e7e:	bf01      	itttt	eq
 8001e80:	6819      	ldreq	r1, [r3, #0]
 8001e82:	685b      	ldreq	r3, [r3, #4]
 8001e84:	1809      	addeq	r1, r1, r0
 8001e86:	6021      	streq	r1, [r4, #0]
 8001e88:	e7ed      	b.n	8001e66 <_free_r+0x1e>
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	b10b      	cbz	r3, 8001e94 <_free_r+0x4c>
 8001e90:	42a3      	cmp	r3, r4
 8001e92:	d9fa      	bls.n	8001e8a <_free_r+0x42>
 8001e94:	6811      	ldr	r1, [r2, #0]
 8001e96:	1850      	adds	r0, r2, r1
 8001e98:	42a0      	cmp	r0, r4
 8001e9a:	d10b      	bne.n	8001eb4 <_free_r+0x6c>
 8001e9c:	6820      	ldr	r0, [r4, #0]
 8001e9e:	4401      	add	r1, r0
 8001ea0:	1850      	adds	r0, r2, r1
 8001ea2:	4283      	cmp	r3, r0
 8001ea4:	6011      	str	r1, [r2, #0]
 8001ea6:	d1e0      	bne.n	8001e6a <_free_r+0x22>
 8001ea8:	6818      	ldr	r0, [r3, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	6053      	str	r3, [r2, #4]
 8001eae:	4401      	add	r1, r0
 8001eb0:	6011      	str	r1, [r2, #0]
 8001eb2:	e7da      	b.n	8001e6a <_free_r+0x22>
 8001eb4:	d902      	bls.n	8001ebc <_free_r+0x74>
 8001eb6:	230c      	movs	r3, #12
 8001eb8:	602b      	str	r3, [r5, #0]
 8001eba:	e7d6      	b.n	8001e6a <_free_r+0x22>
 8001ebc:	6820      	ldr	r0, [r4, #0]
 8001ebe:	1821      	adds	r1, r4, r0
 8001ec0:	428b      	cmp	r3, r1
 8001ec2:	bf04      	itt	eq
 8001ec4:	6819      	ldreq	r1, [r3, #0]
 8001ec6:	685b      	ldreq	r3, [r3, #4]
 8001ec8:	6063      	str	r3, [r4, #4]
 8001eca:	bf04      	itt	eq
 8001ecc:	1809      	addeq	r1, r1, r0
 8001ece:	6021      	streq	r1, [r4, #0]
 8001ed0:	6054      	str	r4, [r2, #4]
 8001ed2:	e7ca      	b.n	8001e6a <_free_r+0x22>
 8001ed4:	bd38      	pop	{r3, r4, r5, pc}
 8001ed6:	bf00      	nop
 8001ed8:	20000134 	.word	0x20000134

08001edc <sbrk_aligned>:
 8001edc:	b570      	push	{r4, r5, r6, lr}
 8001ede:	4e0e      	ldr	r6, [pc, #56]	; (8001f18 <sbrk_aligned+0x3c>)
 8001ee0:	460c      	mov	r4, r1
 8001ee2:	6831      	ldr	r1, [r6, #0]
 8001ee4:	4605      	mov	r5, r0
 8001ee6:	b911      	cbnz	r1, 8001eee <sbrk_aligned+0x12>
 8001ee8:	f000 fb78 	bl	80025dc <_sbrk_r>
 8001eec:	6030      	str	r0, [r6, #0]
 8001eee:	4621      	mov	r1, r4
 8001ef0:	4628      	mov	r0, r5
 8001ef2:	f000 fb73 	bl	80025dc <_sbrk_r>
 8001ef6:	1c43      	adds	r3, r0, #1
 8001ef8:	d00a      	beq.n	8001f10 <sbrk_aligned+0x34>
 8001efa:	1cc4      	adds	r4, r0, #3
 8001efc:	f024 0403 	bic.w	r4, r4, #3
 8001f00:	42a0      	cmp	r0, r4
 8001f02:	d007      	beq.n	8001f14 <sbrk_aligned+0x38>
 8001f04:	1a21      	subs	r1, r4, r0
 8001f06:	4628      	mov	r0, r5
 8001f08:	f000 fb68 	bl	80025dc <_sbrk_r>
 8001f0c:	3001      	adds	r0, #1
 8001f0e:	d101      	bne.n	8001f14 <sbrk_aligned+0x38>
 8001f10:	f04f 34ff 	mov.w	r4, #4294967295
 8001f14:	4620      	mov	r0, r4
 8001f16:	bd70      	pop	{r4, r5, r6, pc}
 8001f18:	20000138 	.word	0x20000138

08001f1c <_malloc_r>:
 8001f1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f20:	1ccd      	adds	r5, r1, #3
 8001f22:	f025 0503 	bic.w	r5, r5, #3
 8001f26:	3508      	adds	r5, #8
 8001f28:	2d0c      	cmp	r5, #12
 8001f2a:	bf38      	it	cc
 8001f2c:	250c      	movcc	r5, #12
 8001f2e:	2d00      	cmp	r5, #0
 8001f30:	4607      	mov	r7, r0
 8001f32:	db01      	blt.n	8001f38 <_malloc_r+0x1c>
 8001f34:	42a9      	cmp	r1, r5
 8001f36:	d905      	bls.n	8001f44 <_malloc_r+0x28>
 8001f38:	230c      	movs	r3, #12
 8001f3a:	603b      	str	r3, [r7, #0]
 8001f3c:	2600      	movs	r6, #0
 8001f3e:	4630      	mov	r0, r6
 8001f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f44:	4e2e      	ldr	r6, [pc, #184]	; (8002000 <_malloc_r+0xe4>)
 8001f46:	f000 fe3d 	bl	8002bc4 <__malloc_lock>
 8001f4a:	6833      	ldr	r3, [r6, #0]
 8001f4c:	461c      	mov	r4, r3
 8001f4e:	bb34      	cbnz	r4, 8001f9e <_malloc_r+0x82>
 8001f50:	4629      	mov	r1, r5
 8001f52:	4638      	mov	r0, r7
 8001f54:	f7ff ffc2 	bl	8001edc <sbrk_aligned>
 8001f58:	1c43      	adds	r3, r0, #1
 8001f5a:	4604      	mov	r4, r0
 8001f5c:	d14d      	bne.n	8001ffa <_malloc_r+0xde>
 8001f5e:	6834      	ldr	r4, [r6, #0]
 8001f60:	4626      	mov	r6, r4
 8001f62:	2e00      	cmp	r6, #0
 8001f64:	d140      	bne.n	8001fe8 <_malloc_r+0xcc>
 8001f66:	6823      	ldr	r3, [r4, #0]
 8001f68:	4631      	mov	r1, r6
 8001f6a:	4638      	mov	r0, r7
 8001f6c:	eb04 0803 	add.w	r8, r4, r3
 8001f70:	f000 fb34 	bl	80025dc <_sbrk_r>
 8001f74:	4580      	cmp	r8, r0
 8001f76:	d13a      	bne.n	8001fee <_malloc_r+0xd2>
 8001f78:	6821      	ldr	r1, [r4, #0]
 8001f7a:	3503      	adds	r5, #3
 8001f7c:	1a6d      	subs	r5, r5, r1
 8001f7e:	f025 0503 	bic.w	r5, r5, #3
 8001f82:	3508      	adds	r5, #8
 8001f84:	2d0c      	cmp	r5, #12
 8001f86:	bf38      	it	cc
 8001f88:	250c      	movcc	r5, #12
 8001f8a:	4629      	mov	r1, r5
 8001f8c:	4638      	mov	r0, r7
 8001f8e:	f7ff ffa5 	bl	8001edc <sbrk_aligned>
 8001f92:	3001      	adds	r0, #1
 8001f94:	d02b      	beq.n	8001fee <_malloc_r+0xd2>
 8001f96:	6823      	ldr	r3, [r4, #0]
 8001f98:	442b      	add	r3, r5
 8001f9a:	6023      	str	r3, [r4, #0]
 8001f9c:	e00e      	b.n	8001fbc <_malloc_r+0xa0>
 8001f9e:	6822      	ldr	r2, [r4, #0]
 8001fa0:	1b52      	subs	r2, r2, r5
 8001fa2:	d41e      	bmi.n	8001fe2 <_malloc_r+0xc6>
 8001fa4:	2a0b      	cmp	r2, #11
 8001fa6:	d916      	bls.n	8001fd6 <_malloc_r+0xba>
 8001fa8:	1961      	adds	r1, r4, r5
 8001faa:	42a3      	cmp	r3, r4
 8001fac:	6025      	str	r5, [r4, #0]
 8001fae:	bf18      	it	ne
 8001fb0:	6059      	strne	r1, [r3, #4]
 8001fb2:	6863      	ldr	r3, [r4, #4]
 8001fb4:	bf08      	it	eq
 8001fb6:	6031      	streq	r1, [r6, #0]
 8001fb8:	5162      	str	r2, [r4, r5]
 8001fba:	604b      	str	r3, [r1, #4]
 8001fbc:	4638      	mov	r0, r7
 8001fbe:	f104 060b 	add.w	r6, r4, #11
 8001fc2:	f000 fe05 	bl	8002bd0 <__malloc_unlock>
 8001fc6:	f026 0607 	bic.w	r6, r6, #7
 8001fca:	1d23      	adds	r3, r4, #4
 8001fcc:	1af2      	subs	r2, r6, r3
 8001fce:	d0b6      	beq.n	8001f3e <_malloc_r+0x22>
 8001fd0:	1b9b      	subs	r3, r3, r6
 8001fd2:	50a3      	str	r3, [r4, r2]
 8001fd4:	e7b3      	b.n	8001f3e <_malloc_r+0x22>
 8001fd6:	6862      	ldr	r2, [r4, #4]
 8001fd8:	42a3      	cmp	r3, r4
 8001fda:	bf0c      	ite	eq
 8001fdc:	6032      	streq	r2, [r6, #0]
 8001fde:	605a      	strne	r2, [r3, #4]
 8001fe0:	e7ec      	b.n	8001fbc <_malloc_r+0xa0>
 8001fe2:	4623      	mov	r3, r4
 8001fe4:	6864      	ldr	r4, [r4, #4]
 8001fe6:	e7b2      	b.n	8001f4e <_malloc_r+0x32>
 8001fe8:	4634      	mov	r4, r6
 8001fea:	6876      	ldr	r6, [r6, #4]
 8001fec:	e7b9      	b.n	8001f62 <_malloc_r+0x46>
 8001fee:	230c      	movs	r3, #12
 8001ff0:	603b      	str	r3, [r7, #0]
 8001ff2:	4638      	mov	r0, r7
 8001ff4:	f000 fdec 	bl	8002bd0 <__malloc_unlock>
 8001ff8:	e7a1      	b.n	8001f3e <_malloc_r+0x22>
 8001ffa:	6025      	str	r5, [r4, #0]
 8001ffc:	e7de      	b.n	8001fbc <_malloc_r+0xa0>
 8001ffe:	bf00      	nop
 8002000:	20000134 	.word	0x20000134

08002004 <__sfputc_r>:
 8002004:	6893      	ldr	r3, [r2, #8]
 8002006:	3b01      	subs	r3, #1
 8002008:	2b00      	cmp	r3, #0
 800200a:	b410      	push	{r4}
 800200c:	6093      	str	r3, [r2, #8]
 800200e:	da07      	bge.n	8002020 <__sfputc_r+0x1c>
 8002010:	6994      	ldr	r4, [r2, #24]
 8002012:	42a3      	cmp	r3, r4
 8002014:	db01      	blt.n	800201a <__sfputc_r+0x16>
 8002016:	290a      	cmp	r1, #10
 8002018:	d102      	bne.n	8002020 <__sfputc_r+0x1c>
 800201a:	bc10      	pop	{r4}
 800201c:	f000 baee 	b.w	80025fc <__swbuf_r>
 8002020:	6813      	ldr	r3, [r2, #0]
 8002022:	1c58      	adds	r0, r3, #1
 8002024:	6010      	str	r0, [r2, #0]
 8002026:	7019      	strb	r1, [r3, #0]
 8002028:	4608      	mov	r0, r1
 800202a:	bc10      	pop	{r4}
 800202c:	4770      	bx	lr

0800202e <__sfputs_r>:
 800202e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002030:	4606      	mov	r6, r0
 8002032:	460f      	mov	r7, r1
 8002034:	4614      	mov	r4, r2
 8002036:	18d5      	adds	r5, r2, r3
 8002038:	42ac      	cmp	r4, r5
 800203a:	d101      	bne.n	8002040 <__sfputs_r+0x12>
 800203c:	2000      	movs	r0, #0
 800203e:	e007      	b.n	8002050 <__sfputs_r+0x22>
 8002040:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002044:	463a      	mov	r2, r7
 8002046:	4630      	mov	r0, r6
 8002048:	f7ff ffdc 	bl	8002004 <__sfputc_r>
 800204c:	1c43      	adds	r3, r0, #1
 800204e:	d1f3      	bne.n	8002038 <__sfputs_r+0xa>
 8002050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002054 <_vfiprintf_r>:
 8002054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002058:	460d      	mov	r5, r1
 800205a:	b09d      	sub	sp, #116	; 0x74
 800205c:	4614      	mov	r4, r2
 800205e:	4698      	mov	r8, r3
 8002060:	4606      	mov	r6, r0
 8002062:	b118      	cbz	r0, 800206c <_vfiprintf_r+0x18>
 8002064:	6983      	ldr	r3, [r0, #24]
 8002066:	b90b      	cbnz	r3, 800206c <_vfiprintf_r+0x18>
 8002068:	f000 fca6 	bl	80029b8 <__sinit>
 800206c:	4b89      	ldr	r3, [pc, #548]	; (8002294 <_vfiprintf_r+0x240>)
 800206e:	429d      	cmp	r5, r3
 8002070:	d11b      	bne.n	80020aa <_vfiprintf_r+0x56>
 8002072:	6875      	ldr	r5, [r6, #4]
 8002074:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002076:	07d9      	lsls	r1, r3, #31
 8002078:	d405      	bmi.n	8002086 <_vfiprintf_r+0x32>
 800207a:	89ab      	ldrh	r3, [r5, #12]
 800207c:	059a      	lsls	r2, r3, #22
 800207e:	d402      	bmi.n	8002086 <_vfiprintf_r+0x32>
 8002080:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002082:	f000 fd37 	bl	8002af4 <__retarget_lock_acquire_recursive>
 8002086:	89ab      	ldrh	r3, [r5, #12]
 8002088:	071b      	lsls	r3, r3, #28
 800208a:	d501      	bpl.n	8002090 <_vfiprintf_r+0x3c>
 800208c:	692b      	ldr	r3, [r5, #16]
 800208e:	b9eb      	cbnz	r3, 80020cc <_vfiprintf_r+0x78>
 8002090:	4629      	mov	r1, r5
 8002092:	4630      	mov	r0, r6
 8002094:	f000 fb04 	bl	80026a0 <__swsetup_r>
 8002098:	b1c0      	cbz	r0, 80020cc <_vfiprintf_r+0x78>
 800209a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800209c:	07dc      	lsls	r4, r3, #31
 800209e:	d50e      	bpl.n	80020be <_vfiprintf_r+0x6a>
 80020a0:	f04f 30ff 	mov.w	r0, #4294967295
 80020a4:	b01d      	add	sp, #116	; 0x74
 80020a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80020aa:	4b7b      	ldr	r3, [pc, #492]	; (8002298 <_vfiprintf_r+0x244>)
 80020ac:	429d      	cmp	r5, r3
 80020ae:	d101      	bne.n	80020b4 <_vfiprintf_r+0x60>
 80020b0:	68b5      	ldr	r5, [r6, #8]
 80020b2:	e7df      	b.n	8002074 <_vfiprintf_r+0x20>
 80020b4:	4b79      	ldr	r3, [pc, #484]	; (800229c <_vfiprintf_r+0x248>)
 80020b6:	429d      	cmp	r5, r3
 80020b8:	bf08      	it	eq
 80020ba:	68f5      	ldreq	r5, [r6, #12]
 80020bc:	e7da      	b.n	8002074 <_vfiprintf_r+0x20>
 80020be:	89ab      	ldrh	r3, [r5, #12]
 80020c0:	0598      	lsls	r0, r3, #22
 80020c2:	d4ed      	bmi.n	80020a0 <_vfiprintf_r+0x4c>
 80020c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80020c6:	f000 fd16 	bl	8002af6 <__retarget_lock_release_recursive>
 80020ca:	e7e9      	b.n	80020a0 <_vfiprintf_r+0x4c>
 80020cc:	2300      	movs	r3, #0
 80020ce:	9309      	str	r3, [sp, #36]	; 0x24
 80020d0:	2320      	movs	r3, #32
 80020d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80020d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80020da:	2330      	movs	r3, #48	; 0x30
 80020dc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80022a0 <_vfiprintf_r+0x24c>
 80020e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80020e4:	f04f 0901 	mov.w	r9, #1
 80020e8:	4623      	mov	r3, r4
 80020ea:	469a      	mov	sl, r3
 80020ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80020f0:	b10a      	cbz	r2, 80020f6 <_vfiprintf_r+0xa2>
 80020f2:	2a25      	cmp	r2, #37	; 0x25
 80020f4:	d1f9      	bne.n	80020ea <_vfiprintf_r+0x96>
 80020f6:	ebba 0b04 	subs.w	fp, sl, r4
 80020fa:	d00b      	beq.n	8002114 <_vfiprintf_r+0xc0>
 80020fc:	465b      	mov	r3, fp
 80020fe:	4622      	mov	r2, r4
 8002100:	4629      	mov	r1, r5
 8002102:	4630      	mov	r0, r6
 8002104:	f7ff ff93 	bl	800202e <__sfputs_r>
 8002108:	3001      	adds	r0, #1
 800210a:	f000 80aa 	beq.w	8002262 <_vfiprintf_r+0x20e>
 800210e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002110:	445a      	add	r2, fp
 8002112:	9209      	str	r2, [sp, #36]	; 0x24
 8002114:	f89a 3000 	ldrb.w	r3, [sl]
 8002118:	2b00      	cmp	r3, #0
 800211a:	f000 80a2 	beq.w	8002262 <_vfiprintf_r+0x20e>
 800211e:	2300      	movs	r3, #0
 8002120:	f04f 32ff 	mov.w	r2, #4294967295
 8002124:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002128:	f10a 0a01 	add.w	sl, sl, #1
 800212c:	9304      	str	r3, [sp, #16]
 800212e:	9307      	str	r3, [sp, #28]
 8002130:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002134:	931a      	str	r3, [sp, #104]	; 0x68
 8002136:	4654      	mov	r4, sl
 8002138:	2205      	movs	r2, #5
 800213a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800213e:	4858      	ldr	r0, [pc, #352]	; (80022a0 <_vfiprintf_r+0x24c>)
 8002140:	f7fe f856 	bl	80001f0 <memchr>
 8002144:	9a04      	ldr	r2, [sp, #16]
 8002146:	b9d8      	cbnz	r0, 8002180 <_vfiprintf_r+0x12c>
 8002148:	06d1      	lsls	r1, r2, #27
 800214a:	bf44      	itt	mi
 800214c:	2320      	movmi	r3, #32
 800214e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002152:	0713      	lsls	r3, r2, #28
 8002154:	bf44      	itt	mi
 8002156:	232b      	movmi	r3, #43	; 0x2b
 8002158:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800215c:	f89a 3000 	ldrb.w	r3, [sl]
 8002160:	2b2a      	cmp	r3, #42	; 0x2a
 8002162:	d015      	beq.n	8002190 <_vfiprintf_r+0x13c>
 8002164:	9a07      	ldr	r2, [sp, #28]
 8002166:	4654      	mov	r4, sl
 8002168:	2000      	movs	r0, #0
 800216a:	f04f 0c0a 	mov.w	ip, #10
 800216e:	4621      	mov	r1, r4
 8002170:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002174:	3b30      	subs	r3, #48	; 0x30
 8002176:	2b09      	cmp	r3, #9
 8002178:	d94e      	bls.n	8002218 <_vfiprintf_r+0x1c4>
 800217a:	b1b0      	cbz	r0, 80021aa <_vfiprintf_r+0x156>
 800217c:	9207      	str	r2, [sp, #28]
 800217e:	e014      	b.n	80021aa <_vfiprintf_r+0x156>
 8002180:	eba0 0308 	sub.w	r3, r0, r8
 8002184:	fa09 f303 	lsl.w	r3, r9, r3
 8002188:	4313      	orrs	r3, r2
 800218a:	9304      	str	r3, [sp, #16]
 800218c:	46a2      	mov	sl, r4
 800218e:	e7d2      	b.n	8002136 <_vfiprintf_r+0xe2>
 8002190:	9b03      	ldr	r3, [sp, #12]
 8002192:	1d19      	adds	r1, r3, #4
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	9103      	str	r1, [sp, #12]
 8002198:	2b00      	cmp	r3, #0
 800219a:	bfbb      	ittet	lt
 800219c:	425b      	neglt	r3, r3
 800219e:	f042 0202 	orrlt.w	r2, r2, #2
 80021a2:	9307      	strge	r3, [sp, #28]
 80021a4:	9307      	strlt	r3, [sp, #28]
 80021a6:	bfb8      	it	lt
 80021a8:	9204      	strlt	r2, [sp, #16]
 80021aa:	7823      	ldrb	r3, [r4, #0]
 80021ac:	2b2e      	cmp	r3, #46	; 0x2e
 80021ae:	d10c      	bne.n	80021ca <_vfiprintf_r+0x176>
 80021b0:	7863      	ldrb	r3, [r4, #1]
 80021b2:	2b2a      	cmp	r3, #42	; 0x2a
 80021b4:	d135      	bne.n	8002222 <_vfiprintf_r+0x1ce>
 80021b6:	9b03      	ldr	r3, [sp, #12]
 80021b8:	1d1a      	adds	r2, r3, #4
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	9203      	str	r2, [sp, #12]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	bfb8      	it	lt
 80021c2:	f04f 33ff 	movlt.w	r3, #4294967295
 80021c6:	3402      	adds	r4, #2
 80021c8:	9305      	str	r3, [sp, #20]
 80021ca:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80022a4 <_vfiprintf_r+0x250>
 80021ce:	7821      	ldrb	r1, [r4, #0]
 80021d0:	2203      	movs	r2, #3
 80021d2:	4650      	mov	r0, sl
 80021d4:	f7fe f80c 	bl	80001f0 <memchr>
 80021d8:	b140      	cbz	r0, 80021ec <_vfiprintf_r+0x198>
 80021da:	2340      	movs	r3, #64	; 0x40
 80021dc:	eba0 000a 	sub.w	r0, r0, sl
 80021e0:	fa03 f000 	lsl.w	r0, r3, r0
 80021e4:	9b04      	ldr	r3, [sp, #16]
 80021e6:	4303      	orrs	r3, r0
 80021e8:	3401      	adds	r4, #1
 80021ea:	9304      	str	r3, [sp, #16]
 80021ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80021f0:	482d      	ldr	r0, [pc, #180]	; (80022a8 <_vfiprintf_r+0x254>)
 80021f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80021f6:	2206      	movs	r2, #6
 80021f8:	f7fd fffa 	bl	80001f0 <memchr>
 80021fc:	2800      	cmp	r0, #0
 80021fe:	d03f      	beq.n	8002280 <_vfiprintf_r+0x22c>
 8002200:	4b2a      	ldr	r3, [pc, #168]	; (80022ac <_vfiprintf_r+0x258>)
 8002202:	bb1b      	cbnz	r3, 800224c <_vfiprintf_r+0x1f8>
 8002204:	9b03      	ldr	r3, [sp, #12]
 8002206:	3307      	adds	r3, #7
 8002208:	f023 0307 	bic.w	r3, r3, #7
 800220c:	3308      	adds	r3, #8
 800220e:	9303      	str	r3, [sp, #12]
 8002210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002212:	443b      	add	r3, r7
 8002214:	9309      	str	r3, [sp, #36]	; 0x24
 8002216:	e767      	b.n	80020e8 <_vfiprintf_r+0x94>
 8002218:	fb0c 3202 	mla	r2, ip, r2, r3
 800221c:	460c      	mov	r4, r1
 800221e:	2001      	movs	r0, #1
 8002220:	e7a5      	b.n	800216e <_vfiprintf_r+0x11a>
 8002222:	2300      	movs	r3, #0
 8002224:	3401      	adds	r4, #1
 8002226:	9305      	str	r3, [sp, #20]
 8002228:	4619      	mov	r1, r3
 800222a:	f04f 0c0a 	mov.w	ip, #10
 800222e:	4620      	mov	r0, r4
 8002230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002234:	3a30      	subs	r2, #48	; 0x30
 8002236:	2a09      	cmp	r2, #9
 8002238:	d903      	bls.n	8002242 <_vfiprintf_r+0x1ee>
 800223a:	2b00      	cmp	r3, #0
 800223c:	d0c5      	beq.n	80021ca <_vfiprintf_r+0x176>
 800223e:	9105      	str	r1, [sp, #20]
 8002240:	e7c3      	b.n	80021ca <_vfiprintf_r+0x176>
 8002242:	fb0c 2101 	mla	r1, ip, r1, r2
 8002246:	4604      	mov	r4, r0
 8002248:	2301      	movs	r3, #1
 800224a:	e7f0      	b.n	800222e <_vfiprintf_r+0x1da>
 800224c:	ab03      	add	r3, sp, #12
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	462a      	mov	r2, r5
 8002252:	4b17      	ldr	r3, [pc, #92]	; (80022b0 <_vfiprintf_r+0x25c>)
 8002254:	a904      	add	r1, sp, #16
 8002256:	4630      	mov	r0, r6
 8002258:	f3af 8000 	nop.w
 800225c:	4607      	mov	r7, r0
 800225e:	1c78      	adds	r0, r7, #1
 8002260:	d1d6      	bne.n	8002210 <_vfiprintf_r+0x1bc>
 8002262:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002264:	07d9      	lsls	r1, r3, #31
 8002266:	d405      	bmi.n	8002274 <_vfiprintf_r+0x220>
 8002268:	89ab      	ldrh	r3, [r5, #12]
 800226a:	059a      	lsls	r2, r3, #22
 800226c:	d402      	bmi.n	8002274 <_vfiprintf_r+0x220>
 800226e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002270:	f000 fc41 	bl	8002af6 <__retarget_lock_release_recursive>
 8002274:	89ab      	ldrh	r3, [r5, #12]
 8002276:	065b      	lsls	r3, r3, #25
 8002278:	f53f af12 	bmi.w	80020a0 <_vfiprintf_r+0x4c>
 800227c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800227e:	e711      	b.n	80020a4 <_vfiprintf_r+0x50>
 8002280:	ab03      	add	r3, sp, #12
 8002282:	9300      	str	r3, [sp, #0]
 8002284:	462a      	mov	r2, r5
 8002286:	4b0a      	ldr	r3, [pc, #40]	; (80022b0 <_vfiprintf_r+0x25c>)
 8002288:	a904      	add	r1, sp, #16
 800228a:	4630      	mov	r0, r6
 800228c:	f000 f880 	bl	8002390 <_printf_i>
 8002290:	e7e4      	b.n	800225c <_vfiprintf_r+0x208>
 8002292:	bf00      	nop
 8002294:	08002edc 	.word	0x08002edc
 8002298:	08002efc 	.word	0x08002efc
 800229c:	08002ebc 	.word	0x08002ebc
 80022a0:	08002e86 	.word	0x08002e86
 80022a4:	08002e8c 	.word	0x08002e8c
 80022a8:	08002e90 	.word	0x08002e90
 80022ac:	00000000 	.word	0x00000000
 80022b0:	0800202f 	.word	0x0800202f

080022b4 <_printf_common>:
 80022b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80022b8:	4616      	mov	r6, r2
 80022ba:	4699      	mov	r9, r3
 80022bc:	688a      	ldr	r2, [r1, #8]
 80022be:	690b      	ldr	r3, [r1, #16]
 80022c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80022c4:	4293      	cmp	r3, r2
 80022c6:	bfb8      	it	lt
 80022c8:	4613      	movlt	r3, r2
 80022ca:	6033      	str	r3, [r6, #0]
 80022cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80022d0:	4607      	mov	r7, r0
 80022d2:	460c      	mov	r4, r1
 80022d4:	b10a      	cbz	r2, 80022da <_printf_common+0x26>
 80022d6:	3301      	adds	r3, #1
 80022d8:	6033      	str	r3, [r6, #0]
 80022da:	6823      	ldr	r3, [r4, #0]
 80022dc:	0699      	lsls	r1, r3, #26
 80022de:	bf42      	ittt	mi
 80022e0:	6833      	ldrmi	r3, [r6, #0]
 80022e2:	3302      	addmi	r3, #2
 80022e4:	6033      	strmi	r3, [r6, #0]
 80022e6:	6825      	ldr	r5, [r4, #0]
 80022e8:	f015 0506 	ands.w	r5, r5, #6
 80022ec:	d106      	bne.n	80022fc <_printf_common+0x48>
 80022ee:	f104 0a19 	add.w	sl, r4, #25
 80022f2:	68e3      	ldr	r3, [r4, #12]
 80022f4:	6832      	ldr	r2, [r6, #0]
 80022f6:	1a9b      	subs	r3, r3, r2
 80022f8:	42ab      	cmp	r3, r5
 80022fa:	dc26      	bgt.n	800234a <_printf_common+0x96>
 80022fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002300:	1e13      	subs	r3, r2, #0
 8002302:	6822      	ldr	r2, [r4, #0]
 8002304:	bf18      	it	ne
 8002306:	2301      	movne	r3, #1
 8002308:	0692      	lsls	r2, r2, #26
 800230a:	d42b      	bmi.n	8002364 <_printf_common+0xb0>
 800230c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002310:	4649      	mov	r1, r9
 8002312:	4638      	mov	r0, r7
 8002314:	47c0      	blx	r8
 8002316:	3001      	adds	r0, #1
 8002318:	d01e      	beq.n	8002358 <_printf_common+0xa4>
 800231a:	6823      	ldr	r3, [r4, #0]
 800231c:	68e5      	ldr	r5, [r4, #12]
 800231e:	6832      	ldr	r2, [r6, #0]
 8002320:	f003 0306 	and.w	r3, r3, #6
 8002324:	2b04      	cmp	r3, #4
 8002326:	bf08      	it	eq
 8002328:	1aad      	subeq	r5, r5, r2
 800232a:	68a3      	ldr	r3, [r4, #8]
 800232c:	6922      	ldr	r2, [r4, #16]
 800232e:	bf0c      	ite	eq
 8002330:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002334:	2500      	movne	r5, #0
 8002336:	4293      	cmp	r3, r2
 8002338:	bfc4      	itt	gt
 800233a:	1a9b      	subgt	r3, r3, r2
 800233c:	18ed      	addgt	r5, r5, r3
 800233e:	2600      	movs	r6, #0
 8002340:	341a      	adds	r4, #26
 8002342:	42b5      	cmp	r5, r6
 8002344:	d11a      	bne.n	800237c <_printf_common+0xc8>
 8002346:	2000      	movs	r0, #0
 8002348:	e008      	b.n	800235c <_printf_common+0xa8>
 800234a:	2301      	movs	r3, #1
 800234c:	4652      	mov	r2, sl
 800234e:	4649      	mov	r1, r9
 8002350:	4638      	mov	r0, r7
 8002352:	47c0      	blx	r8
 8002354:	3001      	adds	r0, #1
 8002356:	d103      	bne.n	8002360 <_printf_common+0xac>
 8002358:	f04f 30ff 	mov.w	r0, #4294967295
 800235c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002360:	3501      	adds	r5, #1
 8002362:	e7c6      	b.n	80022f2 <_printf_common+0x3e>
 8002364:	18e1      	adds	r1, r4, r3
 8002366:	1c5a      	adds	r2, r3, #1
 8002368:	2030      	movs	r0, #48	; 0x30
 800236a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800236e:	4422      	add	r2, r4
 8002370:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002374:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002378:	3302      	adds	r3, #2
 800237a:	e7c7      	b.n	800230c <_printf_common+0x58>
 800237c:	2301      	movs	r3, #1
 800237e:	4622      	mov	r2, r4
 8002380:	4649      	mov	r1, r9
 8002382:	4638      	mov	r0, r7
 8002384:	47c0      	blx	r8
 8002386:	3001      	adds	r0, #1
 8002388:	d0e6      	beq.n	8002358 <_printf_common+0xa4>
 800238a:	3601      	adds	r6, #1
 800238c:	e7d9      	b.n	8002342 <_printf_common+0x8e>
	...

08002390 <_printf_i>:
 8002390:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002394:	7e0f      	ldrb	r7, [r1, #24]
 8002396:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002398:	2f78      	cmp	r7, #120	; 0x78
 800239a:	4691      	mov	r9, r2
 800239c:	4680      	mov	r8, r0
 800239e:	460c      	mov	r4, r1
 80023a0:	469a      	mov	sl, r3
 80023a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80023a6:	d807      	bhi.n	80023b8 <_printf_i+0x28>
 80023a8:	2f62      	cmp	r7, #98	; 0x62
 80023aa:	d80a      	bhi.n	80023c2 <_printf_i+0x32>
 80023ac:	2f00      	cmp	r7, #0
 80023ae:	f000 80d8 	beq.w	8002562 <_printf_i+0x1d2>
 80023b2:	2f58      	cmp	r7, #88	; 0x58
 80023b4:	f000 80a3 	beq.w	80024fe <_printf_i+0x16e>
 80023b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80023bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80023c0:	e03a      	b.n	8002438 <_printf_i+0xa8>
 80023c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80023c6:	2b15      	cmp	r3, #21
 80023c8:	d8f6      	bhi.n	80023b8 <_printf_i+0x28>
 80023ca:	a101      	add	r1, pc, #4	; (adr r1, 80023d0 <_printf_i+0x40>)
 80023cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80023d0:	08002429 	.word	0x08002429
 80023d4:	0800243d 	.word	0x0800243d
 80023d8:	080023b9 	.word	0x080023b9
 80023dc:	080023b9 	.word	0x080023b9
 80023e0:	080023b9 	.word	0x080023b9
 80023e4:	080023b9 	.word	0x080023b9
 80023e8:	0800243d 	.word	0x0800243d
 80023ec:	080023b9 	.word	0x080023b9
 80023f0:	080023b9 	.word	0x080023b9
 80023f4:	080023b9 	.word	0x080023b9
 80023f8:	080023b9 	.word	0x080023b9
 80023fc:	08002549 	.word	0x08002549
 8002400:	0800246d 	.word	0x0800246d
 8002404:	0800252b 	.word	0x0800252b
 8002408:	080023b9 	.word	0x080023b9
 800240c:	080023b9 	.word	0x080023b9
 8002410:	0800256b 	.word	0x0800256b
 8002414:	080023b9 	.word	0x080023b9
 8002418:	0800246d 	.word	0x0800246d
 800241c:	080023b9 	.word	0x080023b9
 8002420:	080023b9 	.word	0x080023b9
 8002424:	08002533 	.word	0x08002533
 8002428:	682b      	ldr	r3, [r5, #0]
 800242a:	1d1a      	adds	r2, r3, #4
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	602a      	str	r2, [r5, #0]
 8002430:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002434:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002438:	2301      	movs	r3, #1
 800243a:	e0a3      	b.n	8002584 <_printf_i+0x1f4>
 800243c:	6820      	ldr	r0, [r4, #0]
 800243e:	6829      	ldr	r1, [r5, #0]
 8002440:	0606      	lsls	r6, r0, #24
 8002442:	f101 0304 	add.w	r3, r1, #4
 8002446:	d50a      	bpl.n	800245e <_printf_i+0xce>
 8002448:	680e      	ldr	r6, [r1, #0]
 800244a:	602b      	str	r3, [r5, #0]
 800244c:	2e00      	cmp	r6, #0
 800244e:	da03      	bge.n	8002458 <_printf_i+0xc8>
 8002450:	232d      	movs	r3, #45	; 0x2d
 8002452:	4276      	negs	r6, r6
 8002454:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002458:	485e      	ldr	r0, [pc, #376]	; (80025d4 <_printf_i+0x244>)
 800245a:	230a      	movs	r3, #10
 800245c:	e019      	b.n	8002492 <_printf_i+0x102>
 800245e:	680e      	ldr	r6, [r1, #0]
 8002460:	602b      	str	r3, [r5, #0]
 8002462:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002466:	bf18      	it	ne
 8002468:	b236      	sxthne	r6, r6
 800246a:	e7ef      	b.n	800244c <_printf_i+0xbc>
 800246c:	682b      	ldr	r3, [r5, #0]
 800246e:	6820      	ldr	r0, [r4, #0]
 8002470:	1d19      	adds	r1, r3, #4
 8002472:	6029      	str	r1, [r5, #0]
 8002474:	0601      	lsls	r1, r0, #24
 8002476:	d501      	bpl.n	800247c <_printf_i+0xec>
 8002478:	681e      	ldr	r6, [r3, #0]
 800247a:	e002      	b.n	8002482 <_printf_i+0xf2>
 800247c:	0646      	lsls	r6, r0, #25
 800247e:	d5fb      	bpl.n	8002478 <_printf_i+0xe8>
 8002480:	881e      	ldrh	r6, [r3, #0]
 8002482:	4854      	ldr	r0, [pc, #336]	; (80025d4 <_printf_i+0x244>)
 8002484:	2f6f      	cmp	r7, #111	; 0x6f
 8002486:	bf0c      	ite	eq
 8002488:	2308      	moveq	r3, #8
 800248a:	230a      	movne	r3, #10
 800248c:	2100      	movs	r1, #0
 800248e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002492:	6865      	ldr	r5, [r4, #4]
 8002494:	60a5      	str	r5, [r4, #8]
 8002496:	2d00      	cmp	r5, #0
 8002498:	bfa2      	ittt	ge
 800249a:	6821      	ldrge	r1, [r4, #0]
 800249c:	f021 0104 	bicge.w	r1, r1, #4
 80024a0:	6021      	strge	r1, [r4, #0]
 80024a2:	b90e      	cbnz	r6, 80024a8 <_printf_i+0x118>
 80024a4:	2d00      	cmp	r5, #0
 80024a6:	d04d      	beq.n	8002544 <_printf_i+0x1b4>
 80024a8:	4615      	mov	r5, r2
 80024aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80024ae:	fb03 6711 	mls	r7, r3, r1, r6
 80024b2:	5dc7      	ldrb	r7, [r0, r7]
 80024b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80024b8:	4637      	mov	r7, r6
 80024ba:	42bb      	cmp	r3, r7
 80024bc:	460e      	mov	r6, r1
 80024be:	d9f4      	bls.n	80024aa <_printf_i+0x11a>
 80024c0:	2b08      	cmp	r3, #8
 80024c2:	d10b      	bne.n	80024dc <_printf_i+0x14c>
 80024c4:	6823      	ldr	r3, [r4, #0]
 80024c6:	07de      	lsls	r6, r3, #31
 80024c8:	d508      	bpl.n	80024dc <_printf_i+0x14c>
 80024ca:	6923      	ldr	r3, [r4, #16]
 80024cc:	6861      	ldr	r1, [r4, #4]
 80024ce:	4299      	cmp	r1, r3
 80024d0:	bfde      	ittt	le
 80024d2:	2330      	movle	r3, #48	; 0x30
 80024d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80024d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80024dc:	1b52      	subs	r2, r2, r5
 80024de:	6122      	str	r2, [r4, #16]
 80024e0:	f8cd a000 	str.w	sl, [sp]
 80024e4:	464b      	mov	r3, r9
 80024e6:	aa03      	add	r2, sp, #12
 80024e8:	4621      	mov	r1, r4
 80024ea:	4640      	mov	r0, r8
 80024ec:	f7ff fee2 	bl	80022b4 <_printf_common>
 80024f0:	3001      	adds	r0, #1
 80024f2:	d14c      	bne.n	800258e <_printf_i+0x1fe>
 80024f4:	f04f 30ff 	mov.w	r0, #4294967295
 80024f8:	b004      	add	sp, #16
 80024fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024fe:	4835      	ldr	r0, [pc, #212]	; (80025d4 <_printf_i+0x244>)
 8002500:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002504:	6829      	ldr	r1, [r5, #0]
 8002506:	6823      	ldr	r3, [r4, #0]
 8002508:	f851 6b04 	ldr.w	r6, [r1], #4
 800250c:	6029      	str	r1, [r5, #0]
 800250e:	061d      	lsls	r5, r3, #24
 8002510:	d514      	bpl.n	800253c <_printf_i+0x1ac>
 8002512:	07df      	lsls	r7, r3, #31
 8002514:	bf44      	itt	mi
 8002516:	f043 0320 	orrmi.w	r3, r3, #32
 800251a:	6023      	strmi	r3, [r4, #0]
 800251c:	b91e      	cbnz	r6, 8002526 <_printf_i+0x196>
 800251e:	6823      	ldr	r3, [r4, #0]
 8002520:	f023 0320 	bic.w	r3, r3, #32
 8002524:	6023      	str	r3, [r4, #0]
 8002526:	2310      	movs	r3, #16
 8002528:	e7b0      	b.n	800248c <_printf_i+0xfc>
 800252a:	6823      	ldr	r3, [r4, #0]
 800252c:	f043 0320 	orr.w	r3, r3, #32
 8002530:	6023      	str	r3, [r4, #0]
 8002532:	2378      	movs	r3, #120	; 0x78
 8002534:	4828      	ldr	r0, [pc, #160]	; (80025d8 <_printf_i+0x248>)
 8002536:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800253a:	e7e3      	b.n	8002504 <_printf_i+0x174>
 800253c:	0659      	lsls	r1, r3, #25
 800253e:	bf48      	it	mi
 8002540:	b2b6      	uxthmi	r6, r6
 8002542:	e7e6      	b.n	8002512 <_printf_i+0x182>
 8002544:	4615      	mov	r5, r2
 8002546:	e7bb      	b.n	80024c0 <_printf_i+0x130>
 8002548:	682b      	ldr	r3, [r5, #0]
 800254a:	6826      	ldr	r6, [r4, #0]
 800254c:	6961      	ldr	r1, [r4, #20]
 800254e:	1d18      	adds	r0, r3, #4
 8002550:	6028      	str	r0, [r5, #0]
 8002552:	0635      	lsls	r5, r6, #24
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	d501      	bpl.n	800255c <_printf_i+0x1cc>
 8002558:	6019      	str	r1, [r3, #0]
 800255a:	e002      	b.n	8002562 <_printf_i+0x1d2>
 800255c:	0670      	lsls	r0, r6, #25
 800255e:	d5fb      	bpl.n	8002558 <_printf_i+0x1c8>
 8002560:	8019      	strh	r1, [r3, #0]
 8002562:	2300      	movs	r3, #0
 8002564:	6123      	str	r3, [r4, #16]
 8002566:	4615      	mov	r5, r2
 8002568:	e7ba      	b.n	80024e0 <_printf_i+0x150>
 800256a:	682b      	ldr	r3, [r5, #0]
 800256c:	1d1a      	adds	r2, r3, #4
 800256e:	602a      	str	r2, [r5, #0]
 8002570:	681d      	ldr	r5, [r3, #0]
 8002572:	6862      	ldr	r2, [r4, #4]
 8002574:	2100      	movs	r1, #0
 8002576:	4628      	mov	r0, r5
 8002578:	f7fd fe3a 	bl	80001f0 <memchr>
 800257c:	b108      	cbz	r0, 8002582 <_printf_i+0x1f2>
 800257e:	1b40      	subs	r0, r0, r5
 8002580:	6060      	str	r0, [r4, #4]
 8002582:	6863      	ldr	r3, [r4, #4]
 8002584:	6123      	str	r3, [r4, #16]
 8002586:	2300      	movs	r3, #0
 8002588:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800258c:	e7a8      	b.n	80024e0 <_printf_i+0x150>
 800258e:	6923      	ldr	r3, [r4, #16]
 8002590:	462a      	mov	r2, r5
 8002592:	4649      	mov	r1, r9
 8002594:	4640      	mov	r0, r8
 8002596:	47d0      	blx	sl
 8002598:	3001      	adds	r0, #1
 800259a:	d0ab      	beq.n	80024f4 <_printf_i+0x164>
 800259c:	6823      	ldr	r3, [r4, #0]
 800259e:	079b      	lsls	r3, r3, #30
 80025a0:	d413      	bmi.n	80025ca <_printf_i+0x23a>
 80025a2:	68e0      	ldr	r0, [r4, #12]
 80025a4:	9b03      	ldr	r3, [sp, #12]
 80025a6:	4298      	cmp	r0, r3
 80025a8:	bfb8      	it	lt
 80025aa:	4618      	movlt	r0, r3
 80025ac:	e7a4      	b.n	80024f8 <_printf_i+0x168>
 80025ae:	2301      	movs	r3, #1
 80025b0:	4632      	mov	r2, r6
 80025b2:	4649      	mov	r1, r9
 80025b4:	4640      	mov	r0, r8
 80025b6:	47d0      	blx	sl
 80025b8:	3001      	adds	r0, #1
 80025ba:	d09b      	beq.n	80024f4 <_printf_i+0x164>
 80025bc:	3501      	adds	r5, #1
 80025be:	68e3      	ldr	r3, [r4, #12]
 80025c0:	9903      	ldr	r1, [sp, #12]
 80025c2:	1a5b      	subs	r3, r3, r1
 80025c4:	42ab      	cmp	r3, r5
 80025c6:	dcf2      	bgt.n	80025ae <_printf_i+0x21e>
 80025c8:	e7eb      	b.n	80025a2 <_printf_i+0x212>
 80025ca:	2500      	movs	r5, #0
 80025cc:	f104 0619 	add.w	r6, r4, #25
 80025d0:	e7f5      	b.n	80025be <_printf_i+0x22e>
 80025d2:	bf00      	nop
 80025d4:	08002e97 	.word	0x08002e97
 80025d8:	08002ea8 	.word	0x08002ea8

080025dc <_sbrk_r>:
 80025dc:	b538      	push	{r3, r4, r5, lr}
 80025de:	4d06      	ldr	r5, [pc, #24]	; (80025f8 <_sbrk_r+0x1c>)
 80025e0:	2300      	movs	r3, #0
 80025e2:	4604      	mov	r4, r0
 80025e4:	4608      	mov	r0, r1
 80025e6:	602b      	str	r3, [r5, #0]
 80025e8:	f7ff faf8 	bl	8001bdc <_sbrk>
 80025ec:	1c43      	adds	r3, r0, #1
 80025ee:	d102      	bne.n	80025f6 <_sbrk_r+0x1a>
 80025f0:	682b      	ldr	r3, [r5, #0]
 80025f2:	b103      	cbz	r3, 80025f6 <_sbrk_r+0x1a>
 80025f4:	6023      	str	r3, [r4, #0]
 80025f6:	bd38      	pop	{r3, r4, r5, pc}
 80025f8:	20000140 	.word	0x20000140

080025fc <__swbuf_r>:
 80025fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025fe:	460e      	mov	r6, r1
 8002600:	4614      	mov	r4, r2
 8002602:	4605      	mov	r5, r0
 8002604:	b118      	cbz	r0, 800260e <__swbuf_r+0x12>
 8002606:	6983      	ldr	r3, [r0, #24]
 8002608:	b90b      	cbnz	r3, 800260e <__swbuf_r+0x12>
 800260a:	f000 f9d5 	bl	80029b8 <__sinit>
 800260e:	4b21      	ldr	r3, [pc, #132]	; (8002694 <__swbuf_r+0x98>)
 8002610:	429c      	cmp	r4, r3
 8002612:	d12b      	bne.n	800266c <__swbuf_r+0x70>
 8002614:	686c      	ldr	r4, [r5, #4]
 8002616:	69a3      	ldr	r3, [r4, #24]
 8002618:	60a3      	str	r3, [r4, #8]
 800261a:	89a3      	ldrh	r3, [r4, #12]
 800261c:	071a      	lsls	r2, r3, #28
 800261e:	d52f      	bpl.n	8002680 <__swbuf_r+0x84>
 8002620:	6923      	ldr	r3, [r4, #16]
 8002622:	b36b      	cbz	r3, 8002680 <__swbuf_r+0x84>
 8002624:	6923      	ldr	r3, [r4, #16]
 8002626:	6820      	ldr	r0, [r4, #0]
 8002628:	1ac0      	subs	r0, r0, r3
 800262a:	6963      	ldr	r3, [r4, #20]
 800262c:	b2f6      	uxtb	r6, r6
 800262e:	4283      	cmp	r3, r0
 8002630:	4637      	mov	r7, r6
 8002632:	dc04      	bgt.n	800263e <__swbuf_r+0x42>
 8002634:	4621      	mov	r1, r4
 8002636:	4628      	mov	r0, r5
 8002638:	f000 f92a 	bl	8002890 <_fflush_r>
 800263c:	bb30      	cbnz	r0, 800268c <__swbuf_r+0x90>
 800263e:	68a3      	ldr	r3, [r4, #8]
 8002640:	3b01      	subs	r3, #1
 8002642:	60a3      	str	r3, [r4, #8]
 8002644:	6823      	ldr	r3, [r4, #0]
 8002646:	1c5a      	adds	r2, r3, #1
 8002648:	6022      	str	r2, [r4, #0]
 800264a:	701e      	strb	r6, [r3, #0]
 800264c:	6963      	ldr	r3, [r4, #20]
 800264e:	3001      	adds	r0, #1
 8002650:	4283      	cmp	r3, r0
 8002652:	d004      	beq.n	800265e <__swbuf_r+0x62>
 8002654:	89a3      	ldrh	r3, [r4, #12]
 8002656:	07db      	lsls	r3, r3, #31
 8002658:	d506      	bpl.n	8002668 <__swbuf_r+0x6c>
 800265a:	2e0a      	cmp	r6, #10
 800265c:	d104      	bne.n	8002668 <__swbuf_r+0x6c>
 800265e:	4621      	mov	r1, r4
 8002660:	4628      	mov	r0, r5
 8002662:	f000 f915 	bl	8002890 <_fflush_r>
 8002666:	b988      	cbnz	r0, 800268c <__swbuf_r+0x90>
 8002668:	4638      	mov	r0, r7
 800266a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800266c:	4b0a      	ldr	r3, [pc, #40]	; (8002698 <__swbuf_r+0x9c>)
 800266e:	429c      	cmp	r4, r3
 8002670:	d101      	bne.n	8002676 <__swbuf_r+0x7a>
 8002672:	68ac      	ldr	r4, [r5, #8]
 8002674:	e7cf      	b.n	8002616 <__swbuf_r+0x1a>
 8002676:	4b09      	ldr	r3, [pc, #36]	; (800269c <__swbuf_r+0xa0>)
 8002678:	429c      	cmp	r4, r3
 800267a:	bf08      	it	eq
 800267c:	68ec      	ldreq	r4, [r5, #12]
 800267e:	e7ca      	b.n	8002616 <__swbuf_r+0x1a>
 8002680:	4621      	mov	r1, r4
 8002682:	4628      	mov	r0, r5
 8002684:	f000 f80c 	bl	80026a0 <__swsetup_r>
 8002688:	2800      	cmp	r0, #0
 800268a:	d0cb      	beq.n	8002624 <__swbuf_r+0x28>
 800268c:	f04f 37ff 	mov.w	r7, #4294967295
 8002690:	e7ea      	b.n	8002668 <__swbuf_r+0x6c>
 8002692:	bf00      	nop
 8002694:	08002edc 	.word	0x08002edc
 8002698:	08002efc 	.word	0x08002efc
 800269c:	08002ebc 	.word	0x08002ebc

080026a0 <__swsetup_r>:
 80026a0:	4b32      	ldr	r3, [pc, #200]	; (800276c <__swsetup_r+0xcc>)
 80026a2:	b570      	push	{r4, r5, r6, lr}
 80026a4:	681d      	ldr	r5, [r3, #0]
 80026a6:	4606      	mov	r6, r0
 80026a8:	460c      	mov	r4, r1
 80026aa:	b125      	cbz	r5, 80026b6 <__swsetup_r+0x16>
 80026ac:	69ab      	ldr	r3, [r5, #24]
 80026ae:	b913      	cbnz	r3, 80026b6 <__swsetup_r+0x16>
 80026b0:	4628      	mov	r0, r5
 80026b2:	f000 f981 	bl	80029b8 <__sinit>
 80026b6:	4b2e      	ldr	r3, [pc, #184]	; (8002770 <__swsetup_r+0xd0>)
 80026b8:	429c      	cmp	r4, r3
 80026ba:	d10f      	bne.n	80026dc <__swsetup_r+0x3c>
 80026bc:	686c      	ldr	r4, [r5, #4]
 80026be:	89a3      	ldrh	r3, [r4, #12]
 80026c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80026c4:	0719      	lsls	r1, r3, #28
 80026c6:	d42c      	bmi.n	8002722 <__swsetup_r+0x82>
 80026c8:	06dd      	lsls	r5, r3, #27
 80026ca:	d411      	bmi.n	80026f0 <__swsetup_r+0x50>
 80026cc:	2309      	movs	r3, #9
 80026ce:	6033      	str	r3, [r6, #0]
 80026d0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80026d4:	81a3      	strh	r3, [r4, #12]
 80026d6:	f04f 30ff 	mov.w	r0, #4294967295
 80026da:	e03e      	b.n	800275a <__swsetup_r+0xba>
 80026dc:	4b25      	ldr	r3, [pc, #148]	; (8002774 <__swsetup_r+0xd4>)
 80026de:	429c      	cmp	r4, r3
 80026e0:	d101      	bne.n	80026e6 <__swsetup_r+0x46>
 80026e2:	68ac      	ldr	r4, [r5, #8]
 80026e4:	e7eb      	b.n	80026be <__swsetup_r+0x1e>
 80026e6:	4b24      	ldr	r3, [pc, #144]	; (8002778 <__swsetup_r+0xd8>)
 80026e8:	429c      	cmp	r4, r3
 80026ea:	bf08      	it	eq
 80026ec:	68ec      	ldreq	r4, [r5, #12]
 80026ee:	e7e6      	b.n	80026be <__swsetup_r+0x1e>
 80026f0:	0758      	lsls	r0, r3, #29
 80026f2:	d512      	bpl.n	800271a <__swsetup_r+0x7a>
 80026f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80026f6:	b141      	cbz	r1, 800270a <__swsetup_r+0x6a>
 80026f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80026fc:	4299      	cmp	r1, r3
 80026fe:	d002      	beq.n	8002706 <__swsetup_r+0x66>
 8002700:	4630      	mov	r0, r6
 8002702:	f7ff fba1 	bl	8001e48 <_free_r>
 8002706:	2300      	movs	r3, #0
 8002708:	6363      	str	r3, [r4, #52]	; 0x34
 800270a:	89a3      	ldrh	r3, [r4, #12]
 800270c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002710:	81a3      	strh	r3, [r4, #12]
 8002712:	2300      	movs	r3, #0
 8002714:	6063      	str	r3, [r4, #4]
 8002716:	6923      	ldr	r3, [r4, #16]
 8002718:	6023      	str	r3, [r4, #0]
 800271a:	89a3      	ldrh	r3, [r4, #12]
 800271c:	f043 0308 	orr.w	r3, r3, #8
 8002720:	81a3      	strh	r3, [r4, #12]
 8002722:	6923      	ldr	r3, [r4, #16]
 8002724:	b94b      	cbnz	r3, 800273a <__swsetup_r+0x9a>
 8002726:	89a3      	ldrh	r3, [r4, #12]
 8002728:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800272c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002730:	d003      	beq.n	800273a <__swsetup_r+0x9a>
 8002732:	4621      	mov	r1, r4
 8002734:	4630      	mov	r0, r6
 8002736:	f000 fa05 	bl	8002b44 <__smakebuf_r>
 800273a:	89a0      	ldrh	r0, [r4, #12]
 800273c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002740:	f010 0301 	ands.w	r3, r0, #1
 8002744:	d00a      	beq.n	800275c <__swsetup_r+0xbc>
 8002746:	2300      	movs	r3, #0
 8002748:	60a3      	str	r3, [r4, #8]
 800274a:	6963      	ldr	r3, [r4, #20]
 800274c:	425b      	negs	r3, r3
 800274e:	61a3      	str	r3, [r4, #24]
 8002750:	6923      	ldr	r3, [r4, #16]
 8002752:	b943      	cbnz	r3, 8002766 <__swsetup_r+0xc6>
 8002754:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002758:	d1ba      	bne.n	80026d0 <__swsetup_r+0x30>
 800275a:	bd70      	pop	{r4, r5, r6, pc}
 800275c:	0781      	lsls	r1, r0, #30
 800275e:	bf58      	it	pl
 8002760:	6963      	ldrpl	r3, [r4, #20]
 8002762:	60a3      	str	r3, [r4, #8]
 8002764:	e7f4      	b.n	8002750 <__swsetup_r+0xb0>
 8002766:	2000      	movs	r0, #0
 8002768:	e7f7      	b.n	800275a <__swsetup_r+0xba>
 800276a:	bf00      	nop
 800276c:	20000020 	.word	0x20000020
 8002770:	08002edc 	.word	0x08002edc
 8002774:	08002efc 	.word	0x08002efc
 8002778:	08002ebc 	.word	0x08002ebc

0800277c <abort>:
 800277c:	b508      	push	{r3, lr}
 800277e:	2006      	movs	r0, #6
 8002780:	f000 fa54 	bl	8002c2c <raise>
 8002784:	2001      	movs	r0, #1
 8002786:	f7ff f9b6 	bl	8001af6 <_exit>
	...

0800278c <__sflush_r>:
 800278c:	898a      	ldrh	r2, [r1, #12]
 800278e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002790:	4605      	mov	r5, r0
 8002792:	0710      	lsls	r0, r2, #28
 8002794:	460c      	mov	r4, r1
 8002796:	d457      	bmi.n	8002848 <__sflush_r+0xbc>
 8002798:	684b      	ldr	r3, [r1, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	dc04      	bgt.n	80027a8 <__sflush_r+0x1c>
 800279e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	dc01      	bgt.n	80027a8 <__sflush_r+0x1c>
 80027a4:	2000      	movs	r0, #0
 80027a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80027aa:	2e00      	cmp	r6, #0
 80027ac:	d0fa      	beq.n	80027a4 <__sflush_r+0x18>
 80027ae:	2300      	movs	r3, #0
 80027b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80027b4:	682f      	ldr	r7, [r5, #0]
 80027b6:	602b      	str	r3, [r5, #0]
 80027b8:	d032      	beq.n	8002820 <__sflush_r+0x94>
 80027ba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80027bc:	89a3      	ldrh	r3, [r4, #12]
 80027be:	075a      	lsls	r2, r3, #29
 80027c0:	d505      	bpl.n	80027ce <__sflush_r+0x42>
 80027c2:	6863      	ldr	r3, [r4, #4]
 80027c4:	1ac0      	subs	r0, r0, r3
 80027c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80027c8:	b10b      	cbz	r3, 80027ce <__sflush_r+0x42>
 80027ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80027cc:	1ac0      	subs	r0, r0, r3
 80027ce:	2300      	movs	r3, #0
 80027d0:	4602      	mov	r2, r0
 80027d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80027d4:	6a21      	ldr	r1, [r4, #32]
 80027d6:	4628      	mov	r0, r5
 80027d8:	47b0      	blx	r6
 80027da:	1c43      	adds	r3, r0, #1
 80027dc:	89a3      	ldrh	r3, [r4, #12]
 80027de:	d106      	bne.n	80027ee <__sflush_r+0x62>
 80027e0:	6829      	ldr	r1, [r5, #0]
 80027e2:	291d      	cmp	r1, #29
 80027e4:	d82c      	bhi.n	8002840 <__sflush_r+0xb4>
 80027e6:	4a29      	ldr	r2, [pc, #164]	; (800288c <__sflush_r+0x100>)
 80027e8:	40ca      	lsrs	r2, r1
 80027ea:	07d6      	lsls	r6, r2, #31
 80027ec:	d528      	bpl.n	8002840 <__sflush_r+0xb4>
 80027ee:	2200      	movs	r2, #0
 80027f0:	6062      	str	r2, [r4, #4]
 80027f2:	04d9      	lsls	r1, r3, #19
 80027f4:	6922      	ldr	r2, [r4, #16]
 80027f6:	6022      	str	r2, [r4, #0]
 80027f8:	d504      	bpl.n	8002804 <__sflush_r+0x78>
 80027fa:	1c42      	adds	r2, r0, #1
 80027fc:	d101      	bne.n	8002802 <__sflush_r+0x76>
 80027fe:	682b      	ldr	r3, [r5, #0]
 8002800:	b903      	cbnz	r3, 8002804 <__sflush_r+0x78>
 8002802:	6560      	str	r0, [r4, #84]	; 0x54
 8002804:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002806:	602f      	str	r7, [r5, #0]
 8002808:	2900      	cmp	r1, #0
 800280a:	d0cb      	beq.n	80027a4 <__sflush_r+0x18>
 800280c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002810:	4299      	cmp	r1, r3
 8002812:	d002      	beq.n	800281a <__sflush_r+0x8e>
 8002814:	4628      	mov	r0, r5
 8002816:	f7ff fb17 	bl	8001e48 <_free_r>
 800281a:	2000      	movs	r0, #0
 800281c:	6360      	str	r0, [r4, #52]	; 0x34
 800281e:	e7c2      	b.n	80027a6 <__sflush_r+0x1a>
 8002820:	6a21      	ldr	r1, [r4, #32]
 8002822:	2301      	movs	r3, #1
 8002824:	4628      	mov	r0, r5
 8002826:	47b0      	blx	r6
 8002828:	1c41      	adds	r1, r0, #1
 800282a:	d1c7      	bne.n	80027bc <__sflush_r+0x30>
 800282c:	682b      	ldr	r3, [r5, #0]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d0c4      	beq.n	80027bc <__sflush_r+0x30>
 8002832:	2b1d      	cmp	r3, #29
 8002834:	d001      	beq.n	800283a <__sflush_r+0xae>
 8002836:	2b16      	cmp	r3, #22
 8002838:	d101      	bne.n	800283e <__sflush_r+0xb2>
 800283a:	602f      	str	r7, [r5, #0]
 800283c:	e7b2      	b.n	80027a4 <__sflush_r+0x18>
 800283e:	89a3      	ldrh	r3, [r4, #12]
 8002840:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002844:	81a3      	strh	r3, [r4, #12]
 8002846:	e7ae      	b.n	80027a6 <__sflush_r+0x1a>
 8002848:	690f      	ldr	r7, [r1, #16]
 800284a:	2f00      	cmp	r7, #0
 800284c:	d0aa      	beq.n	80027a4 <__sflush_r+0x18>
 800284e:	0793      	lsls	r3, r2, #30
 8002850:	680e      	ldr	r6, [r1, #0]
 8002852:	bf08      	it	eq
 8002854:	694b      	ldreq	r3, [r1, #20]
 8002856:	600f      	str	r7, [r1, #0]
 8002858:	bf18      	it	ne
 800285a:	2300      	movne	r3, #0
 800285c:	1bf6      	subs	r6, r6, r7
 800285e:	608b      	str	r3, [r1, #8]
 8002860:	2e00      	cmp	r6, #0
 8002862:	dd9f      	ble.n	80027a4 <__sflush_r+0x18>
 8002864:	6a21      	ldr	r1, [r4, #32]
 8002866:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800286a:	4633      	mov	r3, r6
 800286c:	463a      	mov	r2, r7
 800286e:	4628      	mov	r0, r5
 8002870:	47e0      	blx	ip
 8002872:	2800      	cmp	r0, #0
 8002874:	dc06      	bgt.n	8002884 <__sflush_r+0xf8>
 8002876:	89a3      	ldrh	r3, [r4, #12]
 8002878:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800287c:	81a3      	strh	r3, [r4, #12]
 800287e:	f04f 30ff 	mov.w	r0, #4294967295
 8002882:	e790      	b.n	80027a6 <__sflush_r+0x1a>
 8002884:	4407      	add	r7, r0
 8002886:	1a36      	subs	r6, r6, r0
 8002888:	e7ea      	b.n	8002860 <__sflush_r+0xd4>
 800288a:	bf00      	nop
 800288c:	20400001 	.word	0x20400001

08002890 <_fflush_r>:
 8002890:	b538      	push	{r3, r4, r5, lr}
 8002892:	690b      	ldr	r3, [r1, #16]
 8002894:	4605      	mov	r5, r0
 8002896:	460c      	mov	r4, r1
 8002898:	b913      	cbnz	r3, 80028a0 <_fflush_r+0x10>
 800289a:	2500      	movs	r5, #0
 800289c:	4628      	mov	r0, r5
 800289e:	bd38      	pop	{r3, r4, r5, pc}
 80028a0:	b118      	cbz	r0, 80028aa <_fflush_r+0x1a>
 80028a2:	6983      	ldr	r3, [r0, #24]
 80028a4:	b90b      	cbnz	r3, 80028aa <_fflush_r+0x1a>
 80028a6:	f000 f887 	bl	80029b8 <__sinit>
 80028aa:	4b14      	ldr	r3, [pc, #80]	; (80028fc <_fflush_r+0x6c>)
 80028ac:	429c      	cmp	r4, r3
 80028ae:	d11b      	bne.n	80028e8 <_fflush_r+0x58>
 80028b0:	686c      	ldr	r4, [r5, #4]
 80028b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d0ef      	beq.n	800289a <_fflush_r+0xa>
 80028ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80028bc:	07d0      	lsls	r0, r2, #31
 80028be:	d404      	bmi.n	80028ca <_fflush_r+0x3a>
 80028c0:	0599      	lsls	r1, r3, #22
 80028c2:	d402      	bmi.n	80028ca <_fflush_r+0x3a>
 80028c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80028c6:	f000 f915 	bl	8002af4 <__retarget_lock_acquire_recursive>
 80028ca:	4628      	mov	r0, r5
 80028cc:	4621      	mov	r1, r4
 80028ce:	f7ff ff5d 	bl	800278c <__sflush_r>
 80028d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80028d4:	07da      	lsls	r2, r3, #31
 80028d6:	4605      	mov	r5, r0
 80028d8:	d4e0      	bmi.n	800289c <_fflush_r+0xc>
 80028da:	89a3      	ldrh	r3, [r4, #12]
 80028dc:	059b      	lsls	r3, r3, #22
 80028de:	d4dd      	bmi.n	800289c <_fflush_r+0xc>
 80028e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80028e2:	f000 f908 	bl	8002af6 <__retarget_lock_release_recursive>
 80028e6:	e7d9      	b.n	800289c <_fflush_r+0xc>
 80028e8:	4b05      	ldr	r3, [pc, #20]	; (8002900 <_fflush_r+0x70>)
 80028ea:	429c      	cmp	r4, r3
 80028ec:	d101      	bne.n	80028f2 <_fflush_r+0x62>
 80028ee:	68ac      	ldr	r4, [r5, #8]
 80028f0:	e7df      	b.n	80028b2 <_fflush_r+0x22>
 80028f2:	4b04      	ldr	r3, [pc, #16]	; (8002904 <_fflush_r+0x74>)
 80028f4:	429c      	cmp	r4, r3
 80028f6:	bf08      	it	eq
 80028f8:	68ec      	ldreq	r4, [r5, #12]
 80028fa:	e7da      	b.n	80028b2 <_fflush_r+0x22>
 80028fc:	08002edc 	.word	0x08002edc
 8002900:	08002efc 	.word	0x08002efc
 8002904:	08002ebc 	.word	0x08002ebc

08002908 <std>:
 8002908:	2300      	movs	r3, #0
 800290a:	b510      	push	{r4, lr}
 800290c:	4604      	mov	r4, r0
 800290e:	e9c0 3300 	strd	r3, r3, [r0]
 8002912:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002916:	6083      	str	r3, [r0, #8]
 8002918:	8181      	strh	r1, [r0, #12]
 800291a:	6643      	str	r3, [r0, #100]	; 0x64
 800291c:	81c2      	strh	r2, [r0, #14]
 800291e:	6183      	str	r3, [r0, #24]
 8002920:	4619      	mov	r1, r3
 8002922:	2208      	movs	r2, #8
 8002924:	305c      	adds	r0, #92	; 0x5c
 8002926:	f7ff f9e3 	bl	8001cf0 <memset>
 800292a:	4b05      	ldr	r3, [pc, #20]	; (8002940 <std+0x38>)
 800292c:	6263      	str	r3, [r4, #36]	; 0x24
 800292e:	4b05      	ldr	r3, [pc, #20]	; (8002944 <std+0x3c>)
 8002930:	62a3      	str	r3, [r4, #40]	; 0x28
 8002932:	4b05      	ldr	r3, [pc, #20]	; (8002948 <std+0x40>)
 8002934:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002936:	4b05      	ldr	r3, [pc, #20]	; (800294c <std+0x44>)
 8002938:	6224      	str	r4, [r4, #32]
 800293a:	6323      	str	r3, [r4, #48]	; 0x30
 800293c:	bd10      	pop	{r4, pc}
 800293e:	bf00      	nop
 8002940:	08002c65 	.word	0x08002c65
 8002944:	08002c87 	.word	0x08002c87
 8002948:	08002cbf 	.word	0x08002cbf
 800294c:	08002ce3 	.word	0x08002ce3

08002950 <_cleanup_r>:
 8002950:	4901      	ldr	r1, [pc, #4]	; (8002958 <_cleanup_r+0x8>)
 8002952:	f000 b8af 	b.w	8002ab4 <_fwalk_reent>
 8002956:	bf00      	nop
 8002958:	08002891 	.word	0x08002891

0800295c <__sfmoreglue>:
 800295c:	b570      	push	{r4, r5, r6, lr}
 800295e:	2268      	movs	r2, #104	; 0x68
 8002960:	1e4d      	subs	r5, r1, #1
 8002962:	4355      	muls	r5, r2
 8002964:	460e      	mov	r6, r1
 8002966:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800296a:	f7ff fad7 	bl	8001f1c <_malloc_r>
 800296e:	4604      	mov	r4, r0
 8002970:	b140      	cbz	r0, 8002984 <__sfmoreglue+0x28>
 8002972:	2100      	movs	r1, #0
 8002974:	e9c0 1600 	strd	r1, r6, [r0]
 8002978:	300c      	adds	r0, #12
 800297a:	60a0      	str	r0, [r4, #8]
 800297c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002980:	f7ff f9b6 	bl	8001cf0 <memset>
 8002984:	4620      	mov	r0, r4
 8002986:	bd70      	pop	{r4, r5, r6, pc}

08002988 <__sfp_lock_acquire>:
 8002988:	4801      	ldr	r0, [pc, #4]	; (8002990 <__sfp_lock_acquire+0x8>)
 800298a:	f000 b8b3 	b.w	8002af4 <__retarget_lock_acquire_recursive>
 800298e:	bf00      	nop
 8002990:	2000013d 	.word	0x2000013d

08002994 <__sfp_lock_release>:
 8002994:	4801      	ldr	r0, [pc, #4]	; (800299c <__sfp_lock_release+0x8>)
 8002996:	f000 b8ae 	b.w	8002af6 <__retarget_lock_release_recursive>
 800299a:	bf00      	nop
 800299c:	2000013d 	.word	0x2000013d

080029a0 <__sinit_lock_acquire>:
 80029a0:	4801      	ldr	r0, [pc, #4]	; (80029a8 <__sinit_lock_acquire+0x8>)
 80029a2:	f000 b8a7 	b.w	8002af4 <__retarget_lock_acquire_recursive>
 80029a6:	bf00      	nop
 80029a8:	2000013e 	.word	0x2000013e

080029ac <__sinit_lock_release>:
 80029ac:	4801      	ldr	r0, [pc, #4]	; (80029b4 <__sinit_lock_release+0x8>)
 80029ae:	f000 b8a2 	b.w	8002af6 <__retarget_lock_release_recursive>
 80029b2:	bf00      	nop
 80029b4:	2000013e 	.word	0x2000013e

080029b8 <__sinit>:
 80029b8:	b510      	push	{r4, lr}
 80029ba:	4604      	mov	r4, r0
 80029bc:	f7ff fff0 	bl	80029a0 <__sinit_lock_acquire>
 80029c0:	69a3      	ldr	r3, [r4, #24]
 80029c2:	b11b      	cbz	r3, 80029cc <__sinit+0x14>
 80029c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029c8:	f7ff bff0 	b.w	80029ac <__sinit_lock_release>
 80029cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80029d0:	6523      	str	r3, [r4, #80]	; 0x50
 80029d2:	4b13      	ldr	r3, [pc, #76]	; (8002a20 <__sinit+0x68>)
 80029d4:	4a13      	ldr	r2, [pc, #76]	; (8002a24 <__sinit+0x6c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	62a2      	str	r2, [r4, #40]	; 0x28
 80029da:	42a3      	cmp	r3, r4
 80029dc:	bf04      	itt	eq
 80029de:	2301      	moveq	r3, #1
 80029e0:	61a3      	streq	r3, [r4, #24]
 80029e2:	4620      	mov	r0, r4
 80029e4:	f000 f820 	bl	8002a28 <__sfp>
 80029e8:	6060      	str	r0, [r4, #4]
 80029ea:	4620      	mov	r0, r4
 80029ec:	f000 f81c 	bl	8002a28 <__sfp>
 80029f0:	60a0      	str	r0, [r4, #8]
 80029f2:	4620      	mov	r0, r4
 80029f4:	f000 f818 	bl	8002a28 <__sfp>
 80029f8:	2200      	movs	r2, #0
 80029fa:	60e0      	str	r0, [r4, #12]
 80029fc:	2104      	movs	r1, #4
 80029fe:	6860      	ldr	r0, [r4, #4]
 8002a00:	f7ff ff82 	bl	8002908 <std>
 8002a04:	68a0      	ldr	r0, [r4, #8]
 8002a06:	2201      	movs	r2, #1
 8002a08:	2109      	movs	r1, #9
 8002a0a:	f7ff ff7d 	bl	8002908 <std>
 8002a0e:	68e0      	ldr	r0, [r4, #12]
 8002a10:	2202      	movs	r2, #2
 8002a12:	2112      	movs	r1, #18
 8002a14:	f7ff ff78 	bl	8002908 <std>
 8002a18:	2301      	movs	r3, #1
 8002a1a:	61a3      	str	r3, [r4, #24]
 8002a1c:	e7d2      	b.n	80029c4 <__sinit+0xc>
 8002a1e:	bf00      	nop
 8002a20:	08002dd4 	.word	0x08002dd4
 8002a24:	08002951 	.word	0x08002951

08002a28 <__sfp>:
 8002a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a2a:	4607      	mov	r7, r0
 8002a2c:	f7ff ffac 	bl	8002988 <__sfp_lock_acquire>
 8002a30:	4b1e      	ldr	r3, [pc, #120]	; (8002aac <__sfp+0x84>)
 8002a32:	681e      	ldr	r6, [r3, #0]
 8002a34:	69b3      	ldr	r3, [r6, #24]
 8002a36:	b913      	cbnz	r3, 8002a3e <__sfp+0x16>
 8002a38:	4630      	mov	r0, r6
 8002a3a:	f7ff ffbd 	bl	80029b8 <__sinit>
 8002a3e:	3648      	adds	r6, #72	; 0x48
 8002a40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002a44:	3b01      	subs	r3, #1
 8002a46:	d503      	bpl.n	8002a50 <__sfp+0x28>
 8002a48:	6833      	ldr	r3, [r6, #0]
 8002a4a:	b30b      	cbz	r3, 8002a90 <__sfp+0x68>
 8002a4c:	6836      	ldr	r6, [r6, #0]
 8002a4e:	e7f7      	b.n	8002a40 <__sfp+0x18>
 8002a50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002a54:	b9d5      	cbnz	r5, 8002a8c <__sfp+0x64>
 8002a56:	4b16      	ldr	r3, [pc, #88]	; (8002ab0 <__sfp+0x88>)
 8002a58:	60e3      	str	r3, [r4, #12]
 8002a5a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002a5e:	6665      	str	r5, [r4, #100]	; 0x64
 8002a60:	f000 f847 	bl	8002af2 <__retarget_lock_init_recursive>
 8002a64:	f7ff ff96 	bl	8002994 <__sfp_lock_release>
 8002a68:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002a6c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002a70:	6025      	str	r5, [r4, #0]
 8002a72:	61a5      	str	r5, [r4, #24]
 8002a74:	2208      	movs	r2, #8
 8002a76:	4629      	mov	r1, r5
 8002a78:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002a7c:	f7ff f938 	bl	8001cf0 <memset>
 8002a80:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002a84:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002a88:	4620      	mov	r0, r4
 8002a8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a8c:	3468      	adds	r4, #104	; 0x68
 8002a8e:	e7d9      	b.n	8002a44 <__sfp+0x1c>
 8002a90:	2104      	movs	r1, #4
 8002a92:	4638      	mov	r0, r7
 8002a94:	f7ff ff62 	bl	800295c <__sfmoreglue>
 8002a98:	4604      	mov	r4, r0
 8002a9a:	6030      	str	r0, [r6, #0]
 8002a9c:	2800      	cmp	r0, #0
 8002a9e:	d1d5      	bne.n	8002a4c <__sfp+0x24>
 8002aa0:	f7ff ff78 	bl	8002994 <__sfp_lock_release>
 8002aa4:	230c      	movs	r3, #12
 8002aa6:	603b      	str	r3, [r7, #0]
 8002aa8:	e7ee      	b.n	8002a88 <__sfp+0x60>
 8002aaa:	bf00      	nop
 8002aac:	08002dd4 	.word	0x08002dd4
 8002ab0:	ffff0001 	.word	0xffff0001

08002ab4 <_fwalk_reent>:
 8002ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ab8:	4606      	mov	r6, r0
 8002aba:	4688      	mov	r8, r1
 8002abc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002ac0:	2700      	movs	r7, #0
 8002ac2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002ac6:	f1b9 0901 	subs.w	r9, r9, #1
 8002aca:	d505      	bpl.n	8002ad8 <_fwalk_reent+0x24>
 8002acc:	6824      	ldr	r4, [r4, #0]
 8002ace:	2c00      	cmp	r4, #0
 8002ad0:	d1f7      	bne.n	8002ac2 <_fwalk_reent+0xe>
 8002ad2:	4638      	mov	r0, r7
 8002ad4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ad8:	89ab      	ldrh	r3, [r5, #12]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d907      	bls.n	8002aee <_fwalk_reent+0x3a>
 8002ade:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	d003      	beq.n	8002aee <_fwalk_reent+0x3a>
 8002ae6:	4629      	mov	r1, r5
 8002ae8:	4630      	mov	r0, r6
 8002aea:	47c0      	blx	r8
 8002aec:	4307      	orrs	r7, r0
 8002aee:	3568      	adds	r5, #104	; 0x68
 8002af0:	e7e9      	b.n	8002ac6 <_fwalk_reent+0x12>

08002af2 <__retarget_lock_init_recursive>:
 8002af2:	4770      	bx	lr

08002af4 <__retarget_lock_acquire_recursive>:
 8002af4:	4770      	bx	lr

08002af6 <__retarget_lock_release_recursive>:
 8002af6:	4770      	bx	lr

08002af8 <__swhatbuf_r>:
 8002af8:	b570      	push	{r4, r5, r6, lr}
 8002afa:	460e      	mov	r6, r1
 8002afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b00:	2900      	cmp	r1, #0
 8002b02:	b096      	sub	sp, #88	; 0x58
 8002b04:	4614      	mov	r4, r2
 8002b06:	461d      	mov	r5, r3
 8002b08:	da08      	bge.n	8002b1c <__swhatbuf_r+0x24>
 8002b0a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	602a      	str	r2, [r5, #0]
 8002b12:	061a      	lsls	r2, r3, #24
 8002b14:	d410      	bmi.n	8002b38 <__swhatbuf_r+0x40>
 8002b16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b1a:	e00e      	b.n	8002b3a <__swhatbuf_r+0x42>
 8002b1c:	466a      	mov	r2, sp
 8002b1e:	f000 f907 	bl	8002d30 <_fstat_r>
 8002b22:	2800      	cmp	r0, #0
 8002b24:	dbf1      	blt.n	8002b0a <__swhatbuf_r+0x12>
 8002b26:	9a01      	ldr	r2, [sp, #4]
 8002b28:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002b2c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002b30:	425a      	negs	r2, r3
 8002b32:	415a      	adcs	r2, r3
 8002b34:	602a      	str	r2, [r5, #0]
 8002b36:	e7ee      	b.n	8002b16 <__swhatbuf_r+0x1e>
 8002b38:	2340      	movs	r3, #64	; 0x40
 8002b3a:	2000      	movs	r0, #0
 8002b3c:	6023      	str	r3, [r4, #0]
 8002b3e:	b016      	add	sp, #88	; 0x58
 8002b40:	bd70      	pop	{r4, r5, r6, pc}
	...

08002b44 <__smakebuf_r>:
 8002b44:	898b      	ldrh	r3, [r1, #12]
 8002b46:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002b48:	079d      	lsls	r5, r3, #30
 8002b4a:	4606      	mov	r6, r0
 8002b4c:	460c      	mov	r4, r1
 8002b4e:	d507      	bpl.n	8002b60 <__smakebuf_r+0x1c>
 8002b50:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002b54:	6023      	str	r3, [r4, #0]
 8002b56:	6123      	str	r3, [r4, #16]
 8002b58:	2301      	movs	r3, #1
 8002b5a:	6163      	str	r3, [r4, #20]
 8002b5c:	b002      	add	sp, #8
 8002b5e:	bd70      	pop	{r4, r5, r6, pc}
 8002b60:	ab01      	add	r3, sp, #4
 8002b62:	466a      	mov	r2, sp
 8002b64:	f7ff ffc8 	bl	8002af8 <__swhatbuf_r>
 8002b68:	9900      	ldr	r1, [sp, #0]
 8002b6a:	4605      	mov	r5, r0
 8002b6c:	4630      	mov	r0, r6
 8002b6e:	f7ff f9d5 	bl	8001f1c <_malloc_r>
 8002b72:	b948      	cbnz	r0, 8002b88 <__smakebuf_r+0x44>
 8002b74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b78:	059a      	lsls	r2, r3, #22
 8002b7a:	d4ef      	bmi.n	8002b5c <__smakebuf_r+0x18>
 8002b7c:	f023 0303 	bic.w	r3, r3, #3
 8002b80:	f043 0302 	orr.w	r3, r3, #2
 8002b84:	81a3      	strh	r3, [r4, #12]
 8002b86:	e7e3      	b.n	8002b50 <__smakebuf_r+0xc>
 8002b88:	4b0d      	ldr	r3, [pc, #52]	; (8002bc0 <__smakebuf_r+0x7c>)
 8002b8a:	62b3      	str	r3, [r6, #40]	; 0x28
 8002b8c:	89a3      	ldrh	r3, [r4, #12]
 8002b8e:	6020      	str	r0, [r4, #0]
 8002b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b94:	81a3      	strh	r3, [r4, #12]
 8002b96:	9b00      	ldr	r3, [sp, #0]
 8002b98:	6163      	str	r3, [r4, #20]
 8002b9a:	9b01      	ldr	r3, [sp, #4]
 8002b9c:	6120      	str	r0, [r4, #16]
 8002b9e:	b15b      	cbz	r3, 8002bb8 <__smakebuf_r+0x74>
 8002ba0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002ba4:	4630      	mov	r0, r6
 8002ba6:	f000 f8d5 	bl	8002d54 <_isatty_r>
 8002baa:	b128      	cbz	r0, 8002bb8 <__smakebuf_r+0x74>
 8002bac:	89a3      	ldrh	r3, [r4, #12]
 8002bae:	f023 0303 	bic.w	r3, r3, #3
 8002bb2:	f043 0301 	orr.w	r3, r3, #1
 8002bb6:	81a3      	strh	r3, [r4, #12]
 8002bb8:	89a0      	ldrh	r0, [r4, #12]
 8002bba:	4305      	orrs	r5, r0
 8002bbc:	81a5      	strh	r5, [r4, #12]
 8002bbe:	e7cd      	b.n	8002b5c <__smakebuf_r+0x18>
 8002bc0:	08002951 	.word	0x08002951

08002bc4 <__malloc_lock>:
 8002bc4:	4801      	ldr	r0, [pc, #4]	; (8002bcc <__malloc_lock+0x8>)
 8002bc6:	f7ff bf95 	b.w	8002af4 <__retarget_lock_acquire_recursive>
 8002bca:	bf00      	nop
 8002bcc:	2000013c 	.word	0x2000013c

08002bd0 <__malloc_unlock>:
 8002bd0:	4801      	ldr	r0, [pc, #4]	; (8002bd8 <__malloc_unlock+0x8>)
 8002bd2:	f7ff bf90 	b.w	8002af6 <__retarget_lock_release_recursive>
 8002bd6:	bf00      	nop
 8002bd8:	2000013c 	.word	0x2000013c

08002bdc <_raise_r>:
 8002bdc:	291f      	cmp	r1, #31
 8002bde:	b538      	push	{r3, r4, r5, lr}
 8002be0:	4604      	mov	r4, r0
 8002be2:	460d      	mov	r5, r1
 8002be4:	d904      	bls.n	8002bf0 <_raise_r+0x14>
 8002be6:	2316      	movs	r3, #22
 8002be8:	6003      	str	r3, [r0, #0]
 8002bea:	f04f 30ff 	mov.w	r0, #4294967295
 8002bee:	bd38      	pop	{r3, r4, r5, pc}
 8002bf0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002bf2:	b112      	cbz	r2, 8002bfa <_raise_r+0x1e>
 8002bf4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002bf8:	b94b      	cbnz	r3, 8002c0e <_raise_r+0x32>
 8002bfa:	4620      	mov	r0, r4
 8002bfc:	f000 f830 	bl	8002c60 <_getpid_r>
 8002c00:	462a      	mov	r2, r5
 8002c02:	4601      	mov	r1, r0
 8002c04:	4620      	mov	r0, r4
 8002c06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c0a:	f000 b817 	b.w	8002c3c <_kill_r>
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d00a      	beq.n	8002c28 <_raise_r+0x4c>
 8002c12:	1c59      	adds	r1, r3, #1
 8002c14:	d103      	bne.n	8002c1e <_raise_r+0x42>
 8002c16:	2316      	movs	r3, #22
 8002c18:	6003      	str	r3, [r0, #0]
 8002c1a:	2001      	movs	r0, #1
 8002c1c:	e7e7      	b.n	8002bee <_raise_r+0x12>
 8002c1e:	2400      	movs	r4, #0
 8002c20:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8002c24:	4628      	mov	r0, r5
 8002c26:	4798      	blx	r3
 8002c28:	2000      	movs	r0, #0
 8002c2a:	e7e0      	b.n	8002bee <_raise_r+0x12>

08002c2c <raise>:
 8002c2c:	4b02      	ldr	r3, [pc, #8]	; (8002c38 <raise+0xc>)
 8002c2e:	4601      	mov	r1, r0
 8002c30:	6818      	ldr	r0, [r3, #0]
 8002c32:	f7ff bfd3 	b.w	8002bdc <_raise_r>
 8002c36:	bf00      	nop
 8002c38:	20000020 	.word	0x20000020

08002c3c <_kill_r>:
 8002c3c:	b538      	push	{r3, r4, r5, lr}
 8002c3e:	4d07      	ldr	r5, [pc, #28]	; (8002c5c <_kill_r+0x20>)
 8002c40:	2300      	movs	r3, #0
 8002c42:	4604      	mov	r4, r0
 8002c44:	4608      	mov	r0, r1
 8002c46:	4611      	mov	r1, r2
 8002c48:	602b      	str	r3, [r5, #0]
 8002c4a:	f7fe ff44 	bl	8001ad6 <_kill>
 8002c4e:	1c43      	adds	r3, r0, #1
 8002c50:	d102      	bne.n	8002c58 <_kill_r+0x1c>
 8002c52:	682b      	ldr	r3, [r5, #0]
 8002c54:	b103      	cbz	r3, 8002c58 <_kill_r+0x1c>
 8002c56:	6023      	str	r3, [r4, #0]
 8002c58:	bd38      	pop	{r3, r4, r5, pc}
 8002c5a:	bf00      	nop
 8002c5c:	20000140 	.word	0x20000140

08002c60 <_getpid_r>:
 8002c60:	f7fe bf32 	b.w	8001ac8 <_getpid>

08002c64 <__sread>:
 8002c64:	b510      	push	{r4, lr}
 8002c66:	460c      	mov	r4, r1
 8002c68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c6c:	f000 f894 	bl	8002d98 <_read_r>
 8002c70:	2800      	cmp	r0, #0
 8002c72:	bfab      	itete	ge
 8002c74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002c76:	89a3      	ldrhlt	r3, [r4, #12]
 8002c78:	181b      	addge	r3, r3, r0
 8002c7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002c7e:	bfac      	ite	ge
 8002c80:	6563      	strge	r3, [r4, #84]	; 0x54
 8002c82:	81a3      	strhlt	r3, [r4, #12]
 8002c84:	bd10      	pop	{r4, pc}

08002c86 <__swrite>:
 8002c86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c8a:	461f      	mov	r7, r3
 8002c8c:	898b      	ldrh	r3, [r1, #12]
 8002c8e:	05db      	lsls	r3, r3, #23
 8002c90:	4605      	mov	r5, r0
 8002c92:	460c      	mov	r4, r1
 8002c94:	4616      	mov	r6, r2
 8002c96:	d505      	bpl.n	8002ca4 <__swrite+0x1e>
 8002c98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f000 f868 	bl	8002d74 <_lseek_r>
 8002ca4:	89a3      	ldrh	r3, [r4, #12]
 8002ca6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002caa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002cae:	81a3      	strh	r3, [r4, #12]
 8002cb0:	4632      	mov	r2, r6
 8002cb2:	463b      	mov	r3, r7
 8002cb4:	4628      	mov	r0, r5
 8002cb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002cba:	f000 b817 	b.w	8002cec <_write_r>

08002cbe <__sseek>:
 8002cbe:	b510      	push	{r4, lr}
 8002cc0:	460c      	mov	r4, r1
 8002cc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cc6:	f000 f855 	bl	8002d74 <_lseek_r>
 8002cca:	1c43      	adds	r3, r0, #1
 8002ccc:	89a3      	ldrh	r3, [r4, #12]
 8002cce:	bf15      	itete	ne
 8002cd0:	6560      	strne	r0, [r4, #84]	; 0x54
 8002cd2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002cd6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002cda:	81a3      	strheq	r3, [r4, #12]
 8002cdc:	bf18      	it	ne
 8002cde:	81a3      	strhne	r3, [r4, #12]
 8002ce0:	bd10      	pop	{r4, pc}

08002ce2 <__sclose>:
 8002ce2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ce6:	f000 b813 	b.w	8002d10 <_close_r>
	...

08002cec <_write_r>:
 8002cec:	b538      	push	{r3, r4, r5, lr}
 8002cee:	4d07      	ldr	r5, [pc, #28]	; (8002d0c <_write_r+0x20>)
 8002cf0:	4604      	mov	r4, r0
 8002cf2:	4608      	mov	r0, r1
 8002cf4:	4611      	mov	r1, r2
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	602a      	str	r2, [r5, #0]
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	f7fe ff22 	bl	8001b44 <_write>
 8002d00:	1c43      	adds	r3, r0, #1
 8002d02:	d102      	bne.n	8002d0a <_write_r+0x1e>
 8002d04:	682b      	ldr	r3, [r5, #0]
 8002d06:	b103      	cbz	r3, 8002d0a <_write_r+0x1e>
 8002d08:	6023      	str	r3, [r4, #0]
 8002d0a:	bd38      	pop	{r3, r4, r5, pc}
 8002d0c:	20000140 	.word	0x20000140

08002d10 <_close_r>:
 8002d10:	b538      	push	{r3, r4, r5, lr}
 8002d12:	4d06      	ldr	r5, [pc, #24]	; (8002d2c <_close_r+0x1c>)
 8002d14:	2300      	movs	r3, #0
 8002d16:	4604      	mov	r4, r0
 8002d18:	4608      	mov	r0, r1
 8002d1a:	602b      	str	r3, [r5, #0]
 8002d1c:	f7fe ff2e 	bl	8001b7c <_close>
 8002d20:	1c43      	adds	r3, r0, #1
 8002d22:	d102      	bne.n	8002d2a <_close_r+0x1a>
 8002d24:	682b      	ldr	r3, [r5, #0]
 8002d26:	b103      	cbz	r3, 8002d2a <_close_r+0x1a>
 8002d28:	6023      	str	r3, [r4, #0]
 8002d2a:	bd38      	pop	{r3, r4, r5, pc}
 8002d2c:	20000140 	.word	0x20000140

08002d30 <_fstat_r>:
 8002d30:	b538      	push	{r3, r4, r5, lr}
 8002d32:	4d07      	ldr	r5, [pc, #28]	; (8002d50 <_fstat_r+0x20>)
 8002d34:	2300      	movs	r3, #0
 8002d36:	4604      	mov	r4, r0
 8002d38:	4608      	mov	r0, r1
 8002d3a:	4611      	mov	r1, r2
 8002d3c:	602b      	str	r3, [r5, #0]
 8002d3e:	f7fe ff28 	bl	8001b92 <_fstat>
 8002d42:	1c43      	adds	r3, r0, #1
 8002d44:	d102      	bne.n	8002d4c <_fstat_r+0x1c>
 8002d46:	682b      	ldr	r3, [r5, #0]
 8002d48:	b103      	cbz	r3, 8002d4c <_fstat_r+0x1c>
 8002d4a:	6023      	str	r3, [r4, #0]
 8002d4c:	bd38      	pop	{r3, r4, r5, pc}
 8002d4e:	bf00      	nop
 8002d50:	20000140 	.word	0x20000140

08002d54 <_isatty_r>:
 8002d54:	b538      	push	{r3, r4, r5, lr}
 8002d56:	4d06      	ldr	r5, [pc, #24]	; (8002d70 <_isatty_r+0x1c>)
 8002d58:	2300      	movs	r3, #0
 8002d5a:	4604      	mov	r4, r0
 8002d5c:	4608      	mov	r0, r1
 8002d5e:	602b      	str	r3, [r5, #0]
 8002d60:	f7fe ff26 	bl	8001bb0 <_isatty>
 8002d64:	1c43      	adds	r3, r0, #1
 8002d66:	d102      	bne.n	8002d6e <_isatty_r+0x1a>
 8002d68:	682b      	ldr	r3, [r5, #0]
 8002d6a:	b103      	cbz	r3, 8002d6e <_isatty_r+0x1a>
 8002d6c:	6023      	str	r3, [r4, #0]
 8002d6e:	bd38      	pop	{r3, r4, r5, pc}
 8002d70:	20000140 	.word	0x20000140

08002d74 <_lseek_r>:
 8002d74:	b538      	push	{r3, r4, r5, lr}
 8002d76:	4d07      	ldr	r5, [pc, #28]	; (8002d94 <_lseek_r+0x20>)
 8002d78:	4604      	mov	r4, r0
 8002d7a:	4608      	mov	r0, r1
 8002d7c:	4611      	mov	r1, r2
 8002d7e:	2200      	movs	r2, #0
 8002d80:	602a      	str	r2, [r5, #0]
 8002d82:	461a      	mov	r2, r3
 8002d84:	f7fe ff1e 	bl	8001bc4 <_lseek>
 8002d88:	1c43      	adds	r3, r0, #1
 8002d8a:	d102      	bne.n	8002d92 <_lseek_r+0x1e>
 8002d8c:	682b      	ldr	r3, [r5, #0]
 8002d8e:	b103      	cbz	r3, 8002d92 <_lseek_r+0x1e>
 8002d90:	6023      	str	r3, [r4, #0]
 8002d92:	bd38      	pop	{r3, r4, r5, pc}
 8002d94:	20000140 	.word	0x20000140

08002d98 <_read_r>:
 8002d98:	b538      	push	{r3, r4, r5, lr}
 8002d9a:	4d07      	ldr	r5, [pc, #28]	; (8002db8 <_read_r+0x20>)
 8002d9c:	4604      	mov	r4, r0
 8002d9e:	4608      	mov	r0, r1
 8002da0:	4611      	mov	r1, r2
 8002da2:	2200      	movs	r2, #0
 8002da4:	602a      	str	r2, [r5, #0]
 8002da6:	461a      	mov	r2, r3
 8002da8:	f7fe feaf 	bl	8001b0a <_read>
 8002dac:	1c43      	adds	r3, r0, #1
 8002dae:	d102      	bne.n	8002db6 <_read_r+0x1e>
 8002db0:	682b      	ldr	r3, [r5, #0]
 8002db2:	b103      	cbz	r3, 8002db6 <_read_r+0x1e>
 8002db4:	6023      	str	r3, [r4, #0]
 8002db6:	bd38      	pop	{r3, r4, r5, pc}
 8002db8:	20000140 	.word	0x20000140

08002dbc <_init>:
 8002dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dbe:	bf00      	nop
 8002dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dc2:	bc08      	pop	{r3}
 8002dc4:	469e      	mov	lr, r3
 8002dc6:	4770      	bx	lr

08002dc8 <_fini>:
 8002dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dca:	bf00      	nop
 8002dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dce:	bc08      	pop	{r3}
 8002dd0:	469e      	mov	lr, r3
 8002dd2:	4770      	bx	lr
