User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/iso_area/ReadLatency/SRAM/4096KB/4096KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 4MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...
Using cell file: ./cell_defs/SRAM.cell
numSolutions = 30098 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Read Latency
Memory Cell: SRAM
Cell Area (F^2)    : 146 (14.6Fx10F)
Cell Aspect Ratio  : 1.46
SRAM Cell Access Transistor Width: 1.31F
SRAM Cell NMOS Width: 2.08F
SRAM Cell PMOS Width: 1.23F

=============
CONFIGURATION
=============
Bank Organization: 64 x 32 x 16
 - Row Activation   : 1 / 64 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 16 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 4
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 933.794um x 264.093um = 281358um^2
 |--- Mat Area      = 14.5905um x 8.25291um = 120.414um^2   (961.479%)
 |--- Subarray Area = 6.49545um x 4.12646um = 26.8032um^2   (1079.87%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 842.732%
Timing:
 -  Read Latency = 370.364ps
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 131.391ps
 |--- Mat Latency    = 238.802ps
    |--- Predecoder Latency = 78.0982ps
    |--- Subarray Latency   = 160.703ps
       |--- Row Decoder Latency = 78.3753ps
       |--- Bitline Latency     = 46.5766ps,1.86287e+10s,1.62632e+10s
       |--- Senseamp Latency    = 3.9879ps
       |--- Mux Latency         = 31.7636ps
       |--- Precharge Latency   = 50.0304ps
       |--- Read Pulse   = 0ps
 - Write Latency = 304.583ps
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 65.6957ps
 |--- Mat Latency    = 238.802ps
    |--- Predecoder Latency = 78.0982ps
    |--- Subarray Latency   = 160.703ps
       |--- Row Decoder Latency = 78.3753ps
       |--- Charge Latency      = 29.7062ps
 - Read Bandwidth  = 120.884GB/s
 - Write Bandwidth = 99.5623GB/s
Power:
 -  Read Dynamic Energy = 262.035pJ
 |--- TSV Dynamic Energy    = 239.195pJ
 |--- H-Tree Dynamic Energy = 20.3234pJ
 |--- Mat Dynamic Energy    = 0.0786641pJ per mat
    |--- Predecoder Dynamic Energy = 0.00535502pJ
    |--- Subarray Dynamic Energy   = 0.0183273pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00178943pJ
       |--- Mux Decoder Dynamic Energy = 0.00331425pJ
       |--- Senseamp Dynamic Energy    = 0.00145399pJ
       |--- Mux Dynamic Energy         = 0.00108818pJ
       |--- Precharge Dynamic Energy   = 0.00609574pJ
 - Write Dynamic Energy = 260.519pJ
 |--- TSV Dynamic Energy    = 239.195pJ
 |--- H-Tree Dynamic Energy = 20.3234pJ
 |--- Mat Dynamic Energy    = 0.0312689pJ per mat
    |--- Predecoder Dynamic Energy = 0.00535502pJ
    |--- Subarray Dynamic Energy   = 0.00647847pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00178943pJ
       |--- Mux Decoder Dynamic Energy = 0.00331425pJ
       |--- Mux Dynamic Energy         = 0.00108818pJ
 - Leakage Power = 447.798uW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 13.6657nW per mat

Finished!
