xilinx rtfpga
DSP Report: Generating DSP genblk1[182].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[182] is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: register genblk1[182].mac_i/mul_out_reg is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed0 is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[183].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[183] is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: register genblk1[183].mac_i/mul_out_reg is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed0 is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[293].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[293] is absorbed into DSP genblk1[293].mac_i/mul_out_reg.
DSP Report: register genblk1[293].mac_i/mul_out_reg is absorbed into DSP genblk1[293].mac_i/mul_out_reg.
DSP Report: operator genblk1[293].mac_i/intermed is absorbed into DSP genblk1[293].mac_i/mul_out_reg.
DSP Report: operator genblk1[293].mac_i/intermed0 is absorbed into DSP genblk1[293].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[178].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[178].mac_i/mul_out_reg is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed0 is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[241].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[241].mac_i/mul_out_reg is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed0 is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[287].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[287].mac_i/mul_out_reg is absorbed into DSP genblk1[287].mac_i/mul_out_reg.
DSP Report: operator genblk1[287].mac_i/intermed is absorbed into DSP genblk1[287].mac_i/mul_out_reg.
DSP Report: operator genblk1[287].mac_i/intermed0 is absorbed into DSP genblk1[287].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[286].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[286].mac_i/mul_out_reg is absorbed into DSP genblk1[286].mac_i/mul_out_reg.
DSP Report: operator genblk1[286].mac_i/intermed is absorbed into DSP genblk1[286].mac_i/mul_out_reg.
DSP Report: operator genblk1[286].mac_i/intermed0 is absorbed into DSP genblk1[286].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[214].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[214].mac_i/mul_out_reg is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed0 is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[313].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[313].mac_i/mul_out_reg is absorbed into DSP genblk1[313].mac_i/mul_out_reg.
DSP Report: operator genblk1[313].mac_i/intermed is absorbed into DSP genblk1[313].mac_i/mul_out_reg.
DSP Report: operator genblk1[313].mac_i/intermed0 is absorbed into DSP genblk1[313].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[238].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[238].mac_i/mul_out_reg is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed0 is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[226].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[226].mac_i/mul_out_reg is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed0 is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[211].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[211] is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: register genblk1[211].mac_i/mul_out_reg is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed0 is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[282].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[282].mac_i/mul_out_reg is absorbed into DSP genblk1[282].mac_i/mul_out_reg.
DSP Report: operator genblk1[282].mac_i/intermed is absorbed into DSP genblk1[282].mac_i/mul_out_reg.
DSP Report: operator genblk1[282].mac_i/intermed0 is absorbed into DSP genblk1[282].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[227].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[227].mac_i/mul_out_reg is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed0 is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[281].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[281].mac_i/mul_out_reg is absorbed into DSP genblk1[281].mac_i/mul_out_reg.
DSP Report: operator genblk1[281].mac_i/intermed is absorbed into DSP genblk1[281].mac_i/mul_out_reg.
DSP Report: operator genblk1[281].mac_i/intermed0 is absorbed into DSP genblk1[281].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[280].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[280].mac_i/mul_out_reg is absorbed into DSP genblk1[280].mac_i/mul_out_reg.
DSP Report: operator genblk1[280].mac_i/intermed is absorbed into DSP genblk1[280].mac_i/mul_out_reg.
DSP Report: operator genblk1[280].mac_i/intermed0 is absorbed into DSP genblk1[280].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[239].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[239].mac_i/mul_out_reg is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed0 is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[137].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[137].mac_i/mul_out_reg is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed0 is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[267].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[267] is absorbed into DSP genblk1[267].mac_i/mul_out_reg.
DSP Report: register genblk1[267].mac_i/mul_out_reg is absorbed into DSP genblk1[267].mac_i/mul_out_reg.
DSP Report: operator genblk1[267].mac_i/intermed is absorbed into DSP genblk1[267].mac_i/mul_out_reg.
DSP Report: operator genblk1[267].mac_i/intermed0 is absorbed into DSP genblk1[267].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[276].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[276].mac_i/mul_out_reg is absorbed into DSP genblk1[276].mac_i/mul_out_reg.
DSP Report: operator genblk1[276].mac_i/intermed is absorbed into DSP genblk1[276].mac_i/mul_out_reg.
DSP Report: operator genblk1[276].mac_i/intermed0 is absorbed into DSP genblk1[276].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[200].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[200].mac_i/mul_out_reg is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed0 is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[361].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[361] is absorbed into DSP genblk1[361].mac_i/mul_out_reg.
DSP Report: register genblk1[361].mac_i/mul_out_reg is absorbed into DSP genblk1[361].mac_i/mul_out_reg.
DSP Report: operator genblk1[361].mac_i/intermed is absorbed into DSP genblk1[361].mac_i/mul_out_reg.
DSP Report: operator genblk1[361].mac_i/intermed0 is absorbed into DSP genblk1[361].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[155].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[155].mac_i/mul_out_reg is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed0 is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[233].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[233].mac_i/mul_out_reg is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed0 is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[297].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[297] is absorbed into DSP genblk1[297].mac_i/mul_out_reg.
DSP Report: register genblk1[297].mac_i/mul_out_reg is absorbed into DSP genblk1[297].mac_i/mul_out_reg.
DSP Report: operator genblk1[297].mac_i/intermed is absorbed into DSP genblk1[297].mac_i/mul_out_reg.
DSP Report: operator genblk1[297].mac_i/intermed0 is absorbed into DSP genblk1[297].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[128].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[128].mac_i/mul_out_reg is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed0 is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[235].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[235].mac_i/mul_out_reg is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed0 is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[147].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[147] is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: register genblk1[147].mac_i/mul_out_reg is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed0 is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[263].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[263] is absorbed into DSP genblk1[263].mac_i/mul_out_reg.
DSP Report: register genblk1[263].mac_i/mul_out_reg is absorbed into DSP genblk1[263].mac_i/mul_out_reg.
DSP Report: operator genblk1[263].mac_i/intermed is absorbed into DSP genblk1[263].mac_i/mul_out_reg.
DSP Report: operator genblk1[263].mac_i/intermed0 is absorbed into DSP genblk1[263].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[510].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[510].mac_i/mul_out_reg is absorbed into DSP genblk1[510].mac_i/mul_out_reg.
DSP Report: operator genblk1[510].mac_i/intermed is absorbed into DSP genblk1[510].mac_i/mul_out_reg.
DSP Report: operator genblk1[510].mac_i/intermed0 is absorbed into DSP genblk1[510].mac_i/mul_out_reg.
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][31] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][30] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][29] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][28] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][27] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][26] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][25] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][24] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][23] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][22] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][21] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][20] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][19] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][18] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][17] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][16] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][15] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][14] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][13] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][12] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][11] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][10] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][9] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][8] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][7] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][6] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][5] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][4] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][3] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][2] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][1] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[1][0] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][31] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][30] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][29] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][28] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][27] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][26] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][25] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][24] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][23] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][22] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][21] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][20] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][19] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][18] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][17] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][16] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][15] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][14] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][13] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][12] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][11] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][10] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][9] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][8] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][7] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][6] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][5] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][4] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][3] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][2] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][1] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[3][0] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][31] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][30] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][29] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][28] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][27] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][26] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][25] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][24] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][23] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][22] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][21] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][20] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][19] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][18] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][17] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][16] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][15] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][14] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][13] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][12] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][11] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][10] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][9] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][8] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][7] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][6] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][5] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][4] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][3] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][2] driven by constant 0
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][1] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[7][0] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[8][31] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[8][30] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[8][29] driven by constant 1
WARNING: [Synth 8-3917] design conv10_1_2__GCB0 has port bias_mem[8][28] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
