;redcode
;assert 1
	SPL 0, <402
	ADD 0, 900
	SPL 400, 90
	SPL 400, 90
	SPL 400, 90
	MOV 911, <-20
	MOV 911, <-20
	MOV 911, <-20
	MOV 911, <-20
	DJN -1, @-20
	SPL -17, @-20
	SUB @127, 106
	DJN 0, <602
	SUB -0, 0
	JMZ 30, 9
	SPL -17, @-20
	ADD <127, @106
	ADD <127, @106
	JMZ 30, 9
	ADD #0, 9
	SPL 0, 9
	ADD #0, 9
	SUB @127, @109
	JMP 0, 9
	DJN 400, 90
	ADD @126, @114
	ADD @127, @109
	JMZ 30, 9
	ADD #0, 9
	JMZ 30, 9
	JMZ @-16, @-20
	ADD #0, 9
	ADD #0, 9
	ADD @127, @109
	ADD 271, 90
	ADD 30, 9
	SUB @126, @114
	SPL @300, 98
	DJN 0, <402
	SUB @127, @109
	SUB 400, 90
	DJN 400, 90
	SUB #0, 9
	ADD #172, @200
	ADD #172, @200
	ADD 30, 9
	SPL 400, 90
	SPL 400, 90
	SPL 400, 90
	SPL 400, 90
	ADD 0, 900
