`timescale 1ns / 1ps
/********************************************************************************
 *
 * Author:   Jesus Luciano & Rosswell Tiongco
 * Filename: CPU_EU_TB.v
 * Date:     3/5/2019
 * Version:  1.0
 * 
 * Notes:    
 *
 *
 *
 *
 *******************************************************************************/
module CPU_EU_TB();


//module CPU_IU(clk, reset, im_cs, im_wr, im_rd, pc_ld, pc_inc, ir_ld, PC_in,
//              PC_out, IR_out, SE_16);

//module Data_Memory(clk, cs, wr, rd, Address, D_In, D_Out);
 
 

endmodule
