# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Instruction_Decoder.srcs/sources_1/new/InstructionDecoder.vhd" \
"../../../../Instruction_Decoder.srcs/sim_1/new/Sim_Instruction_Decoder.vhd" \

# Do not sort compile order
nosort
