-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity test_hmac_sha256 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    keyStrm_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    keyStrm_empty_n : IN STD_LOGIC;
    keyStrm_read : OUT STD_LOGIC;
    msgStrm_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    msgStrm_empty_n : IN STD_LOGIC;
    msgStrm_read : OUT STD_LOGIC;
    lenStrm_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    lenStrm_empty_n : IN STD_LOGIC;
    lenStrm_read : OUT STD_LOGIC;
    eLenStrm_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    eLenStrm_empty_n : IN STD_LOGIC;
    eLenStrm_read : OUT STD_LOGIC;
    hshStrm_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    hshStrm_full_n : IN STD_LOGIC;
    hshStrm_write : OUT STD_LOGIC;
    eHshStrm_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    eHshStrm_full_n : IN STD_LOGIC;
    eHshStrm_write : OUT STD_LOGIC );
end;


architecture behav of test_hmac_sha256 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "test_hmac_sha256_test_hmac_sha256,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=9.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.656000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=16198,HLS_SYN_LUT=13139,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_keyStrm_read : STD_LOGIC;
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_msgStrm_read : STD_LOGIC;
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_lenStrm_read : STD_LOGIC;
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_eLenStrm_read : STD_LOGIC;
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_hshStrm_din : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_hshStrm_write : STD_LOGIC;
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_eHshStrm_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_eHshStrm_write : STD_LOGIC;
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_start : STD_LOGIC;
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_done : STD_LOGIC;
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready : STD_LOGIC;
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_idle : STD_LOGIC;
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_continue : STD_LOGIC;
    signal grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_done : STD_LOGIC := '0';
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_sync_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component test_hmac_sha256_hmacDataflow_32_64_256_32_64_sha256_wrapper_s IS
    port (
        keyStrm_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        keyStrm_empty_n : IN STD_LOGIC;
        keyStrm_read : OUT STD_LOGIC;
        msgStrm_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        msgStrm_empty_n : IN STD_LOGIC;
        msgStrm_read : OUT STD_LOGIC;
        lenStrm_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        lenStrm_empty_n : IN STD_LOGIC;
        lenStrm_read : OUT STD_LOGIC;
        eLenStrm_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        eLenStrm_empty_n : IN STD_LOGIC;
        eLenStrm_read : OUT STD_LOGIC;
        hshStrm_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        hshStrm_full_n : IN STD_LOGIC;
        hshStrm_write : OUT STD_LOGIC;
        eHshStrm_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        eHshStrm_full_n : IN STD_LOGIC;
        eHshStrm_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38 : component test_hmac_sha256_hmacDataflow_32_64_256_32_64_sha256_wrapper_s
    port map (
        keyStrm_dout => keyStrm_dout,
        keyStrm_empty_n => keyStrm_empty_n,
        keyStrm_read => grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_keyStrm_read,
        msgStrm_dout => msgStrm_dout,
        msgStrm_empty_n => msgStrm_empty_n,
        msgStrm_read => grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_msgStrm_read,
        lenStrm_dout => lenStrm_dout,
        lenStrm_empty_n => lenStrm_empty_n,
        lenStrm_read => grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_lenStrm_read,
        eLenStrm_dout => eLenStrm_dout,
        eLenStrm_empty_n => eLenStrm_empty_n,
        eLenStrm_read => grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_eLenStrm_read,
        hshStrm_din => grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_hshStrm_din,
        hshStrm_full_n => hshStrm_full_n,
        hshStrm_write => grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_hshStrm_write,
        eHshStrm_din => grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_eHshStrm_din,
        eHshStrm_full_n => eHshStrm_full_n,
        eHshStrm_write => grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_eHshStrm_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_start,
        ap_done => grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_done,
        ap_ready => grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready,
        ap_idle => grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_idle,
        ap_continue => grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_done <= ap_const_logic_0;
                elsif ((grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready <= ap_const_logic_0;
                elsif ((grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_sync_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready = ap_const_logic_1)) then 
                    grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready, ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready and ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_sync_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready <= (grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready or ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready);
    eHshStrm_din <= grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_eHshStrm_din;
    eHshStrm_write <= grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_eHshStrm_write;
    eLenStrm_read <= grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_eLenStrm_read;

    grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_continue_assign_proc : process(ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_continue <= ap_const_logic_1;
        else 
            grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_start <= grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_start_reg;
    hshStrm_din <= grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_hshStrm_din;
    hshStrm_write <= grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_hshStrm_write;
    keyStrm_read <= grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_keyStrm_read;
    lenStrm_read <= grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_lenStrm_read;
    msgStrm_read <= grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_msgStrm_read;
end behav;
