module partsel_00015(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire [7:24] x4;
  wire [31:2] x5;
  wire [0:29] x6;
  wire signed [7:30] x7;
  wire signed [29:4] x8;
  wire signed [2:24] x9;
  wire [29:5] x10;
  wire [24:4] x11;
  wire signed [29:4] x12;
  wire signed [0:30] x13;
  wire [6:30] x14;
  wire [4:30] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [30:1] p0 = 930212263;
  localparam [26:5] p1 = 680930328;
  localparam [5:25] p2 = 772590331;
  localparam [4:30] p3 = 205117803;
  assign x4 = (ctrl[1] || !ctrl[2] && !ctrl[3] ? {2{(x3 + (ctrl[1] && ctrl[3] && !ctrl[2] ? p2[13 + s3] : p2[8 + s2 +: 1]))}} : ({{2{((x0 ^ p0) + (p2[10 +: 2] - x0[7 + s1 +: 6]))}}, {(x1[13 +: 3] | p3), {p0[22 + s0 +: 6], (x2[22 -: 1] ^ p3)}}} & x3[19]));
  assign x5 = x1[22];
  assign x6 = ({p3[27 + s2 -: 4], x3[10 +: 3]} + (ctrl[1] || !ctrl[1] || ctrl[1] ? {2{{2{p1}}}} : {2{x1}}));
  assign x7 = x1[7 + s3 +: 1];
  assign x8 = p3[15 -: 2];
  assign x9 = p0[10 + s2];
  assign x10 = p2[10 + s3];
  assign x11 = x4[11 + s0];
  assign x12 = (x7[18 + s3 -: 4] ^ (x4 - x9[15]));
  assign x13 = x7[26 + s1 -: 4];
  assign x14 = (p1[11] & {{({p1, x3} | ((((x8 | x3) + p2[10 + s0 +: 6]) - x13[14 + s3 -: 5]) - p2[1 + s0 +: 5])), ({2{((p2[23 -: 1] ^ p1) - p2[27 + s0 +: 6])}} ^ (x0[29 + s3 +: 8] | x9[23 -: 1]))}, {x9[9 + s2 -: 8], ((x4[0 + s0 +: 2] | x0) + x4[19 -: 1])}});
  assign x15 = {x6, (ctrl[0] && ctrl[0] || !ctrl[2] ? p2[11] : ({p3, p1} + x11))};
  assign y0 = x12[0 + s2 +: 2];
  assign y1 = (ctrl[2] && !ctrl[3] || !ctrl[3] ? p2[25 + s2 -: 6] : x12[20]);
  assign y2 = (ctrl[0] || !ctrl[0] || ctrl[0] ? p3[11 + s0 -: 5] : p2);
  assign y3 = ((p2[8] | x15) ^ p0[7 + s1]);
endmodule
