{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 15:45:25 2019 " "Info: Processing started: Sat Mar 02 15:45:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off RV32IM -c RV32IM --speed=6 " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off RV32IM -c RV32IM --speed=6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RV32IM " "Warning: Ignored assignments for entity \"RV32IM\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity RV32IM -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity RV32IM -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RV32IM -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RV32IM -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Warning: Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[0\] 0 " "Info: Pin \"DATA_RS1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[1\] 0 " "Info: Pin \"DATA_RS1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[2\] 0 " "Info: Pin \"DATA_RS1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[3\] 0 " "Info: Pin \"DATA_RS1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[4\] 0 " "Info: Pin \"DATA_RS1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[5\] 0 " "Info: Pin \"DATA_RS1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[6\] 0 " "Info: Pin \"DATA_RS1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[7\] 0 " "Info: Pin \"DATA_RS1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[8\] 0 " "Info: Pin \"DATA_RS1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[9\] 0 " "Info: Pin \"DATA_RS1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[10\] 0 " "Info: Pin \"DATA_RS1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[11\] 0 " "Info: Pin \"DATA_RS1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[12\] 0 " "Info: Pin \"DATA_RS1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[13\] 0 " "Info: Pin \"DATA_RS1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[14\] 0 " "Info: Pin \"DATA_RS1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[15\] 0 " "Info: Pin \"DATA_RS1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[16\] 0 " "Info: Pin \"DATA_RS1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[17\] 0 " "Info: Pin \"DATA_RS1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[18\] 0 " "Info: Pin \"DATA_RS1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[19\] 0 " "Info: Pin \"DATA_RS1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[20\] 0 " "Info: Pin \"DATA_RS1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[21\] 0 " "Info: Pin \"DATA_RS1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[22\] 0 " "Info: Pin \"DATA_RS1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[23\] 0 " "Info: Pin \"DATA_RS1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[24\] 0 " "Info: Pin \"DATA_RS1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[25\] 0 " "Info: Pin \"DATA_RS1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[26\] 0 " "Info: Pin \"DATA_RS1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[27\] 0 " "Info: Pin \"DATA_RS1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[28\] 0 " "Info: Pin \"DATA_RS1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[29\] 0 " "Info: Pin \"DATA_RS1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[30\] 0 " "Info: Pin \"DATA_RS1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS1\[31\] 0 " "Info: Pin \"DATA_RS1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[0\] 0 " "Info: Pin \"DATA_RS2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[1\] 0 " "Info: Pin \"DATA_RS2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[2\] 0 " "Info: Pin \"DATA_RS2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[3\] 0 " "Info: Pin \"DATA_RS2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[4\] 0 " "Info: Pin \"DATA_RS2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[5\] 0 " "Info: Pin \"DATA_RS2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[6\] 0 " "Info: Pin \"DATA_RS2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[7\] 0 " "Info: Pin \"DATA_RS2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[8\] 0 " "Info: Pin \"DATA_RS2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[9\] 0 " "Info: Pin \"DATA_RS2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[10\] 0 " "Info: Pin \"DATA_RS2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[11\] 0 " "Info: Pin \"DATA_RS2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[12\] 0 " "Info: Pin \"DATA_RS2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[13\] 0 " "Info: Pin \"DATA_RS2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[14\] 0 " "Info: Pin \"DATA_RS2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[15\] 0 " "Info: Pin \"DATA_RS2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[16\] 0 " "Info: Pin \"DATA_RS2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[17\] 0 " "Info: Pin \"DATA_RS2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[18\] 0 " "Info: Pin \"DATA_RS2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[19\] 0 " "Info: Pin \"DATA_RS2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[20\] 0 " "Info: Pin \"DATA_RS2\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[21\] 0 " "Info: Pin \"DATA_RS2\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[22\] 0 " "Info: Pin \"DATA_RS2\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[23\] 0 " "Info: Pin \"DATA_RS2\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[24\] 0 " "Info: Pin \"DATA_RS2\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[25\] 0 " "Info: Pin \"DATA_RS2\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[26\] 0 " "Info: Pin \"DATA_RS2\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[27\] 0 " "Info: Pin \"DATA_RS2\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[28\] 0 " "Info: Pin \"DATA_RS2\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[29\] 0 " "Info: Pin \"DATA_RS2\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[30\] 0 " "Info: Pin \"DATA_RS2\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_RS2\[31\] 0 " "Info: Pin \"DATA_RS2\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 11 -1 0 } } { "d:/academic/software/quartuswebedition/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/academic/software/quartuswebedition/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[16\] DATA_IN\[16\] CLK 6.633 ns register " "Info: tsu for register \"REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[16\]\" (data pin = \"DATA_IN\[16\]\", clock pin = \"CLK\") is 6.633 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.331 ns + Longest pin register " "Info: + Longest pin to register delay is 9.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns DATA_IN\[16\] 1 PIN PIN_J10 31 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_J10; Fanout = 31; PIN Node = 'DATA_IN\[16\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[16] } "NODE_NAME" } } { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.085 ns) + CELL(0.366 ns) 9.331 ns REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[16\] 2 REG LCFF_X35_Y22_N17 2 " "Info: 2: + IC(8.085 ns) + CELL(0.366 ns) = 9.331 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 2; REG Node = 'REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[16\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "8.451 ns" { DATA_IN[16] REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[16] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 13.35 % ) " "Info: Total cell delay = 1.246 ns ( 13.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.085 ns ( 86.65 % ) " "Info: Total interconnect delay = 8.085 ns ( 86.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "9.331 ns" { DATA_IN[16] REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[16] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "9.331 ns" { DATA_IN[16] {} DATA_IN[16]~combout {} REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[16] {} } { 0.000ns 0.000ns 8.085ns } { 0.000ns 0.880ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.662 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 992 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 992; COMB Node = 'CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[16\] 3 REG LCFF_X35_Y22_N17 2 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 2; REG Node = 'REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[16\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { CLK~clkctrl REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[16] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLK CLK~clkctrl REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[16] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[16] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "9.331 ns" { DATA_IN[16] REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[16] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "9.331 ns" { DATA_IN[16] {} DATA_IN[16]~combout {} REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[16] {} } { 0.000ns 0.000ns 8.085ns } { 0.000ns 0.880ns 0.366ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLK CLK~clkctrl REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[16] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[16] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DATA_RS1\[20\] REG_32B_CASUAL:\\GEN:28:CASE1:CASUALS\|BUF\[20\] 18.454 ns register " "Info: tco from clock \"CLK\" to destination pin \"DATA_RS1\[20\]\" through register \"REG_32B_CASUAL:\\GEN:28:CASE1:CASUALS\|BUF\[20\]\" is 18.454 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.686 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 992 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 992; COMB Node = 'CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns REG_32B_CASUAL:\\GEN:28:CASE1:CASUALS\|BUF\[20\] 3 REG LCFF_X32_Y23_N31 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X32_Y23_N31; Fanout = 2; REG Node = 'REG_32B_CASUAL:\\GEN:28:CASE1:CASUALS\|BUF\[20\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[20] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[20] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[20] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.518 ns + Longest register pin " "Info: + Longest register to pin delay is 15.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG_32B_CASUAL:\\GEN:28:CASE1:CASUALS\|BUF\[20\] 1 REG LCFF_X32_Y23_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y23_N31; Fanout = 2; REG Node = 'REG_32B_CASUAL:\\GEN:28:CASE1:CASUALS\|BUF\[20\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[20] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.150 ns) 1.117 ns MUX32X1:RS1_MUX\|Mux11~15 2 COMB LCCOMB_X32_Y20_N30 2 " "Info: 2: + IC(0.967 ns) + CELL(0.150 ns) = 1.117 ns; Loc. = LCCOMB_X32_Y20_N30; Fanout = 2; COMB Node = 'MUX32X1:RS1_MUX\|Mux11~15'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[20] MUX32X1:RS1_MUX|Mux11~15 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.048 ns) + CELL(0.413 ns) 3.578 ns MUX32X1:RS1_MUX\|Mux11~16 3 COMB LCCOMB_X31_Y20_N12 1 " "Info: 3: + IC(2.048 ns) + CELL(0.413 ns) = 3.578 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 1; COMB Node = 'MUX32X1:RS1_MUX\|Mux11~16'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { MUX32X1:RS1_MUX|Mux11~15 MUX32X1:RS1_MUX|Mux11~16 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.438 ns) 5.961 ns MUX32X1:RS1_MUX\|Mux11~17 4 COMB LCCOMB_X32_Y23_N28 1 " "Info: 4: + IC(1.945 ns) + CELL(0.438 ns) = 5.961 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = 'MUX32X1:RS1_MUX\|Mux11~17'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.383 ns" { MUX32X1:RS1_MUX|Mux11~16 MUX32X1:RS1_MUX|Mux11~17 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.438 ns) 8.219 ns MUX32X1:RS1_MUX\|Mux11~18 5 COMB LCCOMB_X36_Y22_N0 1 " "Info: 5: + IC(1.820 ns) + CELL(0.438 ns) = 8.219 ns; Loc. = LCCOMB_X36_Y22_N0; Fanout = 1; COMB Node = 'MUX32X1:RS1_MUX\|Mux11~18'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { MUX32X1:RS1_MUX|Mux11~17 MUX32X1:RS1_MUX|Mux11~18 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.150 ns) 8.656 ns MUX32X1:RS1_MUX\|Mux11~22 6 COMB LCCOMB_X36_Y22_N12 1 " "Info: 6: + IC(0.287 ns) + CELL(0.150 ns) = 8.656 ns; Loc. = LCCOMB_X36_Y22_N12; Fanout = 1; COMB Node = 'MUX32X1:RS1_MUX\|Mux11~22'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.437 ns" { MUX32X1:RS1_MUX|Mux11~18 MUX32X1:RS1_MUX|Mux11~22 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.420 ns) 10.551 ns MUX32X1:RS1_MUX\|Mux11~25 7 COMB LCCOMB_X29_Y23_N12 1 " "Info: 7: + IC(1.475 ns) + CELL(0.420 ns) = 10.551 ns; Loc. = LCCOMB_X29_Y23_N12; Fanout = 1; COMB Node = 'MUX32X1:RS1_MUX\|Mux11~25'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { MUX32X1:RS1_MUX|Mux11~22 MUX32X1:RS1_MUX|Mux11~25 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(2.758 ns) 15.518 ns DATA_RS1\[20\] 8 PIN PIN_Y12 0 " "Info: 8: + IC(2.209 ns) + CELL(2.758 ns) = 15.518 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'DATA_RS1\[20\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { MUX32X1:RS1_MUX|Mux11~25 DATA_RS1[20] } "NODE_NAME" } } { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.767 ns ( 30.72 % ) " "Info: Total cell delay = 4.767 ns ( 30.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.751 ns ( 69.28 % ) " "Info: Total interconnect delay = 10.751 ns ( 69.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "15.518 ns" { REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[20] MUX32X1:RS1_MUX|Mux11~15 MUX32X1:RS1_MUX|Mux11~16 MUX32X1:RS1_MUX|Mux11~17 MUX32X1:RS1_MUX|Mux11~18 MUX32X1:RS1_MUX|Mux11~22 MUX32X1:RS1_MUX|Mux11~25 DATA_RS1[20] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "15.518 ns" { REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[20] {} MUX32X1:RS1_MUX|Mux11~15 {} MUX32X1:RS1_MUX|Mux11~16 {} MUX32X1:RS1_MUX|Mux11~17 {} MUX32X1:RS1_MUX|Mux11~18 {} MUX32X1:RS1_MUX|Mux11~22 {} MUX32X1:RS1_MUX|Mux11~25 {} DATA_RS1[20] {} } { 0.000ns 0.967ns 2.048ns 1.945ns 1.820ns 0.287ns 1.475ns 2.209ns } { 0.000ns 0.150ns 0.413ns 0.438ns 0.438ns 0.150ns 0.420ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[20] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[20] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "15.518 ns" { REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[20] MUX32X1:RS1_MUX|Mux11~15 MUX32X1:RS1_MUX|Mux11~16 MUX32X1:RS1_MUX|Mux11~17 MUX32X1:RS1_MUX|Mux11~18 MUX32X1:RS1_MUX|Mux11~22 MUX32X1:RS1_MUX|Mux11~25 DATA_RS1[20] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "15.518 ns" { REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[20] {} MUX32X1:RS1_MUX|Mux11~15 {} MUX32X1:RS1_MUX|Mux11~16 {} MUX32X1:RS1_MUX|Mux11~17 {} MUX32X1:RS1_MUX|Mux11~18 {} MUX32X1:RS1_MUX|Mux11~22 {} MUX32X1:RS1_MUX|Mux11~25 {} DATA_RS1[20] {} } { 0.000ns 0.967ns 2.048ns 1.945ns 1.820ns 0.287ns 1.475ns 2.209ns } { 0.000ns 0.150ns 0.413ns 0.438ns 0.438ns 0.150ns 0.420ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ADDR_RS1\[4\] DATA_RS1\[20\] 22.156 ns Longest " "Info: Longest tpd from source pin \"ADDR_RS1\[4\]\" to destination pin \"DATA_RS1\[20\]\" is 22.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns ADDR_RS1\[4\] 1 PIN PIN_AA14 194 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AA14; Fanout = 194; PIN Node = 'ADDR_RS1\[4\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR_RS1[4] } "NODE_NAME" } } { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.497 ns) + CELL(0.438 ns) 7.755 ns MUX32X1:RS1_MUX\|Mux11~15 2 COMB LCCOMB_X32_Y20_N30 2 " "Info: 2: + IC(6.497 ns) + CELL(0.438 ns) = 7.755 ns; Loc. = LCCOMB_X32_Y20_N30; Fanout = 2; COMB Node = 'MUX32X1:RS1_MUX\|Mux11~15'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.935 ns" { ADDR_RS1[4] MUX32X1:RS1_MUX|Mux11~15 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.048 ns) + CELL(0.413 ns) 10.216 ns MUX32X1:RS1_MUX\|Mux11~16 3 COMB LCCOMB_X31_Y20_N12 1 " "Info: 3: + IC(2.048 ns) + CELL(0.413 ns) = 10.216 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 1; COMB Node = 'MUX32X1:RS1_MUX\|Mux11~16'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { MUX32X1:RS1_MUX|Mux11~15 MUX32X1:RS1_MUX|Mux11~16 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.438 ns) 12.599 ns MUX32X1:RS1_MUX\|Mux11~17 4 COMB LCCOMB_X32_Y23_N28 1 " "Info: 4: + IC(1.945 ns) + CELL(0.438 ns) = 12.599 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = 'MUX32X1:RS1_MUX\|Mux11~17'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.383 ns" { MUX32X1:RS1_MUX|Mux11~16 MUX32X1:RS1_MUX|Mux11~17 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.438 ns) 14.857 ns MUX32X1:RS1_MUX\|Mux11~18 5 COMB LCCOMB_X36_Y22_N0 1 " "Info: 5: + IC(1.820 ns) + CELL(0.438 ns) = 14.857 ns; Loc. = LCCOMB_X36_Y22_N0; Fanout = 1; COMB Node = 'MUX32X1:RS1_MUX\|Mux11~18'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { MUX32X1:RS1_MUX|Mux11~17 MUX32X1:RS1_MUX|Mux11~18 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.150 ns) 15.294 ns MUX32X1:RS1_MUX\|Mux11~22 6 COMB LCCOMB_X36_Y22_N12 1 " "Info: 6: + IC(0.287 ns) + CELL(0.150 ns) = 15.294 ns; Loc. = LCCOMB_X36_Y22_N12; Fanout = 1; COMB Node = 'MUX32X1:RS1_MUX\|Mux11~22'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.437 ns" { MUX32X1:RS1_MUX|Mux11~18 MUX32X1:RS1_MUX|Mux11~22 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.420 ns) 17.189 ns MUX32X1:RS1_MUX\|Mux11~25 7 COMB LCCOMB_X29_Y23_N12 1 " "Info: 7: + IC(1.475 ns) + CELL(0.420 ns) = 17.189 ns; Loc. = LCCOMB_X29_Y23_N12; Fanout = 1; COMB Node = 'MUX32X1:RS1_MUX\|Mux11~25'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { MUX32X1:RS1_MUX|Mux11~22 MUX32X1:RS1_MUX|Mux11~25 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(2.758 ns) 22.156 ns DATA_RS1\[20\] 8 PIN PIN_Y12 0 " "Info: 8: + IC(2.209 ns) + CELL(2.758 ns) = 22.156 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'DATA_RS1\[20\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { MUX32X1:RS1_MUX|Mux11~25 DATA_RS1[20] } "NODE_NAME" } } { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.875 ns ( 26.52 % ) " "Info: Total cell delay = 5.875 ns ( 26.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.281 ns ( 73.48 % ) " "Info: Total interconnect delay = 16.281 ns ( 73.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "22.156 ns" { ADDR_RS1[4] MUX32X1:RS1_MUX|Mux11~15 MUX32X1:RS1_MUX|Mux11~16 MUX32X1:RS1_MUX|Mux11~17 MUX32X1:RS1_MUX|Mux11~18 MUX32X1:RS1_MUX|Mux11~22 MUX32X1:RS1_MUX|Mux11~25 DATA_RS1[20] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "22.156 ns" { ADDR_RS1[4] {} ADDR_RS1[4]~combout {} MUX32X1:RS1_MUX|Mux11~15 {} MUX32X1:RS1_MUX|Mux11~16 {} MUX32X1:RS1_MUX|Mux11~17 {} MUX32X1:RS1_MUX|Mux11~18 {} MUX32X1:RS1_MUX|Mux11~22 {} MUX32X1:RS1_MUX|Mux11~25 {} DATA_RS1[20] {} } { 0.000ns 0.000ns 6.497ns 2.048ns 1.945ns 1.820ns 0.287ns 1.475ns 2.209ns } { 0.000ns 0.820ns 0.438ns 0.413ns 0.438ns 0.438ns 0.150ns 0.420ns 2.758ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG_32B_CASUAL:\\GEN:19:CASE1:CASUALS\|BUF\[21\] DATA_IN\[21\] CLK -3.494 ns register " "Info: th for register \"REG_32B_CASUAL:\\GEN:19:CASE1:CASUALS\|BUF\[21\]\" (data pin = \"DATA_IN\[21\]\", clock pin = \"CLK\") is -3.494 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.674 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 992 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 992; COMB Node = 'CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns REG_32B_CASUAL:\\GEN:19:CASE1:CASUALS\|BUF\[21\] 3 REG LCFF_X31_Y25_N29 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X31_Y25_N29; Fanout = 2; REG Node = 'REG_32B_CASUAL:\\GEN:19:CASE1:CASUALS\|BUF\[21\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { CLK~clkctrl REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[21] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK CLK~clkctrl REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[21] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[21] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.434 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns DATA_IN\[21\] 1 PIN PIN_G12 31 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G12; Fanout = 31; PIN Node = 'DATA_IN\[21\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[21] } "NODE_NAME" } } { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.258 ns) + CELL(0.366 ns) 6.434 ns REG_32B_CASUAL:\\GEN:19:CASE1:CASUALS\|BUF\[21\] 2 REG LCFF_X31_Y25_N29 2 " "Info: 2: + IC(5.258 ns) + CELL(0.366 ns) = 6.434 ns; Loc. = LCFF_X31_Y25_N29; Fanout = 2; REG Node = 'REG_32B_CASUAL:\\GEN:19:CASE1:CASUALS\|BUF\[21\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { DATA_IN[21] REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[21] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.176 ns ( 18.28 % ) " "Info: Total cell delay = 1.176 ns ( 18.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.258 ns ( 81.72 % ) " "Info: Total interconnect delay = 5.258 ns ( 81.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.434 ns" { DATA_IN[21] REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[21] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "6.434 ns" { DATA_IN[21] {} DATA_IN[21]~combout {} REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[21] {} } { 0.000ns 0.000ns 5.258ns } { 0.000ns 0.810ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK CLK~clkctrl REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[21] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[21] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.434 ns" { DATA_IN[21] REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[21] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "6.434 ns" { DATA_IN[21] {} DATA_IN[21]~combout {} REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[21] {} } { 0.000ns 0.000ns 5.258ns } { 0.000ns 0.810ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 15:45:27 2019 " "Info: Processing ended: Sat Mar 02 15:45:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
