# Programmable Logic â€“ FPGA & VHDL Lab Series

This repository contains all five FPGA laboratory exercises from the **â€œProgrammierbare Logikâ€** module at the **Berliner Hochschule fÃ¼r Technik (BHT)**.  
The labs were implemented using **Intel Quartus Prime** and simulated in **ModelSim**, targeting **Intel DE2-115** and **DE10/DE12** FPGA boards.

Each lab demonstrates practical aspects of digital design â€” from combinational logic and sequential machines to serial communication interfaces â€” written entirely in **VHDL**.

---

## ğŸ“‚ Folder Overview

all/
â”œâ”€â”€ Labor_1_Neptun/ â†’ BCD-to-7-Segment Converter & Binary-to-BCD IP-Core
â”œâ”€â”€ Labor_2_Neptun/ â†’ 3-Digit Counter, 24-Hour Clock, Stopwatch
â”œâ”€â”€ Labor_3_Neptun/ â†’ Bit-Sequence Detector (FSM Design)
â”œâ”€â”€ Labor_4_Neptun/ â†’ Booth Multiplier (Datapath & Control Unit)
â””â”€â”€ Labor_5_Neptun/ â†’ SPI Slave Interface

---

## ğŸ§  Summary of Each Laboratory

### **Labor 1 â€“ BCD to 7-Segment Converter**
Design and simulation of a combinational decoder converting BCD input to 7-segment output.  
Includes a testbench and structural composition of a binary-to-7-segment display system using an IP-Core.

**Topics:** BCD logic, behavioral vs. structural VHDL, RTL analysis, IP-core integration.

---

### **Labor 2 â€“ Counters and Time Systems**
Implementation of a 3-digit BCD counter extended into a full 24-hour clock and stopwatch using the DE2-115 FPGA board.

**Topics:** clock division, synchronous counters, display multiplexing, timekeeping FSMs.

---

### **Labor 3 â€“ Bit-Sequence Detector**
Development of a state machine that detects sequences of four identical bits (`0000` or `1111`) using D-flip-flops and alternative CASE-based process modeling.

**Topics:** state encoding, FSM design, sequential logic, manual flip-flop instantiation, RTL & technology view verification.

---

### **Labor 4 â€“ Booth Algorithm Multiplier**
Implementation of a **Booth-encoded** multiplier for signed 4-bit numbers in twoâ€™s complement.  
Design includes datapath and control unit separation.

**Topics:** arithmetic datapath design, control FSM, signed multiplication, Moore automaton modeling.

---

### **Labor 5 â€“ SPI Slave Interface**
Design and verification of an SPI slave module capable of receiving 8-bit words via MOSI/SCLK/SS lines.  
Output is displayed on 7-segment LEDs upon transfer completion.

**Topics:** synchronous serial communication, edge detection, shift registers, timing analysis.

---

## âš™ï¸ Tools and Hardware

- **Intel Quartus Prime Lite Edition**  
- **ModelSim Intel FPGA Edition**  
- **Terasic DE2-115 / DE10-Lite / DE12 FPGA boards**  
- **VHDL-2008 standard**

---

## â–¶ï¸ How to Run the Projects

1. Open any `Labor_X_Neptun` folder in **Quartus Prime**.  
2. Load the `.qpf` project file.  
3. Compile the design and open the **RTL Viewer**.  
4. Run provided testbenches or `.do` scripts in **ModelSim**.  
5. (Optional) Load the compiled `.sof` file onto your FPGA board to verify operation.

---

## ğŸ“œ License
All projects are part of an academic course and are shared for **educational and research purposes** only.  
Reproduction or redistribution for grading or commercial use requires citation of the author.

---

## ğŸ‘¤ Author

**Anis Jallali**  
Student of Embedded Systems Engineering â€“ Berliner Hochschule fÃ¼r Technik (BHT)  
ğŸ“§ [s90499@bht-berlin.de](mailto:s90499@bht-berlin.de)  
ğŸ”— [GitHub: Anice-33](https://github.com/Anice-33)
