<module name="XMC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L2CFG" acronym="L2CFG" offset="0x0" width="32" description="L2 cache configuration register">
    <bitfield id="Reserved" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="NUM_MM" width="4" begin="27" end="24" resetval="0x0" description="Number of megamodules -1 (always 0 for IVA2)" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="4" begin="23" end="20" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MMID" width="4" begin="19" end="16" resetval="0x0" description="Megamodule ID (always 0x0 for IVA2)" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="5" begin="15" end="11" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="W"/>
    <bitfield id="NOINIT" width="1" begin="10" end="10" resetval="0" description="No init upon cache config: when written '1', cache config is restored without re-initializing cache context (tags, validity bits) (this is assumed here that the restored cache settings are the same as prior to the execution of the IDLE instruction) when written '0', cache context is re-initialized (cache content is indirectly lost) this bit is always read as 0" range="" rwaccess="W"/>
    <bitfield id="IP" width="1" begin="9" end="9" resetval="0" description="Global L1P invalidate (for backward compatibility,deprecated)" range="" rwaccess="W"/>
    <bitfield id="ID" width="1" begin="8" end="8" resetval="0" description="Global L1D invalidate (for backward compatibility,deprecated)" range="" rwaccess="W"/>
    <bitfield id="Reserved" width="3" begin="7" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="W"/>
    <bitfield id="L2CC" width="2" begin="4" end="3" resetval="0x0" description="L2 cache control" range="" rwaccess="RW">
      <bitenum value="0" token="L2CC_0" description="L2 cache operates normally"/>
      <bitenum value="1" token="L2CC_1" description="L2 Cache is frozen"/>
      <bitenum value="2" token="L2CC_2" description="L2 cache is bypassed"/>
    </bitfield>
    <bitfield id="L2MODE" width="3" begin="2" end="0" resetval="0x0" description="L2 Configuration Register" range="" rwaccess="RW">
      <bitenum value="0" token="L2MODE_0" description="0KB of L2 Cache"/>
      <bitenum value="1" token="L2MODE_1" description="32KB of L2 Cache"/>
      <bitenum value="2" token="L2MODE_2" description="64KB of L2 Cache"/>
    </bitfield>
  </register>
  <register id="L1PCFG" acronym="L1PCFG" offset="0x20" width="32" description="">
    <bitfield id="Reserved" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="L1PMODE" width="3" begin="2" end="0" resetval="0x0" description="L1P Configuration Register" range="" rwaccess="RW">
      <bitenum value="0" token="L1PMODE_0" description="0KB of L1P Cache"/>
      <bitenum value="1" token="L1PMODE_1" description="4KB of L1P Cache"/>
      <bitenum value="2" token="L1PMODE_2" description="8KB of L1P Cache"/>
      <bitenum value="3" token="L1PMODE_3" description="16KB of L1P Cache"/>
      <bitenum value="4" token="L1PMODE_4" description="Maximum cache (32KB of L1P Cache)"/>
    </bitfield>
  </register>
  <register id="L1PCC" acronym="L1PCC" offset="0x24" width="32" description="L1P Configuration Register">
    <bitfield id="Reserved" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="POPER" width="3" begin="18" end="16" resetval="0x0" description="Previous value of the OPER field" range="" rwaccess="R">
      <bitenum value="0" token="POPER_0_r" description="L1P cache operates normally"/>
      <bitenum value="1" token="POPER_1_r" description="L1P Cache is frozen"/>
    </bitfield>
    <bitfield id="Reserved" width="13" begin="15" end="3" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="OPER" width="3" begin="2" end="0" resetval="0x0" description="DMC operation control" range="" rwaccess="RW">
      <bitenum value="0" token="OPER_0" description="L1P cache operates normally"/>
      <bitenum value="1" token="OPER_1" description="L1P Cache is frozen"/>
    </bitfield>
  </register>
  <register id="L1DCFG" acronym="L1DCFG" offset="0x40" width="32" description="L1D resets to Maximal cache mode using dmc_default_cachemode tie-off input.">
    <bitfield id="Reserved" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="L1DMODE" width="3" begin="2" end="0" resetval="0x0" description="L1D Configuration Register" range="" rwaccess="RW">
      <bitenum value="0" token="L1DMODE_0" description="0KB of L1D Cache"/>
      <bitenum value="1" token="L1DMODE_1" description="4KB of L1D Cache"/>
      <bitenum value="2" token="L1DMODE_2" description="8KB of L1D Cache"/>
      <bitenum value="3" token="L1DMODE_3" description="16KB of L1D Cache"/>
      <bitenum value="4" token="L1DMODE_4" description="32KB of L1D Cache"/>
      <bitenum value="5" token="L1DMODE_5" description="Not used"/>
      <bitenum value="6" token="L1DMODE_6" description="Not used"/>
      <bitenum value="7" token="L1DMODE_7" description="Maximum cache (maps to 32KB of L1D Cache)"/>
    </bitfield>
  </register>
  <register id="L1DCC" acronym="L1DCC" offset="0x44" width="32" description="L1D Configuration Register">
    <bitfield id="Reserved" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="POPER" width="3" begin="18" end="16" resetval="0x0" description="Previous value of the OPER field" range="" rwaccess="R">
      <bitenum value="0" token="POPER_0_r" description="L1D cache operates normally"/>
      <bitenum value="1" token="POPER_1_r" description="L1D Cache is frozen"/>
    </bitfield>
    <bitfield id="Reserved" width="13" begin="15" end="3" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="OPER" width="3" begin="2" end="0" resetval="0x0" description="DMC operation control" range="" rwaccess="RW">
      <bitenum value="0" token="OPER_0" description="L1D cache operates normally"/>
      <bitenum value="1" token="OPER_1" description="L1D Cache is frozen"/>
    </bitfield>
  </register>
  <register id="CPUARBU" acronym="CPUARBU" offset="0x1000" width="32" description="">
    <bitfield id="Reserved" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRI" width="3" begin="18" end="16" resetval="0x1" description="Priority" range="" rwaccess="RW">
      <bitenum value="0" token="PRI_0" description="Highest priority"/>
      <bitenum value="1" token="PRI_1" description="2nd highest priority"/>
      <bitenum value="2" token="PRI_2" description="3rd highest priority"/>
      <bitenum value="3" token="PRI_3" description="4th highest priority"/>
      <bitenum value="4" token="PRI_4" description="5th highest priority"/>
      <bitenum value="5" token="PRI_5" description="6th highest priority"/>
      <bitenum value="6" token="PRI_6" description="7th highest priority"/>
      <bitenum value="7" token="PRI_7" description="Lowest priority"/>
    </bitfield>
    <bitfield id="Reserved" width="10" begin="15" end="6" resetval="0x000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="MAXWAIT" width="6" begin="5" end="0" resetval="0x10" description="Maximum Wait time (in UMC/EMC cycles)" range="" rwaccess="RW">
      <bitenum value="0" token="MAXWAIT_0" description="Always stalls due to higher priority requestor"/>
      <bitenum value="1" token="MAXWAIT_1" description="Maximum wait of 1 cycles (1/2 = 50% access)"/>
      <bitenum value="2" token="MAXWAIT_2" description="Maximum wait of 2 cycles (1/3 = 33% access)"/>
      <bitenum value="4" token="MAXWAIT_4" description="Maximum wait of 4 cycles (1/5 = 20% access)"/>
      <bitenum value="8" token="MAXWAIT_8" description="Maximum wait of 8 cycles (1/9 = 11% access)"/>
      <bitenum value="16" token="MAXWAIT_16" description="Maximum wait of 16 cycles (1/17 = 6% access)"/>
      <bitenum value="32" token="MAXWAIT_32" description="Maximum wait of 32 cycles (1/33 = 3% access)"/>
    </bitfield>
  </register>
  <register id="IDMAARBU" acronym="IDMAARBU" offset="0x1004" width="32" description="">
    <bitfield id="Reserved" width="26" begin="31" end="6" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="MAXWAIT" width="6" begin="5" end="0" resetval="0x10" description="Maximum Wait time (in UMC/EMC cycles)" range="" rwaccess="RW">
      <bitenum value="0" token="MAXWAIT_0" description="Always stalls due to higher priority requestor"/>
      <bitenum value="1" token="MAXWAIT_1" description="Maximum wait of 1 cycles (1/2 = 50% access)"/>
      <bitenum value="2" token="MAXWAIT_2" description="Maximum wait of 2 cycles (1/3 = 33% access)"/>
      <bitenum value="4" token="MAXWAIT_4" description="Maximum wait of 4 cycles (1/5 = 20% access)"/>
      <bitenum value="8" token="MAXWAIT_8" description="Maximum wait of 8 cycles (1/9 = 11% access)"/>
      <bitenum value="16" token="MAXWAIT_16" description="Maximum wait of 16 cycles (1/17 = 6% access)"/>
      <bitenum value="32" token="MAXWAIT_32" description="Maximum wait of 32 cycles (1/33 = 3% access)"/>
    </bitfield>
  </register>
  <register id="SDMAARBU" acronym="SDMAARBU" offset="0x1008" width="32" description="">
    <bitfield id="Reserved" width="26" begin="31" end="6" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="MAXWAIT" width="6" begin="5" end="0" resetval="0x01" description="Maximum Wait time (in UMC/EMC cycles)" range="" rwaccess="RW">
      <bitenum value="0" token="MAXWAIT_0" description="Always stalls due to higher priority requestor"/>
      <bitenum value="1" token="MAXWAIT_1" description="Maximum wait of 1 cycles (1/2 = 50% access)"/>
      <bitenum value="2" token="MAXWAIT_2" description="Maximum wait of 2 cycles (1/3 = 33% access)"/>
      <bitenum value="4" token="MAXWAIT_4" description="Maximum wait of 4 cycles (1/5 = 20% access)"/>
      <bitenum value="8" token="MAXWAIT_8" description="Maximum wait of 8 cycles (1/9 = 11% access)"/>
      <bitenum value="16" token="MAXWAIT_16" description="Maximum wait of 16 cycles (1/17 = 6% access)"/>
      <bitenum value="32" token="MAXWAIT_32" description="Maximum wait of 32 cycles (1/33 = 3% access)"/>
    </bitfield>
  </register>
  <register id="UCARBU" acronym="UCARBU" offset="0x100C" width="32" description="">
    <bitfield id="Reserved" width="26" begin="31" end="6" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="MAXWAIT" width="6" begin="5" end="0" resetval="0x20" description="Maximum Wait time (in UMC/EMC cycles)" range="" rwaccess="RW">
      <bitenum value="0" token="MAXWAIT_0" description="Always stalls due to higher priority requestor"/>
      <bitenum value="1" token="MAXWAIT_1" description="Maximum wait of 1 cycles (1/2 = 50% access)"/>
      <bitenum value="2" token="MAXWAIT_2" description="Maximum wait of 2 cycles (1/3 = 33% access)"/>
      <bitenum value="4" token="MAXWAIT_4" description="Maximum wait of 4 cycles (1/5 = 20% access)"/>
      <bitenum value="8" token="MAXWAIT_8" description="Maximum wait of 8 cycles (1/9 = 11% access)"/>
      <bitenum value="16" token="MAXWAIT_16" description="Maximum wait of 16 cycles (1/17 = 6% access)"/>
      <bitenum value="32" token="MAXWAIT_32" description="Maximum wait of 32 cycles (1/33 = 3% access)"/>
    </bitfield>
  </register>
  <register id="CPUARBD" acronym="CPUARBD" offset="0x1040" width="32" description="CPU Arb Control">
    <bitfield id="Reserved" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRI" width="3" begin="18" end="16" resetval="0x1" description="Priority" range="" rwaccess="RW">
      <bitenum value="0" token="PRI_0" description="Highest priority"/>
      <bitenum value="1" token="PRI_1" description="2nd highest priority"/>
      <bitenum value="2" token="PRI_2" description="3rd highest priority"/>
      <bitenum value="3" token="PRI_3" description="4th highest priority"/>
      <bitenum value="4" token="PRI_4" description="5th highest priority"/>
      <bitenum value="5" token="PRI_5" description="6th highest priority"/>
      <bitenum value="6" token="PRI_6" description="7th highest priority"/>
      <bitenum value="7" token="PRI_7" description="Lowest priority"/>
    </bitfield>
    <bitfield id="Reserved" width="10" begin="15" end="6" resetval="0x000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="MAXWAIT" width="6" begin="5" end="0" resetval="0x10" description="Maximum Wait time (in UMC/EMC cycles)" range="" rwaccess="RW">
      <bitenum value="0" token="MAXWAIT_0" description="Always stalls due to higher priority requestor"/>
      <bitenum value="1" token="MAXWAIT_1" description="Maximum wait of 1 cycles (1/2 = 50% access)"/>
      <bitenum value="2" token="MAXWAIT_2" description="Maximum wait of 2 cycles (1/3 = 33% access)"/>
      <bitenum value="4" token="MAXWAIT_4" description="Maximum wait of 4 cycles (1/5 = 20% access)"/>
      <bitenum value="8" token="MAXWAIT_8" description="Maximum wait of 8 cycles (1/9 = 11% access)"/>
      <bitenum value="16" token="MAXWAIT_16" description="Maximum wait of 16 cycles (1/17 = 6% access)"/>
      <bitenum value="32" token="MAXWAIT_32" description="Maximum wait of 32 cycles (1/33 = 3% access)"/>
    </bitfield>
  </register>
  <register id="IDMAARBD" acronym="IDMAARBD" offset="0x1044" width="32" description="">
    <bitfield id="Reserved" width="26" begin="31" end="6" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="MAXWAIT" width="6" begin="5" end="0" resetval="0x10" description="Maximum Wait time (in UMC/EMC cycles)" range="" rwaccess="RW">
      <bitenum value="0" token="MAXWAIT_0" description="Always stalls due to higher priority requestor"/>
      <bitenum value="1" token="MAXWAIT_1" description="Maximum wait of 1 cycles (1/2 = 50% access)"/>
      <bitenum value="2" token="MAXWAIT_2" description="Maximum wait of 2 cycles (1/3 = 33% access)"/>
      <bitenum value="4" token="MAXWAIT_4" description="Maximum wait of 4 cycles (1/5 = 20% access)"/>
      <bitenum value="8" token="MAXWAIT_8" description="Maximum wait of 8 cycles (1/9 = 11% access)"/>
      <bitenum value="16" token="MAXWAIT_16" description="Maximum wait of 16 cycles (1/17 = 6% access)"/>
      <bitenum value="32" token="MAXWAIT_32" description="Maximum wait of 32 cycles (1/33 = 3% access)"/>
    </bitfield>
  </register>
  <register id="SDMAARBD" acronym="SDMAARBD" offset="0x1048" width="32" description="">
    <bitfield id="Reserved" width="26" begin="31" end="6" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="MAXWAIT" width="6" begin="5" end="0" resetval="0x01" description="Maximum Wait time (in UMC/EMC cycles)" range="" rwaccess="RW">
      <bitenum value="0" token="MAXWAIT_0" description="Always stalls due to higher priority requestor"/>
      <bitenum value="1" token="MAXWAIT_1" description="Maximum wait of 1 cycles (1/2 = 50% access)"/>
      <bitenum value="2" token="MAXWAIT_2" description="Maximum wait of 2 cycles (1/3 = 33% access)"/>
      <bitenum value="4" token="MAXWAIT_4" description="Maximum wait of 4 cycles (1/5 = 20% access)"/>
      <bitenum value="8" token="MAXWAIT_8" description="Maximum wait of 8 cycles (1/9 = 11% access)"/>
      <bitenum value="16" token="MAXWAIT_16" description="Maximum wait of 16 cycles (1/17 = 6% access)"/>
      <bitenum value="32" token="MAXWAIT_32" description="Maximum wait of 32 cycles (1/33 = 3% access)"/>
    </bitfield>
  </register>
  <register id="UCARBD" acronym="UCARBD" offset="0x104C" width="32" description="">
    <bitfield id="Reserved" width="26" begin="31" end="6" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="MAXWAIT" width="6" begin="5" end="0" resetval="0x20" description="Maximum Wait time (in UMC/EMC cycles)" range="" rwaccess="RW">
      <bitenum value="0" token="MAXWAIT_0" description="Always stalls due to higher priority requestor"/>
      <bitenum value="1" token="MAXWAIT_1" description="Maximum wait of 1 cycles (1/2 = 50% access)"/>
      <bitenum value="2" token="MAXWAIT_2" description="max wait of 2 cycles (1/3 = 33% access)"/>
      <bitenum value="4" token="MAXWAIT_4" description="Maximum wait of 4 cycles (1/5 = 20% access)"/>
      <bitenum value="8" token="MAXWAIT_8" description="Maximum wait of 8 cycles (1/9 = 11% access)"/>
      <bitenum value="16" token="MAXWAIT_16" description="Maximum wait of 16 cycles (1/17 = 6% access)"/>
      <bitenum value="32" token="MAXWAIT_32" description="Maximum wait of 32 cycles (1/33 = 3% access)"/>
    </bitfield>
  </register>
  <register id="L2WBAR" acronym="L2WBAR" offset="0x4000" width="32" description="L2 block writeback base address">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x--------" description="Block base address" range="" rwaccess="W"/>
  </register>
  <register id="L2WWC" acronym="L2WWC" offset="0x4004" width="32" description="">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WC" width="16" begin="15" end="0" resetval="0x0000" description="Number of 32-bit words in the block" range="" rwaccess="RW"/>
  </register>
  <register id="L2WIBAR" acronym="L2WIBAR" offset="0x4010" width="32" description="L2 block wbinv base address">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x--------" description="Block base address" range="" rwaccess="W"/>
  </register>
  <register id="L2WIWC" acronym="L2WIWC" offset="0x4014" width="32" description="">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WC" width="16" begin="15" end="0" resetval="0x0000" description="Number of 32-bit words in the block" range="" rwaccess="RW"/>
  </register>
  <register id="L2IBAR" acronym="L2IBAR" offset="0x4018" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x--------" description="" range="" rwaccess="W"/>
  </register>
  <register id="L2IWC" acronym="L2IWC" offset="0x401C" width="32" description="">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WC" width="16" begin="15" end="0" resetval="0x0000" description="Number of 32-bit words in the block" range="" rwaccess="RW"/>
  </register>
  <register id="L1PIBAR" acronym="L1PIBAR" offset="0x4020" width="32" description="L1P Block Invalidate Base Address Register">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x--------" description="Block base address" range="" rwaccess="W"/>
  </register>
  <register id="L1PIWC" acronym="L1PIWC" offset="0x4024" width="32" description="L1P Block Invalidate Word Count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WC" width="16" begin="15" end="0" resetval="0x0000" description="Number of 32-bit words in the block" range="" rwaccess="RW"/>
  </register>
  <register id="L1DWIBAR" acronym="L1DWIBAR" offset="0x4030" width="32" description="">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x--------" description="Block base address" range="" rwaccess="W"/>
  </register>
  <register id="L1DWIWC" acronym="L1DWIWC" offset="0x4034" width="32" description="L1D Block Wb-Inv Word Count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WC" width="16" begin="15" end="0" resetval="0x0000" description="Number of 32-bit words in the block" range="" rwaccess="RW"/>
  </register>
  <register id="L1DWBAR" acronym="L1DWBAR" offset="0x4040" width="32" description="L1D Block Writeback Base Address Register">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x--------" description="Block base address" range="" rwaccess="W"/>
  </register>
  <register id="L1DWWC" acronym="L1DWWC" offset="0x4044" width="32" description="L1D Block Writeback Word Count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WC" width="16" begin="15" end="0" resetval="0x0000" description="Number of 32-bit words in the block" range="" rwaccess="RW"/>
  </register>
  <register id="L1DIBAR" acronym="L1DIBAR" offset="0x4048" width="32" description="L1D Block Invalidate Base Address Register">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x--------" description="Block base address" range="" rwaccess="W"/>
  </register>
  <register id="L1DIWC" acronym="L1DIWC" offset="0x404C" width="32" description="L1D Block Invalidate Word Count">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WC" width="16" begin="15" end="0" resetval="0x0000" description="Number of 32-bit words in the block" range="" rwaccess="RW"/>
  </register>
  <register id="L2WB" acronym="L2WB" offset="0x5000" width="32" description="L2 global writeback">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="C" width="1" begin="0" end="0" resetval="0" description="L2 global write-back control" range="" rwaccess="RW">
      <bitenum value="0" token="C_0_r" description="Read 0: Previous L2 global write-back has completed"/>
      <bitenum value="0" token="C_0_w" description="Write 0: No effect"/>
      <bitenum value="1" token="C_1_r" description="Read 1: Previous L2 global write-back has not completed"/>
      <bitenum value="1" token="C_1_w" description="Write 1: Initiates an L2 global write-back(L1P Effect: No effect. L1D Effect: All updated data written back to L2/external, but left valid in L1D. L2 Effect: All updated data written back externally, but left valid in L2 cache. )"/>
    </bitfield>
  </register>
  <register id="L2WBINV" acronym="L2WBINV" offset="0x5004" width="32" description="L2 global writeback invalidate">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="C" width="1" begin="0" end="0" resetval="0" description="L2 global write-back/invalidate command:" range="" rwaccess="RW">
      <bitenum value="0" token="C_0_w" description="No effect"/>
      <bitenum value="1" token="C_1_w" description="Initiates an L2 global write-back/invalidate(L1P Effect: All lines invalidated in L1P. L1D Effect: All updated data written back to L2/external. All lines invalidated within L1D. L2 Effect: All updated data written back externally. All lines invalidated in L2)."/>
      <bitenum value="0" token="C_0_r" description="Previous L2 global write-back/invalidate has completed"/>
      <bitenum value="1" token="C_1_r" description="Previous L2 global write-back/invalidate has not completed"/>
    </bitfield>
  </register>
  <register id="L2INV" acronym="L2INV" offset="0x5008" width="32" description="L2 global invalidate">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="I" width="1" begin="0" end="0" resetval="0" description="L2 global invalidate command:" range="" rwaccess="RW">
      <bitenum value="0" token="I_0_w" description="No effect"/>
      <bitenum value="1" token="I_1_w" description="Initiates an L2 global invalidate(L1P Effect: All lines invalidated in L1P. L1D Effect: All lines invalidated in L1D. Updated data is dropped. L2 Effect: All lines invalidated in L2. Updated data is dropped)."/>
      <bitenum value="0" token="I_0_r" description="Previous L2 global invalidate has completed"/>
      <bitenum value="1" token="I_1_r" description="Previous L2 global invalidate has notcompleted"/>
    </bitfield>
  </register>
  <register id="L1PINV" acronym="L1PINV" offset="0x5028" width="32" description="L1P Global Invalidate">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="I" width="1" begin="0" end="0" resetval="0" description="L1P global invalidate command:" range="" rwaccess="RW">
      <bitenum value="0" token="I_0_w" description="No effect"/>
      <bitenum value="1" token="I_1_w" description="Initiates an L1P global invalidate"/>
      <bitenum value="0" token="I_0_r" description="Previous L1P global invalidate has completed"/>
      <bitenum value="1" token="I_1_r" description="Previous L1P global invalidate has notcompleted"/>
    </bitfield>
  </register>
  <register id="L1DWB" acronym="L1DWB" offset="0x5040" width="32" description="L1D Global Writeback">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="C" width="1" begin="0" end="0" resetval="0" description="L1D global write-back command:" range="" rwaccess="RW">
      <bitenum value="0" token="C_0_w" description="No effect"/>
      <bitenum value="1" token="C_1_w" description="Initiates an L1D global write-back"/>
      <bitenum value="0" token="C_0_r" description="Previous L1D global write-back has completed"/>
      <bitenum value="1" token="C_1_r" description="Previous L1D global write-back has notcompleted"/>
    </bitfield>
  </register>
  <register id="L1DWBINV" acronym="L1DWBINV" offset="0x5044" width="32" description="L1D Global Writeback Invalidate">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="C" width="1" begin="0" end="0" resetval="0" description="L1D global write-back/invalidate command:" range="" rwaccess="RW">
      <bitenum value="0" token="C_0_w" description="No effect"/>
      <bitenum value="1" token="C_1_w" description="Initiates an L1D global write-back/invalidate"/>
      <bitenum value="0" token="C_0_r" description="Previous L1D global write-back/invalidate has completed"/>
      <bitenum value="1" token="C_1_r" description="Previous L1D global write-back/invalidate has not completed"/>
    </bitfield>
  </register>
  <register id="L1DINV" acronym="L1DINV" offset="0x5048" width="32" description="L1D Global Invalidate">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="I" width="1" begin="0" end="0" resetval="0" description="L1D global invalidate command:" range="" rwaccess="RW">
      <bitenum value="0" token="I_0_w" description="No effect"/>
      <bitenum value="1" token="I_1_w" description="Initiates an L1D global invalidate"/>
      <bitenum value="0" token="I_0_r" description="Previous L1D global invalidate has completed"/>
      <bitenum value="1" token="I_1_r" description="Previous L1D global invalidate has notcompleted"/>
    </bitfield>
  </register>
  <register id="MARi_0" acronym="MARi_0" offset="0x8000" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_1" acronym="MARi_1" offset="0x8004" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_2" acronym="MARi_2" offset="0x8008" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_3" acronym="MARi_3" offset="0x800C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_4" acronym="MARi_4" offset="0x8010" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_5" acronym="MARi_5" offset="0x8014" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_6" acronym="MARi_6" offset="0x8018" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_7" acronym="MARi_7" offset="0x801C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_8" acronym="MARi_8" offset="0x8020" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_9" acronym="MARi_9" offset="0x8024" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_10" acronym="MARi_10" offset="0x8028" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_11" acronym="MARi_11" offset="0x802C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_12" acronym="MARi_12" offset="0x8030" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_13" acronym="MARi_13" offset="0x8034" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_14" acronym="MARi_14" offset="0x8038" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_15" acronym="MARi_15" offset="0x803C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_16" acronym="MARi_16" offset="0x8040" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_17" acronym="MARi_17" offset="0x8044" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_18" acronym="MARi_18" offset="0x8048" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_19" acronym="MARi_19" offset="0x804C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_20" acronym="MARi_20" offset="0x8050" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_21" acronym="MARi_21" offset="0x8054" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_22" acronym="MARi_22" offset="0x8058" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_23" acronym="MARi_23" offset="0x805C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_24" acronym="MARi_24" offset="0x8060" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_25" acronym="MARi_25" offset="0x8064" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_26" acronym="MARi_26" offset="0x8068" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_27" acronym="MARi_27" offset="0x806C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_28" acronym="MARi_28" offset="0x8070" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_29" acronym="MARi_29" offset="0x8074" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_30" acronym="MARi_30" offset="0x8078" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_31" acronym="MARi_31" offset="0x807C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_32" acronym="MARi_32" offset="0x8080" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_33" acronym="MARi_33" offset="0x8084" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_34" acronym="MARi_34" offset="0x8088" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_35" acronym="MARi_35" offset="0x808C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_36" acronym="MARi_36" offset="0x8090" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_37" acronym="MARi_37" offset="0x8094" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_38" acronym="MARi_38" offset="0x8098" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_39" acronym="MARi_39" offset="0x809C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_40" acronym="MARi_40" offset="0x80A0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_41" acronym="MARi_41" offset="0x80A4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_42" acronym="MARi_42" offset="0x80A8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_43" acronym="MARi_43" offset="0x80AC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_44" acronym="MARi_44" offset="0x80B0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_45" acronym="MARi_45" offset="0x80B4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_46" acronym="MARi_46" offset="0x80B8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_47" acronym="MARi_47" offset="0x80BC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_48" acronym="MARi_48" offset="0x80C0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_49" acronym="MARi_49" offset="0x80C4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_50" acronym="MARi_50" offset="0x80C8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_51" acronym="MARi_51" offset="0x80CC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_52" acronym="MARi_52" offset="0x80D0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_53" acronym="MARi_53" offset="0x80D4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_54" acronym="MARi_54" offset="0x80D8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_55" acronym="MARi_55" offset="0x80DC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_56" acronym="MARi_56" offset="0x80E0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_57" acronym="MARi_57" offset="0x80E4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_58" acronym="MARi_58" offset="0x80E8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_59" acronym="MARi_59" offset="0x80EC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_60" acronym="MARi_60" offset="0x80F0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_61" acronym="MARi_61" offset="0x80F4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_62" acronym="MARi_62" offset="0x80F8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_63" acronym="MARi_63" offset="0x80FC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_64" acronym="MARi_64" offset="0x8100" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_65" acronym="MARi_65" offset="0x8104" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_66" acronym="MARi_66" offset="0x8108" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_67" acronym="MARi_67" offset="0x810C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_68" acronym="MARi_68" offset="0x8110" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_69" acronym="MARi_69" offset="0x8114" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_70" acronym="MARi_70" offset="0x8118" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_71" acronym="MARi_71" offset="0x811C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_72" acronym="MARi_72" offset="0x8120" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_73" acronym="MARi_73" offset="0x8124" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_74" acronym="MARi_74" offset="0x8128" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_75" acronym="MARi_75" offset="0x812C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_76" acronym="MARi_76" offset="0x8130" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_77" acronym="MARi_77" offset="0x8134" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_78" acronym="MARi_78" offset="0x8138" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_79" acronym="MARi_79" offset="0x813C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_80" acronym="MARi_80" offset="0x8140" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_81" acronym="MARi_81" offset="0x8144" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_82" acronym="MARi_82" offset="0x8148" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_83" acronym="MARi_83" offset="0x814C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_84" acronym="MARi_84" offset="0x8150" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_85" acronym="MARi_85" offset="0x8154" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_86" acronym="MARi_86" offset="0x8158" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_87" acronym="MARi_87" offset="0x815C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_88" acronym="MARi_88" offset="0x8160" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_89" acronym="MARi_89" offset="0x8164" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_90" acronym="MARi_90" offset="0x8168" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_91" acronym="MARi_91" offset="0x816C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_92" acronym="MARi_92" offset="0x8170" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_93" acronym="MARi_93" offset="0x8174" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_94" acronym="MARi_94" offset="0x8178" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_95" acronym="MARi_95" offset="0x817C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_96" acronym="MARi_96" offset="0x8180" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_97" acronym="MARi_97" offset="0x8184" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_98" acronym="MARi_98" offset="0x8188" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_99" acronym="MARi_99" offset="0x818C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_100" acronym="MARi_100" offset="0x8190" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_101" acronym="MARi_101" offset="0x8194" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_102" acronym="MARi_102" offset="0x8198" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_103" acronym="MARi_103" offset="0x819C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_104" acronym="MARi_104" offset="0x81A0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_105" acronym="MARi_105" offset="0x81A4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_106" acronym="MARi_106" offset="0x81A8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_107" acronym="MARi_107" offset="0x81AC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_108" acronym="MARi_108" offset="0x81B0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_109" acronym="MARi_109" offset="0x81B4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_110" acronym="MARi_110" offset="0x81B8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_111" acronym="MARi_111" offset="0x81BC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_112" acronym="MARi_112" offset="0x81C0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_113" acronym="MARi_113" offset="0x81C4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_114" acronym="MARi_114" offset="0x81C8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_115" acronym="MARi_115" offset="0x81CC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_116" acronym="MARi_116" offset="0x81D0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_117" acronym="MARi_117" offset="0x81D4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_118" acronym="MARi_118" offset="0x81D8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_119" acronym="MARi_119" offset="0x81DC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_120" acronym="MARi_120" offset="0x81E0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_121" acronym="MARi_121" offset="0x81E4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_122" acronym="MARi_122" offset="0x81E8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_123" acronym="MARi_123" offset="0x81EC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_124" acronym="MARi_124" offset="0x81F0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_125" acronym="MARi_125" offset="0x81F4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_126" acronym="MARi_126" offset="0x81F8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_127" acronym="MARi_127" offset="0x81FC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_128" acronym="MARi_128" offset="0x8200" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_129" acronym="MARi_129" offset="0x8204" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_130" acronym="MARi_130" offset="0x8208" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_131" acronym="MARi_131" offset="0x820C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_132" acronym="MARi_132" offset="0x8210" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_133" acronym="MARi_133" offset="0x8214" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_134" acronym="MARi_134" offset="0x8218" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_135" acronym="MARi_135" offset="0x821C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_136" acronym="MARi_136" offset="0x8220" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_137" acronym="MARi_137" offset="0x8224" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_138" acronym="MARi_138" offset="0x8228" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_139" acronym="MARi_139" offset="0x822C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_140" acronym="MARi_140" offset="0x8230" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_141" acronym="MARi_141" offset="0x8234" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_142" acronym="MARi_142" offset="0x8238" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_143" acronym="MARi_143" offset="0x823C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_144" acronym="MARi_144" offset="0x8240" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_145" acronym="MARi_145" offset="0x8244" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_146" acronym="MARi_146" offset="0x8248" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_147" acronym="MARi_147" offset="0x824C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_148" acronym="MARi_148" offset="0x8250" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_149" acronym="MARi_149" offset="0x8254" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_150" acronym="MARi_150" offset="0x8258" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_151" acronym="MARi_151" offset="0x825C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_152" acronym="MARi_152" offset="0x8260" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_153" acronym="MARi_153" offset="0x8264" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_154" acronym="MARi_154" offset="0x8268" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_155" acronym="MARi_155" offset="0x826C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_156" acronym="MARi_156" offset="0x8270" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_157" acronym="MARi_157" offset="0x8274" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_158" acronym="MARi_158" offset="0x8278" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_159" acronym="MARi_159" offset="0x827C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_160" acronym="MARi_160" offset="0x8280" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_161" acronym="MARi_161" offset="0x8284" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_162" acronym="MARi_162" offset="0x8288" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_163" acronym="MARi_163" offset="0x828C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_164" acronym="MARi_164" offset="0x8290" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_165" acronym="MARi_165" offset="0x8294" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_166" acronym="MARi_166" offset="0x8298" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_167" acronym="MARi_167" offset="0x829C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_168" acronym="MARi_168" offset="0x82A0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_169" acronym="MARi_169" offset="0x82A4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_170" acronym="MARi_170" offset="0x82A8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_171" acronym="MARi_171" offset="0x82AC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_172" acronym="MARi_172" offset="0x82B0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_173" acronym="MARi_173" offset="0x82B4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_174" acronym="MARi_174" offset="0x82B8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_175" acronym="MARi_175" offset="0x82BC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_176" acronym="MARi_176" offset="0x82C0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_177" acronym="MARi_177" offset="0x82C4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_178" acronym="MARi_178" offset="0x82C8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_179" acronym="MARi_179" offset="0x82CC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_180" acronym="MARi_180" offset="0x82D0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_181" acronym="MARi_181" offset="0x82D4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_182" acronym="MARi_182" offset="0x82D8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_183" acronym="MARi_183" offset="0x82DC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_184" acronym="MARi_184" offset="0x82E0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_185" acronym="MARi_185" offset="0x82E4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_186" acronym="MARi_186" offset="0x82E8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_187" acronym="MARi_187" offset="0x82EC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_188" acronym="MARi_188" offset="0x82F0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_189" acronym="MARi_189" offset="0x82F4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_190" acronym="MARi_190" offset="0x82F8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_191" acronym="MARi_191" offset="0x82FC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_192" acronym="MARi_192" offset="0x8300" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_193" acronym="MARi_193" offset="0x8304" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_194" acronym="MARi_194" offset="0x8308" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_195" acronym="MARi_195" offset="0x830C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_196" acronym="MARi_196" offset="0x8310" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_197" acronym="MARi_197" offset="0x8314" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_198" acronym="MARi_198" offset="0x8318" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_199" acronym="MARi_199" offset="0x831C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_200" acronym="MARi_200" offset="0x8320" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_201" acronym="MARi_201" offset="0x8324" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_202" acronym="MARi_202" offset="0x8328" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_203" acronym="MARi_203" offset="0x832C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_204" acronym="MARi_204" offset="0x8330" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_205" acronym="MARi_205" offset="0x8334" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_206" acronym="MARi_206" offset="0x8338" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_207" acronym="MARi_207" offset="0x833C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_208" acronym="MARi_208" offset="0x8340" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_209" acronym="MARi_209" offset="0x8344" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_210" acronym="MARi_210" offset="0x8348" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_211" acronym="MARi_211" offset="0x834C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_212" acronym="MARi_212" offset="0x8350" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_213" acronym="MARi_213" offset="0x8354" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_214" acronym="MARi_214" offset="0x8358" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_215" acronym="MARi_215" offset="0x835C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_216" acronym="MARi_216" offset="0x8360" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_217" acronym="MARi_217" offset="0x8364" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_218" acronym="MARi_218" offset="0x8368" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_219" acronym="MARi_219" offset="0x836C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_220" acronym="MARi_220" offset="0x8370" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_221" acronym="MARi_221" offset="0x8374" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_222" acronym="MARi_222" offset="0x8378" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_223" acronym="MARi_223" offset="0x837C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_224" acronym="MARi_224" offset="0x8380" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_225" acronym="MARi_225" offset="0x8384" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_226" acronym="MARi_226" offset="0x8388" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_227" acronym="MARi_227" offset="0x838C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_228" acronym="MARi_228" offset="0x8390" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_229" acronym="MARi_229" offset="0x8394" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_230" acronym="MARi_230" offset="0x8398" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_231" acronym="MARi_231" offset="0x839C" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_232" acronym="MARi_232" offset="0x83A0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_233" acronym="MARi_233" offset="0x83A4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_234" acronym="MARi_234" offset="0x83A8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_235" acronym="MARi_235" offset="0x83AC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_236" acronym="MARi_236" offset="0x83B0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_237" acronym="MARi_237" offset="0x83B4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_238" acronym="MARi_238" offset="0x83B8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_239" acronym="MARi_239" offset="0x83BC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_240" acronym="MARi_240" offset="0x83C0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_241" acronym="MARi_241" offset="0x83C4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_242" acronym="MARi_242" offset="0x83C8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_243" acronym="MARi_243" offset="0x83CC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_244" acronym="MARi_244" offset="0x83D0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_245" acronym="MARi_245" offset="0x83D4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_246" acronym="MARi_246" offset="0x83D8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_247" acronym="MARi_247" offset="0x83DC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_248" acronym="MARi_248" offset="0x83E0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_249" acronym="MARi_249" offset="0x83E4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_250" acronym="MARi_250" offset="0x83E8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_251" acronym="MARi_251" offset="0x83EC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_252" acronym="MARi_252" offset="0x83F0" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_253" acronym="MARi_253" offset="0x83F4" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_254" acronym="MARi_254" offset="0x83F8" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="MARi_255" acronym="MARi_255" offset="0x83FC" width="32" description="Memory Attribute Register i = 0 defines the cacheable memory attribute for Local L2 RAM (fixed) i = 1 to 255 define a cachable memory attribute for 0x0100 0000 memory range starting at 0x0100 0000">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x--------" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PC" width="1" begin="0" end="0" resetval="0 (1 for i=0)" description="" range="" rwaccess="RW (R for i=0...15)">
      <bitenum value="0" token="PC_0_r" description="Region is not cached"/>
      <bitenum value="1" token="PC_1_r" description="Region is cached"/>
    </bitfield>
  </register>
  <register id="L2MPFAR" acronym="L2MPFAR" offset="0xA000" width="32" description="L2 Memory Protection Fault Address Register">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x00000000" description="Block base address" range="" rwaccess="W"/>
  </register>
  <register id="L2MPFSR" acronym="L2MPFSR" offset="0xA004" width="32" description="">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="FLTID" width="8" begin="15" end="8" resetval="0x00" description="Faulted ID:VBUS PrivID of faulting requestor. This field is valid only if LE is zero." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ATYP" width="6" begin="5" end="0" resetval="0x00" description="Access type" range="" rwaccess="R"/>
  </register>
  <register id="L2MPFCR" acronym="L2MPFCR" offset="0xA008" width="32" description="L2 Memory Protection Fault Command Register">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="W"/>
    <bitfield id="MPFCLR" width="1" begin="0" end="0" resetval="0" description="Write 0: No effect Write 1: Clear fault logged information" range="" rwaccess="W"/>
  </register>
  <register id="L2MPPAj_0" acronym="L2MPPAj_0" offset="0xA200" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_1" acronym="L2MPPAj_1" offset="0xA204" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_2" acronym="L2MPPAj_2" offset="0xA208" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_3" acronym="L2MPPAj_3" offset="0xA20C" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_4" acronym="L2MPPAj_4" offset="0xA210" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_5" acronym="L2MPPAj_5" offset="0xA214" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_6" acronym="L2MPPAj_6" offset="0xA218" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_7" acronym="L2MPPAj_7" offset="0xA21C" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_8" acronym="L2MPPAj_8" offset="0xA220" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_9" acronym="L2MPPAj_9" offset="0xA224" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_10" acronym="L2MPPAj_10" offset="0xA228" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_11" acronym="L2MPPAj_11" offset="0xA22C" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_12" acronym="L2MPPAj_12" offset="0xA230" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_13" acronym="L2MPPAj_13" offset="0xA234" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_14" acronym="L2MPPAj_14" offset="0xA238" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_15" acronym="L2MPPAj_15" offset="0xA23C" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_16" acronym="L2MPPAj_16" offset="0xA240" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_17" acronym="L2MPPAj_17" offset="0xA244" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_18" acronym="L2MPPAj_18" offset="0xA248" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_19" acronym="L2MPPAj_19" offset="0xA24C" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_20" acronym="L2MPPAj_20" offset="0xA250" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_21" acronym="L2MPPAj_21" offset="0xA254" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_22" acronym="L2MPPAj_22" offset="0xA258" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_23" acronym="L2MPPAj_23" offset="0xA25C" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_24" acronym="L2MPPAj_24" offset="0xA260" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_25" acronym="L2MPPAj_25" offset="0xA264" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_26" acronym="L2MPPAj_26" offset="0xA268" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_27" acronym="L2MPPAj_27" offset="0xA26C" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_28" acronym="L2MPPAj_28" offset="0xA270" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_29" acronym="L2MPPAj_29" offset="0xA274" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_30" acronym="L2MPPAj_30" offset="0xA278" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_31" acronym="L2MPPAj_31" offset="0xA27C" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_32" acronym="L2MPPAj_32" offset="0xA280" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_33" acronym="L2MPPAj_33" offset="0xA284" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_34" acronym="L2MPPAj_34" offset="0xA288" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_35" acronym="L2MPPAj_35" offset="0xA28C" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_36" acronym="L2MPPAj_36" offset="0xA290" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_37" acronym="L2MPPAj_37" offset="0xA294" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_38" acronym="L2MPPAj_38" offset="0xA298" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_39" acronym="L2MPPAj_39" offset="0xA29C" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_40" acronym="L2MPPAj_40" offset="0xA2A0" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_41" acronym="L2MPPAj_41" offset="0xA2A4" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_42" acronym="L2MPPAj_42" offset="0xA2A8" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_43" acronym="L2MPPAj_43" offset="0xA2AC" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_44" acronym="L2MPPAj_44" offset="0xA2B0" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_45" acronym="L2MPPAj_45" offset="0xA2B4" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_46" acronym="L2MPPAj_46" offset="0xA2B8" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_47" acronym="L2MPPAj_47" offset="0xA2BC" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_48" acronym="L2MPPAj_48" offset="0xA2C0" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_49" acronym="L2MPPAj_49" offset="0xA2C4" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_50" acronym="L2MPPAj_50" offset="0xA2C8" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_51" acronym="L2MPPAj_51" offset="0xA2CC" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_52" acronym="L2MPPAj_52" offset="0xA2D0" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_53" acronym="L2MPPAj_53" offset="0xA2D4" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_54" acronym="L2MPPAj_54" offset="0xA2D8" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_55" acronym="L2MPPAj_55" offset="0xA2DC" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_56" acronym="L2MPPAj_56" offset="0xA2E0" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_57" acronym="L2MPPAj_57" offset="0xA2E4" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_58" acronym="L2MPPAj_58" offset="0xA2E8" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_59" acronym="L2MPPAj_59" offset="0xA2EC" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_60" acronym="L2MPPAj_60" offset="0xA2F0" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_61" acronym="L2MPPAj_61" offset="0xA2F4" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_62" acronym="L2MPPAj_62" offset="0xA2F8" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_63" acronym="L2MPPAj_63" offset="0xA2FC" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L2MPPAj_64" acronym="L2MPPAj_64" offset="0xA300" width="32" description="L2 Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPFAR" acronym="L1PMPFAR" offset="0xA400" width="32" description="PMC">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x00000000" description="Fault Address" range="" rwaccess="R"/>
  </register>
  <register id="L1PMPFSR" acronym="L1PMPFSR" offset="0xA404" width="32" description="PMC">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="FLTID" width="8" begin="15" end="8" resetval="0x00" description="Faulted ID:VBUS PrivID of faulting requestor. This field is valid only if LE is zero." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ATYP" width="6" begin="5" end="0" resetval="0x00" description="Access type" range="" rwaccess="R">
      <bitenum value="1" token="ATYP_1_r" description="Invalid user program fetch."/>
      <bitenum value="2" token="ATYP_2_r" description="Invalid user write"/>
      <bitenum value="4" token="ATYP_4_r" description="Invalid user read"/>
      <bitenum value="8" token="ATYP_8_r" description="Invalid supervisor program fetch"/>
      <bitenum value="16" token="ATYP_16_r" description="Invalid supervisor read"/>
      <bitenum value="18" token="ATYP_18_r" description="Invalid cache line writeback"/>
      <bitenum value="32" token="ATYP_32_r" description="Invalid supervisor write"/>
      <bitenum value="63" token="ATYP_63_r" description="Invalid cache line fill"/>
    </bitfield>
  </register>
  <register id="L1PMPFCR" acronym="L1PMPFCR" offset="0xA408" width="32" description="PMC">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="W"/>
    <bitfield id="MPFCLR" width="1" begin="0" end="0" resetval="0" description="Write 0: No effect Write 1: Clear fault logged information" range="" rwaccess="W"/>
  </register>
  <register id="L1PMPPAk_0" acronym="L1PMPPAk_0" offset="0xA600" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_1" acronym="L1PMPPAk_1" offset="0xA604" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_2" acronym="L1PMPPAk_2" offset="0xA608" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_3" acronym="L1PMPPAk_3" offset="0xA60C" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_4" acronym="L1PMPPAk_4" offset="0xA610" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_5" acronym="L1PMPPAk_5" offset="0xA614" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_6" acronym="L1PMPPAk_6" offset="0xA618" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_7" acronym="L1PMPPAk_7" offset="0xA61C" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_8" acronym="L1PMPPAk_8" offset="0xA620" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_9" acronym="L1PMPPAk_9" offset="0xA624" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_10" acronym="L1PMPPAk_10" offset="0xA628" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_11" acronym="L1PMPPAk_11" offset="0xA62C" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_12" acronym="L1PMPPAk_12" offset="0xA630" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_13" acronym="L1PMPPAk_13" offset="0xA634" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_14" acronym="L1PMPPAk_14" offset="0xA638" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_15" acronym="L1PMPPAk_15" offset="0xA63C" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_16" acronym="L1PMPPAk_16" offset="0xA640" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_17" acronym="L1PMPPAk_17" offset="0xA644" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_18" acronym="L1PMPPAk_18" offset="0xA648" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_19" acronym="L1PMPPAk_19" offset="0xA64C" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_20" acronym="L1PMPPAk_20" offset="0xA650" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_21" acronym="L1PMPPAk_21" offset="0xA654" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_22" acronym="L1PMPPAk_22" offset="0xA658" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_23" acronym="L1PMPPAk_23" offset="0xA65C" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_24" acronym="L1PMPPAk_24" offset="0xA660" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_25" acronym="L1PMPPAk_25" offset="0xA664" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_26" acronym="L1PMPPAk_26" offset="0xA668" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_27" acronym="L1PMPPAk_27" offset="0xA66C" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_28" acronym="L1PMPPAk_28" offset="0xA670" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_29" acronym="L1PMPPAk_29" offset="0xA674" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_30" acronym="L1PMPPAk_30" offset="0xA678" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_31" acronym="L1PMPPAk_31" offset="0xA67C" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1PMPPAk_32" acronym="L1PMPPAk_32" offset="0xA680" width="32" description="L1P Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="1" description="0: Supervisor eXecute access is not permitted1: Supervisor eXecute access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="1" description="0: User eXecute access is not permitted1: User eXecute access is permitted" range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPFAR" acronym="L1DMPFAR" offset="0xAC00" width="32" description="L1D Memory Protection Fault Address Register">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x00000000" description="Fault Address" range="" rwaccess="R"/>
  </register>
  <register id="L1DMPFSR" acronym="L1DMPFSR" offset="0xAC04" width="32" description="L1D Memory Protection Fault Status Register">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="FLTID" width="8" begin="15" end="8" resetval="0x00" description="Faulted ID:VBUS PrivID of faulting requestor. This field is valid only if LE is zero." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ATYP" width="6" begin="5" end="0" resetval="0x00" description="Access type" range="" rwaccess="R">
      <bitenum value="1" token="ATYP_1_r" description="Invalid user program fetch."/>
      <bitenum value="2" token="ATYP_2_r" description="Invalid user write"/>
      <bitenum value="4" token="ATYP_4_r" description="Invalid user read"/>
      <bitenum value="8" token="ATYP_8_r" description="Invalid supervisor program fetch"/>
      <bitenum value="16" token="ATYP_16_r" description="Invalid supervisor read"/>
      <bitenum value="18" token="ATYP_18_r" description="Invalid cache line writeback"/>
      <bitenum value="32" token="ATYP_32_r" description="Invalid supervisor write"/>
      <bitenum value="63" token="ATYP_63_r" description="Invalid cache line fill"/>
    </bitfield>
  </register>
  <register id="L1DMPFCR" acronym="L1DMPFCR" offset="0xAC08" width="32" description="L1D Memory Protection Fault Command Register">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="W"/>
    <bitfield id="MPFCLR" width="1" begin="0" end="0" resetval="0" description="Write 0: No effectWrite 1: Clear fault logged information" range="" rwaccess="W"/>
  </register>
  <register id="L1DMPPAk_0" acronym="L1DMPPAk_0" offset="0xAE00" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_1" acronym="L1DMPPAk_1" offset="0xAE04" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_2" acronym="L1DMPPAk_2" offset="0xAE08" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_3" acronym="L1DMPPAk_3" offset="0xAE0C" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_4" acronym="L1DMPPAk_4" offset="0xAE10" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_5" acronym="L1DMPPAk_5" offset="0xAE14" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_6" acronym="L1DMPPAk_6" offset="0xAE18" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_7" acronym="L1DMPPAk_7" offset="0xAE1C" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_8" acronym="L1DMPPAk_8" offset="0xAE20" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_9" acronym="L1DMPPAk_9" offset="0xAE24" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_10" acronym="L1DMPPAk_10" offset="0xAE28" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_11" acronym="L1DMPPAk_11" offset="0xAE2C" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_12" acronym="L1DMPPAk_12" offset="0xAE30" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_13" acronym="L1DMPPAk_13" offset="0xAE34" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_14" acronym="L1DMPPAk_14" offset="0xAE38" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_15" acronym="L1DMPPAk_15" offset="0xAE3C" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_16" acronym="L1DMPPAk_16" offset="0xAE40" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_17" acronym="L1DMPPAk_17" offset="0xAE44" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_18" acronym="L1DMPPAk_18" offset="0xAE48" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_19" acronym="L1DMPPAk_19" offset="0xAE4C" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_20" acronym="L1DMPPAk_20" offset="0xAE50" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_21" acronym="L1DMPPAk_21" offset="0xAE54" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_22" acronym="L1DMPPAk_22" offset="0xAE58" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_23" acronym="L1DMPPAk_23" offset="0xAE5C" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_24" acronym="L1DMPPAk_24" offset="0xAE60" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_25" acronym="L1DMPPAk_25" offset="0xAE64" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_26" acronym="L1DMPPAk_26" offset="0xAE68" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_27" acronym="L1DMPPAk_27" offset="0xAE6C" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_28" acronym="L1DMPPAk_28" offset="0xAE70" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_29" acronym="L1DMPPAk_29" offset="0xAE74" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_30" acronym="L1DMPPAk_30" offset="0xAE78" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_31" acronym="L1DMPPAk_31" offset="0xAE7C" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="L1DMPPAk_32" acronym="L1DMPPAk_32" offset="0xAE80" width="32" description="L1D Memory Protection Attribute Register Addresses for the 16MB page number i">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="1" description="0: ID 5 does not have access permission1: ID 5 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="1" description="0: ID 4 does not have access permission1: ID 4 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="1" description="0: ID 3 does not have access permission1: ID 3 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="1" description="0: ID 2 does not have access permission1: ID 2 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="1" description="0: ID 1 does not have access permission1: ID 1 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="1" description="0: ID 0 does not have access permission1: ID 0 has access permission" range="" rwaccess="RW"/>
    <bitfield id="AIDX" width="1" begin="9" end="9" resetval="1" description="0: External access is not permitted1: External access is permitted" range="" rwaccess="RW"/>
    <bitfield id="LOCAL" width="1" begin="8" end="8" resetval="1" description="0: DSP megamodule access is not permitted1: DSP megamodule access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="1" description="0: Supervisor Read access is not permitted1: Supervisor Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="1" description="0: Supervisor Write access is not permitted1: Supervisor Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="1" description="0: User Read access is not permitted1: User Read access is permitted" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="1" description="0: User Write access is not permitted1: User Write access is permitted" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
</module>
