Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep 20 09:34:11 2022
| Host         : ECE419-JV259R3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.154        0.000                      0                  132        0.163        0.000                      0                  132        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.154        0.000                      0                  132        0.163        0.000                      0                  132        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 U_1/U_INST1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_1/U_INST1/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.978ns (23.396%)  route 3.202ns (76.604%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.713     5.316    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  U_1/U_INST1/q_reg[2]/Q
                         net (fo=2, routed)           0.860     6.631    U_1/U_INST1/q_reg[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.755 r  U_1/U_INST1/q[2]_i_5/O
                         net (fo=1, routed)           0.507     7.262    U_1/U_INST1/q[2]_i_5_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.124     7.386 f  U_1/U_INST1/q[2]_i_4/O
                         net (fo=1, routed)           0.432     7.818    U_1/U_INST1/q[2]_i_4_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  U_1/U_INST1/q[2]_i_2/O
                         net (fo=4, routed)           0.593     8.535    U_1/U_INST1/enb_out
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     8.685 r  U_1/U_INST1/q[0]_i_1/O
                         net (fo=17, routed)          0.810     9.496    U_1/U_INST1/q[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594    15.017    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[0]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.631    14.649    U_1/U_INST1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 U_1/U_INST1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_1/U_INST1/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.978ns (23.396%)  route 3.202ns (76.604%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.713     5.316    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  U_1/U_INST1/q_reg[2]/Q
                         net (fo=2, routed)           0.860     6.631    U_1/U_INST1/q_reg[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.755 r  U_1/U_INST1/q[2]_i_5/O
                         net (fo=1, routed)           0.507     7.262    U_1/U_INST1/q[2]_i_5_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.124     7.386 f  U_1/U_INST1/q[2]_i_4/O
                         net (fo=1, routed)           0.432     7.818    U_1/U_INST1/q[2]_i_4_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  U_1/U_INST1/q[2]_i_2/O
                         net (fo=4, routed)           0.593     8.535    U_1/U_INST1/enb_out
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     8.685 r  U_1/U_INST1/q[0]_i_1/O
                         net (fo=17, routed)          0.810     9.496    U_1/U_INST1/q[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594    15.017    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[1]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.631    14.649    U_1/U_INST1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 U_1/U_INST1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_1/U_INST1/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.978ns (23.396%)  route 3.202ns (76.604%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.713     5.316    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  U_1/U_INST1/q_reg[2]/Q
                         net (fo=2, routed)           0.860     6.631    U_1/U_INST1/q_reg[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.755 r  U_1/U_INST1/q[2]_i_5/O
                         net (fo=1, routed)           0.507     7.262    U_1/U_INST1/q[2]_i_5_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.124     7.386 f  U_1/U_INST1/q[2]_i_4/O
                         net (fo=1, routed)           0.432     7.818    U_1/U_INST1/q[2]_i_4_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  U_1/U_INST1/q[2]_i_2/O
                         net (fo=4, routed)           0.593     8.535    U_1/U_INST1/enb_out
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     8.685 r  U_1/U_INST1/q[0]_i_1/O
                         net (fo=17, routed)          0.810     9.496    U_1/U_INST1/q[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594    15.017    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[2]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.631    14.649    U_1/U_INST1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 U_1/U_INST1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_1/U_INST1/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.978ns (23.396%)  route 3.202ns (76.604%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.713     5.316    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  U_1/U_INST1/q_reg[2]/Q
                         net (fo=2, routed)           0.860     6.631    U_1/U_INST1/q_reg[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.755 r  U_1/U_INST1/q[2]_i_5/O
                         net (fo=1, routed)           0.507     7.262    U_1/U_INST1/q[2]_i_5_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.124     7.386 f  U_1/U_INST1/q[2]_i_4/O
                         net (fo=1, routed)           0.432     7.818    U_1/U_INST1/q[2]_i_4_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  U_1/U_INST1/q[2]_i_2/O
                         net (fo=4, routed)           0.593     8.535    U_1/U_INST1/enb_out
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     8.685 r  U_1/U_INST1/q[0]_i_1/O
                         net (fo=17, routed)          0.810     9.496    U_1/U_INST1/q[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594    15.017    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[3]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.631    14.649    U_1/U_INST1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 nolabel_line34/U_PEBB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/U_PEBB/q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.014ns (24.421%)  route 3.138ns (75.579%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.711     5.314    nolabel_line34/U_PEBB/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  nolabel_line34/U_PEBB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  nolabel_line34/U_PEBB/q_reg[3]/Q
                         net (fo=2, routed)           0.677     6.509    nolabel_line34/U_PEBB/q_reg[3]
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.633 f  nolabel_line34/U_PEBB/q[5]_i_8/O
                         net (fo=1, routed)           0.634     7.267    nolabel_line34/U_PEBB/q[5]_i_8_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.391 f  nolabel_line34/U_PEBB/q[5]_i_7/O
                         net (fo=4, routed)           0.457     7.848    nolabel_line34/U_PEBB/q[5]_i_7_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.972 r  nolabel_line34/U_PEBB/q[5]_i_2__0/O
                         net (fo=8, routed)           0.425     8.397    nolabel_line34/U_PEBB/E[0]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.521 r  nolabel_line34/U_PEBB/q[0]_i_1__0/O
                         net (fo=27, routed)          0.945     9.466    nolabel_line34/U_PEBB/q[0]_i_1__0_n_0
    SLICE_X6Y85          FDRE                                         r  nolabel_line34/U_PEBB/q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598    15.021    nolabel_line34/U_PEBB/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  nolabel_line34/U_PEBB/q_reg[24]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y85          FDRE (Setup_fdre_C_R)       -0.524    14.737    nolabel_line34/U_PEBB/q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 nolabel_line34/U_PEBB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/U_PEBB/q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.014ns (24.421%)  route 3.138ns (75.579%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.711     5.314    nolabel_line34/U_PEBB/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  nolabel_line34/U_PEBB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  nolabel_line34/U_PEBB/q_reg[3]/Q
                         net (fo=2, routed)           0.677     6.509    nolabel_line34/U_PEBB/q_reg[3]
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.633 f  nolabel_line34/U_PEBB/q[5]_i_8/O
                         net (fo=1, routed)           0.634     7.267    nolabel_line34/U_PEBB/q[5]_i_8_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.391 f  nolabel_line34/U_PEBB/q[5]_i_7/O
                         net (fo=4, routed)           0.457     7.848    nolabel_line34/U_PEBB/q[5]_i_7_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.972 r  nolabel_line34/U_PEBB/q[5]_i_2__0/O
                         net (fo=8, routed)           0.425     8.397    nolabel_line34/U_PEBB/E[0]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.521 r  nolabel_line34/U_PEBB/q[0]_i_1__0/O
                         net (fo=27, routed)          0.945     9.466    nolabel_line34/U_PEBB/q[0]_i_1__0_n_0
    SLICE_X6Y85          FDRE                                         r  nolabel_line34/U_PEBB/q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598    15.021    nolabel_line34/U_PEBB/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  nolabel_line34/U_PEBB/q_reg[25]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y85          FDRE (Setup_fdre_C_R)       -0.524    14.737    nolabel_line34/U_PEBB/q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 nolabel_line34/U_PEBB/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/U_PEBB/q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.014ns (24.421%)  route 3.138ns (75.579%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.711     5.314    nolabel_line34/U_PEBB/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  nolabel_line34/U_PEBB/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  nolabel_line34/U_PEBB/q_reg[3]/Q
                         net (fo=2, routed)           0.677     6.509    nolabel_line34/U_PEBB/q_reg[3]
    SLICE_X7Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.633 f  nolabel_line34/U_PEBB/q[5]_i_8/O
                         net (fo=1, routed)           0.634     7.267    nolabel_line34/U_PEBB/q[5]_i_8_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.391 f  nolabel_line34/U_PEBB/q[5]_i_7/O
                         net (fo=4, routed)           0.457     7.848    nolabel_line34/U_PEBB/q[5]_i_7_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.972 r  nolabel_line34/U_PEBB/q[5]_i_2__0/O
                         net (fo=8, routed)           0.425     8.397    nolabel_line34/U_PEBB/E[0]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.521 r  nolabel_line34/U_PEBB/q[0]_i_1__0/O
                         net (fo=27, routed)          0.945     9.466    nolabel_line34/U_PEBB/q[0]_i_1__0_n_0
    SLICE_X6Y85          FDRE                                         r  nolabel_line34/U_PEBB/q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598    15.021    nolabel_line34/U_PEBB/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  nolabel_line34/U_PEBB/q_reg[26]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y85          FDRE (Setup_fdre_C_R)       -0.524    14.737    nolabel_line34/U_PEBB/q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 U_1/U_INST1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_1/U_INST1/q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.978ns (24.253%)  route 3.054ns (75.747%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.713     5.316    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  U_1/U_INST1/q_reg[2]/Q
                         net (fo=2, routed)           0.860     6.631    U_1/U_INST1/q_reg[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.755 r  U_1/U_INST1/q[2]_i_5/O
                         net (fo=1, routed)           0.507     7.262    U_1/U_INST1/q[2]_i_5_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.124     7.386 f  U_1/U_INST1/q[2]_i_4/O
                         net (fo=1, routed)           0.432     7.818    U_1/U_INST1/q[2]_i_4_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  U_1/U_INST1/q[2]_i_2/O
                         net (fo=4, routed)           0.593     8.535    U_1/U_INST1/enb_out
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     8.685 r  U_1/U_INST1/q[0]_i_1/O
                         net (fo=17, routed)          0.663     9.348    U_1/U_INST1/q[0]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  U_1/U_INST1/q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.599    15.022    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  U_1/U_INST1/q_reg[16]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.631    14.630    U_1/U_INST1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 U_1/U_INST1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_1/U_INST1/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.978ns (25.026%)  route 2.930ns (74.974%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.713     5.316    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  U_1/U_INST1/q_reg[2]/Q
                         net (fo=2, routed)           0.860     6.631    U_1/U_INST1/q_reg[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.755 r  U_1/U_INST1/q[2]_i_5/O
                         net (fo=1, routed)           0.507     7.262    U_1/U_INST1/q[2]_i_5_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.124     7.386 f  U_1/U_INST1/q[2]_i_4/O
                         net (fo=1, routed)           0.432     7.818    U_1/U_INST1/q[2]_i_4_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  U_1/U_INST1/q[2]_i_2/O
                         net (fo=4, routed)           0.593     8.535    U_1/U_INST1/enb_out
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     8.685 r  U_1/U_INST1/q[0]_i_1/O
                         net (fo=17, routed)          0.538     9.224    U_1/U_INST1/q[0]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  U_1/U_INST1/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.597    15.020    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  U_1/U_INST1/q_reg[10]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.631    14.628    U_1/U_INST1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 U_1/U_INST1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_1/U_INST1/q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.978ns (25.026%)  route 2.930ns (74.974%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.713     5.316    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  U_1/U_INST1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  U_1/U_INST1/q_reg[2]/Q
                         net (fo=2, routed)           0.860     6.631    U_1/U_INST1/q_reg[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.755 r  U_1/U_INST1/q[2]_i_5/O
                         net (fo=1, routed)           0.507     7.262    U_1/U_INST1/q[2]_i_5_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.124     7.386 f  U_1/U_INST1/q[2]_i_4/O
                         net (fo=1, routed)           0.432     7.818    U_1/U_INST1/q[2]_i_4_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  U_1/U_INST1/q[2]_i_2/O
                         net (fo=4, routed)           0.593     8.535    U_1/U_INST1/enb_out
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.150     8.685 r  U_1/U_INST1/q[0]_i_1/O
                         net (fo=17, routed)          0.538     9.224    U_1/U_INST1/q[0]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  U_1/U_INST1/q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.597    15.020    U_1/U_INST1/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  U_1/U_INST1/q_reg[11]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.631    14.628    U_1/U_INST1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line34/U_INST8/COUNTER/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/U_INST8/COUNTER/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.525%)  route 0.111ns (37.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.599     1.518    nolabel_line34/U_INST8/COUNTER/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  nolabel_line34/U_INST8/COUNTER/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  nolabel_line34/U_INST8/COUNTER/q_reg[4]/Q
                         net (fo=10, routed)          0.111     1.771    nolabel_line34/U_INST8/COUNTER/q[4]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  nolabel_line34/U_INST8/COUNTER/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    nolabel_line34/U_INST8/COUNTER/q[0]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  nolabel_line34/U_INST8/COUNTER/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.870     2.035    nolabel_line34/U_INST8/COUNTER/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  nolabel_line34/U_INST8/COUNTER/q_reg[0]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.652    nolabel_line34/U_INST8/COUNTER/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line34/U_INST8/COUNTER/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/U_INST8/COUNTER/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.937%)  route 0.147ns (44.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.598     1.517    nolabel_line34/U_INST8/COUNTER/clk_IBUF_BUFG
    SLICE_X4Y83          FDSE                                         r  nolabel_line34/U_INST8/COUNTER/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDSE (Prop_fdse_C_Q)         0.141     1.658 r  nolabel_line34/U_INST8/COUNTER/q_reg[3]/Q
                         net (fo=10, routed)          0.147     1.805    nolabel_line34/U_INST8/COUNTER/q[3]
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  nolabel_line34/U_INST8/COUNTER/q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.850    nolabel_line34/U_INST8/COUNTER/q[4]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  nolabel_line34/U_INST8/COUNTER/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.870     2.035    nolabel_line34/U_INST8/COUNTER/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  nolabel_line34/U_INST8/COUNTER/q_reg[4]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.092     1.647    nolabel_line34/U_INST8/COUNTER/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line34/U_INST6/COUNTER/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/U_INST6/COUNTER/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.060%)  route 0.142ns (42.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.516    nolabel_line34/U_INST6/COUNTER/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line34/U_INST6/COUNTER/q_reg[0]/Q
                         net (fo=8, routed)           0.142     1.800    nolabel_line34/U_INST6/COUNTER/q[0]
    SLICE_X5Y82          LUT3 (Prop_lut3_I0_O)        0.048     1.848 r  nolabel_line34/U_INST6/COUNTER/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    nolabel_line34/U_INST6/COUNTER/q[2]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.031    nolabel_line34/U_INST6/COUNTER/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[2]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.107     1.636    nolabel_line34/U_INST6/COUNTER/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 nolabel_line34/U_INST6/COUNTER/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/U_INST6/COUNTER/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.018%)  route 0.143ns (42.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.516    nolabel_line34/U_INST6/COUNTER/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line34/U_INST6/COUNTER/q_reg[0]/Q
                         net (fo=8, routed)           0.143     1.801    nolabel_line34/U_INST6/COUNTER/q[0]
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.049     1.850 r  nolabel_line34/U_INST6/COUNTER/q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.850    nolabel_line34/U_INST6/COUNTER/p_0_in[4]
    SLICE_X5Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.031    nolabel_line34/U_INST6/COUNTER/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[4]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.107     1.636    nolabel_line34/U_INST6/COUNTER/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line34/U_INST6/COUNTER/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/U_INST6/COUNTER/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.516    nolabel_line34/U_INST6/COUNTER/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line34/U_INST6/COUNTER/q_reg[0]/Q
                         net (fo=8, routed)           0.142     1.800    nolabel_line34/U_INST6/COUNTER/q[0]
    SLICE_X5Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  nolabel_line34/U_INST6/COUNTER/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    nolabel_line34/U_INST6/COUNTER/p_0_in[1]
    SLICE_X5Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.031    nolabel_line34/U_INST6/COUNTER/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[1]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.091     1.620    nolabel_line34/U_INST6/COUNTER/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line34/U_INST6/COUNTER/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/U_INST6/COUNTER/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.516    nolabel_line34/U_INST6/COUNTER/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line34/U_INST6/COUNTER/q_reg[0]/Q
                         net (fo=8, routed)           0.143     1.801    nolabel_line34/U_INST6/COUNTER/q[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.045     1.846 r  nolabel_line34/U_INST6/COUNTER/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.846    nolabel_line34/U_INST6/COUNTER/p_0_in[3]
    SLICE_X5Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.031    nolabel_line34/U_INST6/COUNTER/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[3]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.092     1.621    nolabel_line34/U_INST6/COUNTER/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nolabel_line34/U_INST7/COUNTER/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/U_INST7/COUNTER/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.833%)  route 0.136ns (42.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.599     1.518    nolabel_line34/U_INST7/COUNTER/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  nolabel_line34/U_INST7/COUNTER/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  nolabel_line34/U_INST7/COUNTER/q_reg[1]/Q
                         net (fo=10, routed)          0.136     1.795    nolabel_line34/U_INST7/COUNTER/q[1]
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  nolabel_line34/U_INST7/COUNTER/q[5]_i_3__0/O
                         net (fo=1, routed)           0.000     1.840    nolabel_line34/U_INST7/COUNTER/p_0_in__0[5]
    SLICE_X7Y84          FDRE                                         r  nolabel_line34/U_INST7/COUNTER/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.868     2.033    nolabel_line34/U_INST7/COUNTER/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  nolabel_line34/U_INST7/COUNTER/q_reg[5]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.092     1.610    nolabel_line34/U_INST7/COUNTER/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nolabel_line34/U_INST8/COUNTER/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/U_INST8/COUNTER/q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.288%)  route 0.170ns (47.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.599     1.518    nolabel_line34/U_INST8/COUNTER/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  nolabel_line34/U_INST8/COUNTER/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  nolabel_line34/U_INST8/COUNTER/q_reg[1]/Q
                         net (fo=12, routed)          0.170     1.829    nolabel_line34/U_INST8/COUNTER/q[1]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  nolabel_line34/U_INST8/COUNTER/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.874    nolabel_line34/U_INST8/COUNTER/q[3]_i_1_n_0
    SLICE_X4Y83          FDSE                                         r  nolabel_line34/U_INST8/COUNTER/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.867     2.032    nolabel_line34/U_INST8/COUNTER/clk_IBUF_BUFG
    SLICE_X4Y83          FDSE                                         r  nolabel_line34/U_INST8/COUNTER/q_reg[3]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X4Y83          FDSE (Hold_fdse_C_D)         0.092     1.644    nolabel_line34/U_INST8/COUNTER/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line34/U_INST8/COUNTER/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/U_INST8/COUNTER/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.141%)  route 0.171ns (47.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.599     1.518    nolabel_line34/U_INST8/COUNTER/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  nolabel_line34/U_INST8/COUNTER/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  nolabel_line34/U_INST8/COUNTER/q_reg[1]/Q
                         net (fo=12, routed)          0.171     1.830    nolabel_line34/U_INST8/COUNTER/q[1]
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.045     1.875 r  nolabel_line34/U_INST8/COUNTER/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    nolabel_line34/U_INST8/COUNTER/q[2]_i_1_n_0
    SLICE_X4Y83          FDSE                                         r  nolabel_line34/U_INST8/COUNTER/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.867     2.032    nolabel_line34/U_INST8/COUNTER/clk_IBUF_BUFG
    SLICE_X4Y83          FDSE                                         r  nolabel_line34/U_INST8/COUNTER/q_reg[2]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X4Y83          FDSE (Hold_fdse_C_D)         0.091     1.643    nolabel_line34/U_INST8/COUNTER/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 nolabel_line34/U_INST6/COUNTER/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/U_INST6/COUNTER/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.516    nolabel_line34/U_INST6/COUNTER/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  nolabel_line34/U_INST6/COUNTER/q_reg[1]/Q
                         net (fo=10, routed)          0.144     1.802    nolabel_line34/U_INST6/COUNTER/q[1]
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  nolabel_line34/U_INST6/COUNTER/q[5]_i_3/O
                         net (fo=1, routed)           0.000     1.847    nolabel_line34/U_INST6/COUNTER/p_0_in[5]
    SLICE_X5Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.031    nolabel_line34/U_INST6/COUNTER/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  nolabel_line34/U_INST6/COUNTER/q_reg[5]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.092     1.608    nolabel_line34/U_INST6/COUNTER/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     U_1/U_INST1/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     U_1/U_INST1/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     U_1/U_INST1/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     U_1/U_INST1/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     U_1/U_INST1/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     U_1/U_INST1/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     U_1/U_INST1/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     U_1/U_INST1/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     U_1/U_INST1/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     U_1/U_INST1/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     U_1/U_INST1/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     U_1/U_INST1/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     U_1/U_INST1/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     nolabel_line34/U_INST6/COUNTER/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     nolabel_line34/U_INST6/COUNTER/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     nolabel_line34/U_INST6/COUNTER/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     nolabel_line34/U_INST6/COUNTER/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     nolabel_line34/U_INST6/COUNTER/q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     nolabel_line34/U_INST7/COUNTER/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     U_1/U_INST1/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     U_1/U_INST1/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     U_1/U_INST1/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     U_1/U_INST1/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     U_1/U_INST1/q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     U_1/U_INST2/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     U_1/U_INST2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     U_1/U_INST2/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     nolabel_line34/U_INST7/COUNTER/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     nolabel_line34/U_INST7/COUNTER/q_reg[1]/C



