Release 11.1 - xst L.33 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: system.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : system.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/baud_gen.vhdl" in Library work.
Architecture arch of Entity baud_gen is up to date.
Compiling vhdl file "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/buf_reg.vhdl" in Library work.
Architecture arch of Entity buf_reg is up to date.
Compiling vhdl file "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/uart_rx.vhdl" in Library work.
Architecture arch of Entity uart_rx is up to date.
Compiling vhdl file "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/uart_tx.vhdl" in Library work.
Architecture arch of Entity uart_tx is up to date.
Compiling vhdl file "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/3-bitregister.vhdl" in Library work.
Architecture b of Entity threebitregister is up to date.
Compiling vhdl file "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/inputbuffer.vhdl" in Library work.
Architecture struct of Entity inputbuffer is up to date.
Compiling vhdl file "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/motorcontrol.vhdl" in Library work.
Architecture b of Entity motorcontrol is up to date.
Compiling vhdl file "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/timebase.vhdl" in Library work.
Architecture behavioural of Entity counter is up to date.
Compiling vhdl file "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/controller.vhdl" in Library work.
Architecture b of Entity controller is up to date.
Compiling vhdl file "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/ssegdecoder.vhdl" in Library work.
Entity <ssegdecoder> compiled.
Entity <ssegdecoder> (Architecture <behavioral>) compiled.
Compiling vhdl file "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/uart.vhdl" in Library work.
Architecture s of Entity uart is up to date.
Compiling vhdl file "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/system.vhdl" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <inputbuffer> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <motorcontrol> in library <work> (architecture <b>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioural>).

Analyzing hierarchy for entity <controller> in library <work> (architecture <b>).

Analyzing hierarchy for entity <ssegdecoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uart> in library <work> (architecture <s>).

Analyzing hierarchy for entity <threebitregister> in library <work> (architecture <b>).

Analyzing hierarchy for entity <baud_gen> in library <work> (architecture <arch>) with generics.
	M = 326

Analyzing hierarchy for entity <buf_reg> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <structural>).
Entity <system> analyzed. Unit <system> generated.

Analyzing Entity <inputbuffer> in library <work> (Architecture <struct>).
Entity <inputbuffer> analyzed. Unit <inputbuffer> generated.

Analyzing Entity <threebitregister> in library <work> (Architecture <b>).
Entity <threebitregister> analyzed. Unit <threebitregister> generated.

Analyzing Entity <motorcontrol> in library <work> (Architecture <b>).
WARNING:Xst:819 - "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/motorcontrol.vhdl" line 21: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <motor>
Entity <motorcontrol> analyzed. Unit <motorcontrol> generated.

Analyzing Entity <counter> in library <work> (Architecture <behavioural>).
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <controller> in library <work> (Architecture <b>).
INFO:Xst:1561 - "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/controller.vhdl" line 89: Mux is complete : default of case is discarded
WARNING:Xst:819 - "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/controller.vhdl" line 175: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rstate>, <uart_rw>, <uart_br>, <uart_receive>
WARNING:Xst:819 - "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/controller.vhdl" line 229: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <uart_rw>, <sstate>, <sending>
Entity <controller> analyzed. Unit <controller> generated.

Analyzing Entity <ssegdecoder> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/ssegdecoder.vhdl" line 59: Mux is complete : default of case is discarded
WARNING:Xst:819 - "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/ssegdecoder.vhdl" line 17: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <char>, <bin_input>, <dpoint>
Entity <ssegdecoder> analyzed. Unit <ssegdecoder> generated.

Analyzing Entity <uart> in library <work> (Architecture <s>).
Entity <uart> analyzed. Unit <uart> generated.

Analyzing generic Entity <baud_gen> in library <work> (Architecture <arch>).
	M = 326
Entity <baud_gen> analyzed. Unit <baud_gen> generated.

Analyzing Entity <buf_reg> in library <work> (Architecture <arch>).
Entity <buf_reg> analyzed. Unit <buf_reg> generated.

Analyzing Entity <uart_rx> in library <work> (Architecture <arch>).
Entity <uart_rx> analyzed. Unit <uart_rx> generated.

Analyzing Entity <uart_tx> in library <work> (Architecture <arch>).
Entity <uart_tx> analyzed. Unit <uart_tx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <motorcontrol>.
    Related source file is "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/motorcontrol.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:643 - "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/motorcontrol.vhdl" line 32: The result of a 8x10-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 8x10-bit multiplier for signal <pulse$mult0000> created at line 32.
    Found 17-bit adder carry in for signal <pulse$mux0000> created at line 31.
    Found 20-bit comparator less for signal <pwm$cmp_lt0000> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <motorcontrol> synthesized.


Synthesizing Unit <counter>.
    Related source file is "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/timebase.vhdl".
    Found 20-bit up counter for signal <count>.
    Found 20-bit comparator greatequal for signal <count$cmp_ge0000> created at line 22.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <counter> synthesized.


Synthesizing Unit <controller>.
    Related source file is "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/controller.vhdl".
WARNING:Xst:647 - Input <count_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 18                                             |
    | Inputs             | 9                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | followline                                     |
    | Power Up State     | followline                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <sstate>.
    Using one-hot encoding for signal <rstate>.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_rw_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <uart_rw_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <rstate>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <nextturn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <response0$mux0002>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <next_state1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <motor_l_speed>.
    Found 4-bit register for signal <bin_seg<3:0>>.
    Found 8-bit register for signal <uart_send>.
    Found 8-bit register for signal <motor_r_speed>.
    Found 4-bit register for signal <debugid>.
    Found 1-bit register for signal <sending>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  33 D-type flip-flop(s).
Unit <controller> synthesized.


Synthesizing Unit <ssegdecoder>.
    Related source file is "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/ssegdecoder.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Using one-hot encoding for signal <char>.
    Found 16x7-bit ROM for signal <bin$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <ssegdecoder> synthesized.


Synthesizing Unit <threebitregister>.
    Related source file is "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/3-bitregister.vhdl".
    Found 3-bit register for signal <output>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <threebitregister> synthesized.


Synthesizing Unit <baud_gen>.
    Related source file is "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/baud_gen.vhdl".
    Found 9-bit adder for signal <r_next$addsub0000> created at line 34.
    Found 9-bit register for signal <r_reg>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <baud_gen> synthesized.


Synthesizing Unit <buf_reg>.
    Related source file is "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/buf_reg.vhdl".
    Found 8-bit register for signal <b_reg>.
    Found 1-bit register for signal <flag_reg>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <buf_reg> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/uart_rx.vhdl".
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 75.
    Found 4-bit register for signal <s_reg>.
    Found 4-bit adder for signal <s_reg$share0000> created at line 51.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/uart_tx.vhdl".
    Found finite state machine <FSM_2> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 85.
    Found 4-bit adder for signal <s_next$add0000> created at line 73.
    Found 4-bit register for signal <s_reg>.
    Found 1-bit register for signal <tx_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <inputbuffer>.
    Related source file is "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/inputbuffer.vhdl".
WARNING:Xst:653 - Signal <gnd> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <inputbuffer> synthesized.


Synthesizing Unit <uart>.
    Related source file is "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/uart.vhdl".
Unit <uart> synthesized.


Synthesizing Unit <system>.
    Related source file is "//tudelft.net/student-homes/h/erdehaan/GitHub/MiDeRP/hardware/top-level-system/erwin-robin/system.vhdl".
WARNING:Xst:653 - Signal <side_r<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <side_l<0>> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <system> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 2
 8x10-bit multiplier                                   : 2
# Adders/Subtractors                                   : 7
 17-bit adder carry in                                 : 2
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 9-bit adder                                           : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 23
 1-bit register                                        : 8
 3-bit register                                        : 4
 4-bit register                                        : 3
 8-bit register                                        : 7
 9-bit register                                        : 1
# Latches                                              : 6
 1-bit latch                                           : 2
 2-bit latch                                           : 2
 4-bit latch                                           : 2
# Comparators                                          : 3
 20-bit comparator greatequal                          : 1
 20-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Choose code 2 with characteristics nb_luts=9,nb_literals=23,nb_ffs=2,depth=2 ...
Optimizing FSM <UARTL/l5/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Choose code 2 with characteristics nb_luts=10,nb_literals=26,nb_ffs=2,depth=2 ...
Optimizing FSM <UARTL/l4/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Choose code 7 with characteristics nb_luts=22,nb_literals=77,nb_ffs=3,depth=4 ...
Optimizing FSM <C/state/FSM> on signal <state[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 followline      | 000
 processnextturn | 001
 leftturn        | 010
 rightturn       | 011
 callforinput    | 100
 waitforinput    | 101
 sendok          | 110
 sendfail        | 111
-----------------------------
INFO:Xst:2261 - The FF/Latch <motor_r_speed_3> in Unit <C> is equivalent to the following FF/Latch, which will be removed : <motor_r_speed_7> 
INFO:Xst:2261 - The FF/Latch <motor_r_speed_0> in Unit <C> is equivalent to the following FF/Latch, which will be removed : <motor_l_speed_0> 
INFO:Xst:2261 - The FF/Latch <motor_r_speed_4> in Unit <C> is equivalent to the following FF/Latch, which will be removed : <motor_l_speed_4> 
INFO:Xst:2261 - The FF/Latch <motor_l_speed_3> in Unit <C> is equivalent to the following FF/Latch, which will be removed : <motor_l_speed_7> 
WARNING:Xst:1710 - FF/Latch <motor_r_speed_0> (without init value) has a constant value of 0 in block <C>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_send_3> (without init value) has a constant value of 0 in block <C>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_send_5> (without init value) has a constant value of 0 in block <C>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_send_6> (without init value) has a constant value of 0 in block <C>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_send_7> (without init value) has a constant value of 0 in block <C>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <b_reg_3> (without init value) has a constant value of 0 in block <l3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <b_reg_5> (without init value) has a constant value of 0 in block <l3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <b_reg_6> (without init value) has a constant value of 0 in block <l3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <b_reg_7> (without init value) has a constant value of 0 in block <l3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <b_reg_5> (without init value) has a constant value of 0 in block <l5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <b_reg_6> (without init value) has a constant value of 0 in block <l5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <b_reg_7> (without init value) has a constant value of 0 in block <l5>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <system>.
	Found pipelined multiplier on signal <MCR/pulse_mult0000>:
		- 1 pipeline level(s) found in a register on signal <m_speed_r>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <MCL/pulse_mult0000>:
		- 1 pipeline level(s) found in a register on signal <m_speed_l>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier MCR/Mmult_pulse_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier MCL/Mmult_pulse_mult0000 by adding 1 register level(s).
Unit <system> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 2
 8x10-bit registered multiplier                        : 2
# Adders/Subtractors                                   : 7
 17-bit adder carry in                                 : 2
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 9-bit adder                                           : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 104
 Flip-Flops                                            : 104
# Latches                                              : 6
 1-bit latch                                           : 2
 2-bit latch                                           : 2
 4-bit latch                                           : 2
# Comparators                                          : 3
 20-bit comparator greatequal                          : 1
 20-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <C/motor_l_speed_0> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C/motor_r_speed_0> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C/uart_send_3> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C/uart_send_5> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C/uart_send_6> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C/uart_send_7> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <C/motor_r_speed_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <C/motor_r_speed_6> 
INFO:Xst:2261 - The FF/Latch <C/motor_l_speed_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <C/motor_l_speed_6> 
INFO:Xst:2261 - The FF/Latch <C/motor_r_speed_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <C/motor_r_speed_7> 
INFO:Xst:2261 - The FF/Latch <C/motor_l_speed_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <C/motor_l_speed_7> 
INFO:Xst:2261 - The FF/Latch <C/motor_l_speed_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <C/motor_r_speed_4> 
WARNING:Xst:1710 - FF/Latch <C/response0_mux0002_0> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <C/bin_seg_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <C/bin_seg_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <C/bin_seg_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <C/bin_seg_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <C/debugid_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <C/debugid_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <C/debugid_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <C/debugid_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2170 - Unit system : the following signal(s) form a combinatorial loop: bin_seg<10>, C/sstate<2>, C/sstate<0>, C/sstate<3>.
WARNING:Xst:2170 - Unit system : the following signal(s) form a combinatorial loop: SSEGS/Mrom_bin_rom00003.
WARNING:Xst:2170 - Unit system : the following signal(s) form a combinatorial loop: C/sstate<0>.

Optimizing unit <system> ...
WARNING:Xst:1710 - FF/Latch <C/uart_send_2> (without init value) has a constant value of 1 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <C/uart_rw_1> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <C/uart_rw_1> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <C/uart_rw_1> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <C/uart_rw_1> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <baud_gen> ...

Optimizing unit <buf_reg> ...

Optimizing unit <uart_rx> ...

Optimizing unit <uart_tx> ...
WARNING:Xst:1710 - FF/Latch <UARTL/l5/tx_reg> (without init value) has a constant value of 1 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l5/b_reg_0> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l5/b_reg_1> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l5/b_reg_2> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l5/b_reg_3> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l5/b_reg_4> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l5/b_reg_5> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l5/b_reg_6> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l5/b_reg_7> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <UARTL/l5/state_reg_FSM_FFd2> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l3/b_reg_0> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l3/b_reg_1> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l3/b_reg_2> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l3/b_reg_3> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l3/b_reg_4> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l3/b_reg_5> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l3/b_reg_6> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l3/b_reg_7> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UARTL/l3/flag_reg> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <C/uart_send_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <C/uart_send_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <C/uart_send_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <UARTL/l5/state_reg_FSM_FFd1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <UARTL/l5/s_reg_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <UARTL/l5/s_reg_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <UARTL/l5/s_reg_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <UARTL/l5/s_reg_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <UARTL/l5/n_reg_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <UARTL/l5/n_reg_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <UARTL/l5/n_reg_0> of sequential type is unconnected in block <system>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block system, actual ratio is 4.
Latch C/response0_mux0002_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch C/nextturn_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch C/nextturn_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : system.ngr
Top Level Output File Name         : system
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 397
#      GND                         : 1
#      INV                         : 22
#      LUT1                        : 44
#      LUT2                        : 59
#      LUT2_L                      : 4
#      LUT3                        : 22
#      LUT3_D                      : 1
#      LUT3_L                      : 7
#      LUT4                        : 57
#      LUT4_D                      : 3
#      LUT4_L                      : 9
#      MUXCY                       : 100
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 60
# FlipFlops/Latches                : 89
#      FDC                         : 24
#      FDCE                        : 17
#      FDE                         : 1
#      FDR                         : 29
#      FDRS                        : 3
#      LD                          : 13
#      LDE_1                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 5
#      OBUF                        : 23
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                      119  out of   2448     4%  
 Number of Slice Flip Flops:             86  out of   4896     1%  
 Number of 4 input LUTs:                228  out of   4896     4%  
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of     92    31%  
    IOB Flip Flops:                       3
 Number of MULT18X18SIOs:                 2  out of     12    16%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+-------------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)         | Load  |
-----------------------------------------------+-------------------------------+-------+
clk                                            | BUFGP                         | 76    |
C/uart_rw_0_not0001(C/uart_rw_0_not00011:O)    | NONE(*)(C/uart_rw_0)          | 1     |
C/next_state1_not0001(C/next_state1_not00011:O)| NONE(*)(C/next_state1_0)      | 4     |
C/nextturn_not0001(C/nextturn_not000180:O)     | NONE(*)(C/nextturn_0)         | 4     |
C/rstate_not0001(C/rstate_not00011:O)          | NONE(*)(C/rstate_0)           | 4     |
C/sstate<0>(C/next_state1_mux0004<0>1:O)       | NONE(*)(C/response0_mux0002_1)| 2     |
-----------------------------------------------+-------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 35    |
MCL/pulse_mux0002(XST_GND:G)       | NONE(IB/d2/output_0)   | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.550ns (Maximum Frequency: 152.672MHz)
   Minimum input arrival time before clock: 5.833ns
   Maximum output required time after clock: 14.670ns
   Maximum combinational path delay: 6.962ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.550ns (frequency: 152.672MHz)
  Total number of paths / destination ports: 1610 / 144
-------------------------------------------------------------------------
Delay:               6.550ns (Levels of Logic = 10)
  Source:            TB/count_0 (FF)
  Destination:       TB/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: TB/count_0 to TB/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  TB/count_0 (TB/count_0)
     LUT4:I0->O            1   0.704   0.000  TB/Mcompar_count_cmp_ge0000_lut<0> (TB/Mcompar_count_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  TB/Mcompar_count_cmp_ge0000_cy<0> (TB/Mcompar_count_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  TB/Mcompar_count_cmp_ge0000_cy<1> (TB/Mcompar_count_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  TB/Mcompar_count_cmp_ge0000_cy<2> (TB/Mcompar_count_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  TB/Mcompar_count_cmp_ge0000_cy<3> (TB/Mcompar_count_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  TB/Mcompar_count_cmp_ge0000_cy<4> (TB/Mcompar_count_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  TB/Mcompar_count_cmp_ge0000_cy<5> (TB/Mcompar_count_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  TB/Mcompar_count_cmp_ge0000_cy<6> (TB/Mcompar_count_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.459   0.499  TB/Mcompar_count_cmp_ge0000_cy<7> (TB/count_cmp_ge0000)
     LUT2:I1->O           20   0.704   1.102  TB/count_or00001 (TB/count_or0000)
     FDR:R                     0.911          TB/count_0
    ----------------------------------------
    Total                      6.550ns (4.187ns logic, 2.363ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C/next_state1_not0001'
  Clock period: 3.948ns (frequency: 253.293MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               3.948ns (Levels of Logic = 2)
  Source:            C/next_state1_0 (LATCH)
  Destination:       C/next_state1_3 (LATCH)
  Source Clock:      C/next_state1_not0001 falling
  Destination Clock: C/next_state1_not0001 falling

  Data Path: C/next_state1_0 to C/next_state1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.499  C/next_state1_0 (C/next_state1_0)
     LUT4:I1->O           10   0.704   1.057  C/next_state1_mux0004<0>1 (C/sstate<0>)
     LUT2:I0->O            1   0.704   0.000  C/next_state1_mux0004<1>2 (bin_seg<10>)
     LD:D                      0.308          C/next_state1_3
    ----------------------------------------
    Total                      3.948ns (2.392ns logic, 1.556ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C/rstate_not0001'
  Clock period: 2.450ns (frequency: 408.163MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.450ns (Levels of Logic = 1)
  Source:            C/rstate_0 (LATCH)
  Destination:       C/rstate_2 (LATCH)
  Source Clock:      C/rstate_not0001 falling
  Destination Clock: C/rstate_not0001 falling

  Data Path: C/rstate_0 to C/rstate_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.676   0.762  C/rstate_0 (C/rstate_0)
     LUT2:I0->O            1   0.704   0.000  C/rstate_mux0000<2>1 (C/rstate_mux0000<2>)
     LD:D                      0.308          C/rstate_2
    ----------------------------------------
    Total                      2.450ns (1.688ns logic, 0.762ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 47 / 44
-------------------------------------------------------------------------
Offset:              5.833ns (Levels of Logic = 5)
  Source:            rx (PAD)
  Destination:       UARTL/l4/s_reg_2 (FF)
  Destination Clock: clk rising

  Data Path: rx to UARTL/l4/s_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  rx_IBUF (rx_IBUF)
     LUT4:I0->O            1   0.704   0.000  UARTL/l1/r_next_cmp_eq000026_SW3_F (N125)
     MUXF5:I0->O           1   0.321   0.424  UARTL/l1/r_next_cmp_eq000026_SW3 (N113)
     LUT4:I3->O            1   0.704   0.455  UARTL/l4/s_reg_mux0000<3>15 (UARTL/l4/N15)
     LUT4:I2->O            1   0.704   0.000  UARTL/l4/s_reg_mux0000<1>38 (UARTL/l4/s_reg_mux0000<1>)
     FDC:D                     0.308          UARTL/l4/s_reg_2
    ----------------------------------------
    Total                      5.833ns (3.959ns logic, 1.874ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 355 / 4
-------------------------------------------------------------------------
Offset:              14.670ns (Levels of Logic = 13)
  Source:            MCR/Mmult_pulse_mult0000 (MULT)
  Destination:       servo<1> (PAD)
  Source Clock:      clk rising

  Data Path: MCR/Mmult_pulse_mult0000 to servo<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MULT18X18SIO:CLK->P10    1   4.691   0.595  MCR/Mmult_pulse_mult0000 (MCR/pulse_mult0000<10>)
     LUT1:I0->O            1   0.704   0.000  MCR/Madd_pulse_mux0000_cy<10>_rt (MCR/Madd_pulse_mux0000_cy<10>_rt)
     MUXCY:S->O            1   0.464   0.000  MCR/Madd_pulse_mux0000_cy<10> (MCR/Madd_pulse_mux0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  MCR/Madd_pulse_mux0000_cy<11> (MCR/Madd_pulse_mux0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  MCR/Madd_pulse_mux0000_cy<12> (MCR/Madd_pulse_mux0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  MCR/Madd_pulse_mux0000_cy<13> (MCR/Madd_pulse_mux0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  MCR/Madd_pulse_mux0000_cy<14> (MCR/Madd_pulse_mux0000_cy<14>)
     MUXCY:CI->O           0   0.059   0.000  MCR/Madd_pulse_mux0000_cy<15> (MCR/Madd_pulse_mux0000_cy<15>)
     XORCY:CI->O           1   0.804   0.499  MCR/Madd_pulse_mux0000_xor<16> (MCR/pulse_mux0000<16>)
     LUT2:I1->O            1   0.704   0.000  MCR/Mcompar_pwm_cmp_lt0000_lut<16> (MCR/Mcompar_pwm_cmp_lt0000_lut<16>)
     MUXCY:S->O            1   0.464   0.000  MCR/Mcompar_pwm_cmp_lt0000_cy<16> (MCR/Mcompar_pwm_cmp_lt0000_cy<16>)
     MUXCY:CI->O           1   0.459   0.595  MCR/Mcompar_pwm_cmp_lt0000_cy<17> (MCR/Mcompar_pwm_cmp_lt0000_cy<17>)
     LUT4:I0->O            1   0.704   0.420  MCR/pwm (servo_1_OBUF)
     OBUF:I->O                 3.272          servo_1_OBUF (servo<1>)
    ----------------------------------------
    Total                     14.670ns (12.561ns logic, 2.109ns route)
                                       (85.6% logic, 14.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C/sstate<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            C/response0_mux0002_1_1 (LATCH)
  Destination:       led<5> (PAD)
  Source Clock:      C/sstate<0> rising

  Data Path: C/response0_mux0002_1_1 to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.676   0.420  C/response0_mux0002_1_1 (C/response0_mux0002_1_1)
     OBUF:I->O                 3.272          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C/rstate_not0001'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              6.325ns (Levels of Logic = 3)
  Source:            C/rstate_1 (LATCH)
  Destination:       led<2> (PAD)
  Source Clock:      C/rstate_not0001 falling

  Data Path: C/rstate_1 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.676   0.932  C/rstate_1 (C/rstate_1)
     LUT4:I0->O            1   0.704   0.000  C/rresponse<0>21 (C/rresponse<0>2)
     MUXF5:I0->O           1   0.321   0.420  C/rresponse<0>2_f5 (led_2_OBUF)
     OBUF:I->O                 3.272          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      6.325ns (4.973ns logic, 1.352ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C/nextturn_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            C/nextturn_1_1 (LATCH)
  Destination:       led<1> (PAD)
  Source Clock:      C/nextturn_not0001 falling

  Data Path: C/nextturn_1_1 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  C/nextturn_1_1 (C/nextturn_1_1)
     OBUF:I->O                 3.272          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.962ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       servo<1> (PAD)

  Data Path: reset to servo<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            53   1.218   1.348  reset_IBUF (reset_IBUF)
     LUT4:I1->O            1   0.704   0.420  MCL/pwm (servo_0_OBUF)
     OBUF:I->O                 3.272          servo_0_OBUF (servo<0>)
    ----------------------------------------
    Total                      6.962ns (5.194ns logic, 1.768ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.17 secs
 
--> 

Total memory usage is 198292 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   82 (   0 filtered)
Number of infos    :   21 (   0 filtered)

