<div id="pf109" class="pf w0 h0" data-page-no="109"><div class="pc pc109 w0 h0"><img class="bi x0 ya5 w3 hb" alt="" src="bg109.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 16</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Reset Control Module (RCM)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws22c">16.1 Introduction</div><div class="t m0 x9 hf yde ff3 fs5 fc0 sc0 ls0 ws0">This chapter describes the registers of the Reset Control Module (RCM). The RCM</div><div class="t m0 x9 hf ydf ff3 fs5 fc0 sc0 ls0 ws0">implements many of the reset functions for the chip. See the chip&apos;s reset chapter for more</div><div class="t m0 x9 hf ye0 ff3 fs5 fc0 sc0 ls0">information.</div><div class="t m0 x9 hd ye1 ff1 fs7 fc0 sc0 ls0 ws0">16.2<span class="_ _b"> </span>Reset memory map and register descriptions</div><div class="t m0 x9 hf yf1e ff3 fs5 fc0 sc0 ls0 ws0">The Reset Control Module (RCM) registers provide reset status information and reset</div><div class="t m0 x9 hf yf1f ff3 fs5 fc0 sc0 ls0 ws0">filter control.</div><div class="t m0 x10e h8 y1795 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y1796 ff3 fs5 fc0 sc0 ls0 ws0">The RCM registers can be written only in supervisor mode.</div><div class="t m0 x3e hf y1797 ff3 fs5 fc0 sc0 ls0 ws0">Write accesses in user mode are blocked and will result in a bus</div><div class="t m0 x3e hf y1798 ff3 fs5 fc0 sc0 ls0">error.</div><div class="t m0 x23 h9 y1799 ff1 fs2 fc0 sc0 ls0 ws0">RCM memory map</div><div class="t m0 x88 h10 y179a ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 y179b ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 y179c ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f y179b ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 y179d ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _3b"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 y179d ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 xf6 h7 y179e ff2 fs4 fc0 sc0 ls0 ws0">4007_F000<span class="_ _90"> </span>System Reset Status Register 0 (RCM_SRS0)<span class="_ _24"> </span>8<span class="_ _3e"> </span>R<span class="_ _57"> </span>82h<span class="_ _43"> </span><span class="fc1">16.2.1/265</span></div><div class="t m0 xf6 h7 y179f ff2 fs4 fc0 sc0 ls0 ws0">4007_F001<span class="_ _90"> </span>System Reset Status Register 1 (RCM_SRS1)<span class="_ _24"> </span>8<span class="_ _3e"> </span>R<span class="_ _57"> </span>00h<span class="_ _43"> </span><span class="fc1">16.2.2/267</span></div><div class="t m0 xf6 h7 y17a0 ff2 fs4 fc0 sc0 ls0 ws0">4007_F004<span class="_ _90"> </span>Reset Pin Filter Control register (RCM_RPFC)<span class="_ _171"> </span>8<span class="_ _14d"> </span>R/W<span class="_ _3f"> </span>00h<span class="_ _14d"> </span><span class="fc1">16.2.3/268</span></div><div class="t m0 xf6 h7 y17a1 ff2 fs4 fc0 sc0 ls0 ws0">4007_F005<span class="_ _90"> </span>Reset Pin Filter Width register (RCM_RPFW)<span class="_ _1a1"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>00h<span class="_ _14d"> </span><span class="fc1">16.2.4/269</span></div><div class="t m0 x9 h1b y17a2 ff1 fsc fc0 sc0 ls0 ws0">16.2.1<span class="_ _b"> </span>System Reset Status Register 0 (RCM_SRS0)</div><div class="t m0 x9 hf y17a3 ff3 fs5 fc0 sc0 ls0 ws0">This register includes read-only status flags to indicate the source of the most recent</div><div class="t m0 x9 hf y17a4 ff3 fs5 fc0 sc0 ls0 ws0">reset. The reset state of these bits depends on what caused the MCU to reset.</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>265</div><a class="l" href="#pf109" data-dest-detail='[265,"XYZ",null,149,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:222.000000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10b" data-dest-detail='[267,"XYZ",null,379.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:206.500000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10c" data-dest-detail='[268,"XYZ",null,236.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:191.000000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10d" data-dest-detail='[269,"XYZ",null,374.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:175.500000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
