Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat May 31 16:40:36 2025
| Host         : 20STC155L15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab5_RR_top_timing_summary_routed.rpt -pb Lab5_RR_top_timing_summary_routed.pb -rpx Lab5_RR_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5_RR_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   29          inf        0.000                      0                   29           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            segB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.326ns  (logic 5.340ns (51.713%)  route 4.986ns (48.287%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  R_IBUF_inst/O
                         net (fo=3, routed)           3.122     4.575    U1/R_IBUF
    SLICE_X65Y17         LUT2 (Prop_lut2_I1_O)        0.150     4.725 r  U1/segB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.864     6.589    segB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.737    10.326 r  segB_OBUF_inst/O
                         net (fo=0)                   0.000    10.326    segB
    W6                                                                r  segB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            segC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.286ns  (logic 5.348ns (51.997%)  route 4.938ns (48.003%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  S (IN)
                         net (fo=0)                   0.000     0.000    S
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  S_IBUF_inst/O
                         net (fo=2, routed)           3.221     4.682    U1/S_IBUF
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.150     4.832 r  U1/segC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.717     6.549    segC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.737    10.286 r  segC_OBUF_inst/O
                         net (fo=0)                   0.000    10.286    segC
    U8                                                                r  segC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            segE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.998ns  (logic 5.105ns (51.062%)  route 4.893ns (48.938%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  S (IN)
                         net (fo=0)                   0.000     0.000    S
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  S_IBUF_inst/O
                         net (fo=2, routed)           3.221     4.682    U1/S_IBUF
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     4.806 r  U1/segE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     6.478    segE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.998 r  segE_OBUF_inst/O
                         net (fo=0)                   0.000     9.998    segE
    U5                                                                r  segE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L
                            (input port)
  Destination:            segF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.817ns  (logic 5.092ns (51.871%)  route 4.725ns (48.129%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  L (IN)
                         net (fo=0)                   0.000     0.000    L
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  L_IBUF_inst/O
                         net (fo=3, routed)           3.200     4.663    U1/L_IBUF
    SLICE_X65Y17         LUT2 (Prop_lut2_I1_O)        0.124     4.787 r  U1/segF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.525     6.313    segF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.817 r  segF_OBUF_inst/O
                         net (fo=0)                   0.000     9.817    segF
    V5                                                                r  segF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE                         0.000     0.000 r  U1/count_reg[2]/C
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1/count_reg[2]/Q
                         net (fo=1, routed)           0.480     0.936    U1/count_reg_n_0_[2]
    SLICE_X65Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  U1/count_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    U1/count_reg[1]_i_1_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  U1/count_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    U1/count_reg[5]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  U1/count_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    U1/count_reg[9]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  U1/count_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    U1/count_reg[13]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  U1/count_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    U1/count_reg[17]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  U1/count_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.180    U1/count_reg[21]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.403 r  U1/count_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.403    U1/count_reg[25]_i_1_n_7
    SLICE_X65Y16         FDRE                                         r  U1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE                         0.000     0.000 r  U1/count_reg[2]/C
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1/count_reg[2]/Q
                         net (fo=1, routed)           0.480     0.936    U1/count_reg_n_0_[2]
    SLICE_X65Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  U1/count_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    U1/count_reg[1]_i_1_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  U1/count_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    U1/count_reg[5]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  U1/count_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    U1/count_reg[9]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  U1/count_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    U1/count_reg[13]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  U1/count_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    U1/count_reg[17]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.400 r  U1/count_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.400    U1/count_reg[21]_i_1_n_6
    SLICE_X65Y15         FDRE                                         r  U1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE                         0.000     0.000 r  U1/count_reg[2]/C
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1/count_reg[2]/Q
                         net (fo=1, routed)           0.480     0.936    U1/count_reg_n_0_[2]
    SLICE_X65Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  U1/count_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    U1/count_reg[1]_i_1_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  U1/count_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    U1/count_reg[5]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  U1/count_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    U1/count_reg[9]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  U1/count_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    U1/count_reg[13]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  U1/count_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    U1/count_reg[17]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.379 r  U1/count_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.379    U1/count_reg[21]_i_1_n_4
    SLICE_X65Y15         FDRE                                         r  U1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE                         0.000     0.000 r  U1/count_reg[2]/C
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1/count_reg[2]/Q
                         net (fo=1, routed)           0.480     0.936    U1/count_reg_n_0_[2]
    SLICE_X65Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  U1/count_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    U1/count_reg[1]_i_1_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  U1/count_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    U1/count_reg[5]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  U1/count_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    U1/count_reg[9]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  U1/count_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    U1/count_reg[13]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  U1/count_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    U1/count_reg[17]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.305 r  U1/count_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.305    U1/count_reg[21]_i_1_n_5
    SLICE_X65Y15         FDRE                                         r  U1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE                         0.000     0.000 r  U1/count_reg[2]/C
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1/count_reg[2]/Q
                         net (fo=1, routed)           0.480     0.936    U1/count_reg_n_0_[2]
    SLICE_X65Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  U1/count_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    U1/count_reg[1]_i_1_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  U1/count_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    U1/count_reg[5]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  U1/count_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    U1/count_reg[9]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  U1/count_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    U1/count_reg[13]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  U1/count_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    U1/count_reg[17]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.289 r  U1/count_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.289    U1/count_reg[21]_i_1_n_7
    SLICE_X65Y15         FDRE                                         r  U1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE                         0.000     0.000 r  U1/count_reg[2]/C
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1/count_reg[2]/Q
                         net (fo=1, routed)           0.480     0.936    U1/count_reg_n_0_[2]
    SLICE_X65Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  U1/count_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    U1/count_reg[1]_i_1_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  U1/count_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    U1/count_reg[5]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  U1/count_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    U1/count_reg[9]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  U1/count_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    U1/count_reg[13]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.286 r  U1/count_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.286    U1/count_reg[17]_i_1_n_6
    SLICE_X65Y14         FDRE                                         r  U1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE                         0.000     0.000 r  U1/count_reg[12]/C
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[12]/Q
                         net (fo=1, routed)           0.108     0.249    U1/count_reg_n_0_[12]
    SLICE_X65Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U1/count_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U1/count_reg[9]_i_1_n_4
    SLICE_X65Y12         FDRE                                         r  U1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE                         0.000     0.000 r  U1/count_reg[16]/C
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[16]/Q
                         net (fo=1, routed)           0.108     0.249    U1/count_reg_n_0_[16]
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U1/count_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U1/count_reg[13]_i_1_n_4
    SLICE_X65Y13         FDRE                                         r  U1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE                         0.000     0.000 r  U1/count_reg[20]/C
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[20]/Q
                         net (fo=1, routed)           0.108     0.249    U1/count_reg_n_0_[20]
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U1/count_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U1/count_reg[17]_i_1_n_4
    SLICE_X65Y14         FDRE                                         r  U1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE                         0.000     0.000 r  U1/count_reg[24]/C
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[24]/Q
                         net (fo=1, routed)           0.108     0.249    U1/count_reg_n_0_[24]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U1/count_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U1/count_reg[21]_i_1_n_4
    SLICE_X65Y15         FDRE                                         r  U1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE                         0.000     0.000 r  U1/count_reg[4]/C
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[4]/Q
                         net (fo=1, routed)           0.108     0.249    U1/count_reg_n_0_[4]
    SLICE_X65Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U1/count_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U1/count_reg[1]_i_1_n_4
    SLICE_X65Y10         FDRE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE                         0.000     0.000 r  U1/count_reg[8]/C
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[8]/Q
                         net (fo=1, routed)           0.108     0.249    U1/count_reg_n_0_[8]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  U1/count_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    U1/count_reg[5]_i_1_n_4
    SLICE_X65Y11         FDRE                                         r  U1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE                         0.000     0.000 r  U1/count_reg[13]/C
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[13]/Q
                         net (fo=1, routed)           0.105     0.246    U1/count_reg_n_0_[13]
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  U1/count_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    U1/count_reg[13]_i_1_n_7
    SLICE_X65Y13         FDRE                                         r  U1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE                         0.000     0.000 r  U1/count_reg[17]/C
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[17]/Q
                         net (fo=1, routed)           0.105     0.246    U1/count_reg_n_0_[17]
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  U1/count_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    U1/count_reg[17]_i_1_n_7
    SLICE_X65Y14         FDRE                                         r  U1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE                         0.000     0.000 r  U1/count_reg[21]/C
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[21]/Q
                         net (fo=1, routed)           0.105     0.246    U1/count_reg_n_0_[21]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  U1/count_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    U1/count_reg[21]_i_1_n_7
    SLICE_X65Y15         FDRE                                         r  U1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE                         0.000     0.000 r  U1/count_reg[5]/C
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[5]/Q
                         net (fo=1, routed)           0.105     0.246    U1/count_reg_n_0_[5]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  U1/count_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    U1/count_reg[5]_i_1_n_7
    SLICE_X65Y11         FDRE                                         r  U1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------





