Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan  8 15:58:39 2020
| Host         : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_xlconstant_0_1'

1. Summary
----------

SUCCESS in the upgrade of mySystem_xlconstant_0_1 (xilinx.com:ip:xlconstant:1.1) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan  8 15:58:39 2020
| Host         : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_xlconstant_0_0'

1. Summary
----------

SUCCESS in the upgrade of mySystem_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan  8 15:58:39 2020
| Host         : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_xlconcat_0_0'

1. Summary
----------

SUCCESS in the upgrade of mySystem_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 1) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan  8 15:58:39 2020
| Host         : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_jesd204_rx_0'

1. Summary
----------

SUCCESS in the upgrade of mySystem_jesd204_rx_0 (xilinx.com:ip:jesd204:7.2) from (Rev. 4) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan  8 15:58:39 2020
| Host         : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_jesd204_phy_0'

1. Summary
----------

SUCCESS in the upgrade of mySystem_jesd204_phy_0 (xilinx.com:ip:jesd204_phy:4.0) from (Rev. 4) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan  8 15:58:39 2020
| Host         : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_dds_compiler_0_3'

1. Summary
----------

SUCCESS in the upgrade of mySystem_dds_compiler_0_3 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 17) to (Rev. 19)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan  8 15:58:39 2020
| Host         : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_dds_compiler_0_2'

1. Summary
----------

SUCCESS in the upgrade of mySystem_dds_compiler_0_2 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 17) to (Rev. 19)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan  8 15:58:39 2020
| Host         : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_dds_compiler_0_1'

1. Summary
----------

SUCCESS in the upgrade of mySystem_dds_compiler_0_1 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 17) to (Rev. 19)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan  8 15:58:39 2020
| Host         : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_dds_compiler_0_0'

1. Summary
----------

SUCCESS in the upgrade of mySystem_dds_compiler_0_0 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 17) to (Rev. 19)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan  8 15:58:39 2020
| Host         : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the upgrade of mySystem_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 2) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_xlconstant_0_1'

1. Summary
----------

SUCCESS in the upgrade of mySystem_xlconstant_0_1 (xilinx.com:ip:xlconstant:1.1) from (Rev. 2) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_xlconstant_0_0'

1. Summary
----------

SUCCESS in the upgrade of mySystem_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1) from (Rev. 2) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_xlconcat_0_0'

1. Summary
----------

SUCCESS in the upgrade of mySystem_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 2) to (Rev. 1)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_util_vector_logic_21_2'

1. Summary
----------

SUCCESS in the upgrade of mySystem_util_vector_logic_21_2 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_util_vector_logic_21_1'

1. Summary
----------

SUCCESS in the upgrade of mySystem_util_vector_logic_21_1 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_util_vector_logic_21_0'

1. Summary
----------

SUCCESS in the upgrade of mySystem_util_vector_logic_21_0 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_util_vector_logic_0_1'

1. Summary
----------

SUCCESS in the upgrade of mySystem_util_vector_logic_0_1 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_util_vector_logic_0_0'

1. Summary
----------

SUCCESS in the upgrade of mySystem_util_vector_logic_0_0 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_jesd204_rx_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mySystem_jesd204_rx_0 from xilinx.com:ip:jesd204:7.0 to xilinx.com:ip:jesd204:7.2 (Rev. 4)

2. Warnings
-----------

WARNING: Version 7.1 is a revision.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'mySystem_jesd204_rx_0'.


-Upgrade has removed interface 's_axis_aclk'


4. Upgrade messages
-------------------

Set parameter Global_clk_sel to value false (source 'default')






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_jesd204_phy_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mySystem_jesd204_phy_0 from xilinx.com:ip:jesd204_phy:3.1 to xilinx.com:ip:jesd204_phy:4.0 (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: Version 4.0 is a major revision. Please refer to the JESD204 PHY product guide for more information.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'mySystem_jesd204_phy_0'.


-Upgrade has added interface 'rxoutclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'txoutclk' (xilinx.com:signal:clock:1.0)


4. Connection Warnings
----------------------

Detected external port differences while upgrading 'mySystem_jesd204_phy_0'. These changes may impact your design.


-Upgrade has added port 'gt_dmonitorclk'

-Upgrade has added port 'gt_powergood'


5. Upgrade messages
-------------------

Added parameter Ins_Loss with value 12 (source 'default')
Added parameter Config_Type with value 0 (source 'default')
Added parameter Min_Line_Rate with value 7.68 (source 'default')
Added parameter Max_Line_Rate with value 7.68 (source 'default')

6. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'AXICLK_FREQ' from '100.0' to '200' has been ignored for IP 'mySystem_jesd204_phy_0'


7. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:jesd204_phy:4.0 -user_name mySystem_jesd204_phy_0
set_property -dict "\
  CONFIG.AXICLK_FREQ {200} \
  CONFIG.Axi_Lite {false} \
  CONFIG.C_LANES {8} \
  CONFIG.C_PLL_SELECTION {1} \
  CONFIG.Component_Name {mySystem_jesd204_phy_0} \
  CONFIG.Config_Type {0} \
  CONFIG.DRPCLK_FREQ {100} \
  CONFIG.Equalization_Mode {Auto} \
  CONFIG.GT_Line_Rate {7.68} \
  CONFIG.GT_Location {X0Y0} \
  CONFIG.GT_REFCLK_FREQ {192} \
  CONFIG.Ins_Loss {12} \
  CONFIG.Max_Line_Rate {7.68} \
  CONFIG.Min_Line_Rate {7.68} \
  CONFIG.RX_GT_Line_Rate {7.68} \
  CONFIG.RX_GT_REFCLK_FREQ {192} \
  CONFIG.RX_PLL_SELECTION {0} \
  CONFIG.Rx_MasterChan {1} \
  CONFIG.Rx_use_64b {0} \
  CONFIG.SupportLevel {1} \
  CONFIG.Transceiver {GTHE3} \
  CONFIG.TransceiverControl {true} \
  CONFIG.Tx_MasterChan {1} \
  CONFIG.Tx_use_64b {0} \
  CONFIG.cpll_refclk_port.ASSOCIATED_BUSIF {} \
  CONFIG.cpll_refclk_port.ASSOCIATED_RESET {} \
  CONFIG.cpll_refclk_port.CLK_DOMAIN {} \
  CONFIG.cpll_refclk_port.FREQ_HZ {100000000} \
  CONFIG.cpll_refclk_port.PHASE {0.000} \
  CONFIG.drpclk_port.ASSOCIATED_BUSIF {} \
  CONFIG.drpclk_port.ASSOCIATED_RESET {} \
  CONFIG.drpclk_port.CLK_DOMAIN {mySystem_clk_wiz_0_0_clk_out1} \
  CONFIG.drpclk_port.FREQ_HZ {100000000} \
  CONFIG.drpclk_port.PHASE {0.0} \
  CONFIG.gt_val_extended_timeout {false} \
  CONFIG.qpll0_refclk_port.ASSOCIATED_BUSIF {} \
  CONFIG.qpll0_refclk_port.ASSOCIATED_RESET {} \
  CONFIG.qpll0_refclk_port.CLK_DOMAIN {} \
  CONFIG.qpll0_refclk_port.FREQ_HZ {100000000} \
  CONFIG.qpll0_refclk_port.PHASE {0.000} \
  CONFIG.rx_coreclk_port.ASSOCIATED_BUSIF {} \
  CONFIG.rx_coreclk_port.ASSOCIATED_RESET {} \
  CONFIG.rx_coreclk_port.CLK_DOMAIN {} \
  CONFIG.rx_coreclk_port.FREQ_HZ {100000000} \
  CONFIG.rx_coreclk_port.PHASE {0.000} \
  CONFIG.tx_coreclk_port.ASSOCIATED_BUSIF {} \
  CONFIG.tx_coreclk_port.ASSOCIATED_RESET {} \
  CONFIG.tx_coreclk_port.CLK_DOMAIN {} \
  CONFIG.tx_coreclk_port.FREQ_HZ {100000000} \
  CONFIG.tx_coreclk_port.PHASE {0.000} " [get_ips mySystem_jesd204_phy_0]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_dds_compiler_0_3'

1. Summary
----------

SUCCESS in the upgrade of mySystem_dds_compiler_0_3 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 12) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_dds_compiler_0_2'

1. Summary
----------

SUCCESS in the upgrade of mySystem_dds_compiler_0_2 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 12) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_dds_compiler_0_1'

1. Summary
----------

SUCCESS in the upgrade of mySystem_dds_compiler_0_1 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 12) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_dds_compiler_0_0'

1. Summary
----------

SUCCESS in the upgrade of mySystem_dds_compiler_0_0 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 12) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 28 20:39:18 2019
| Host         : DESKTOP-NT7T54R running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'mySystem_clk_wiz_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mySystem_clk_wiz_0_0 from xilinx.com:ip:clk_wiz:5.3 to xilinx.com:ip:clk_wiz:6.0 (Rev. 2)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_OUT_FREQ' from '100.000' to '150.000' has been ignored for IP 'mySystem_clk_wiz_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name mySystem_clk_wiz_0_0
set_property -dict "\
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {33.330000000000005} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFGCE} \
  CONFIG.CLKOUT1_JITTER {108.112} \
  CONFIG.CLKOUT1_PHASE_ERROR {105.563} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFGCE} \
  CONFIG.CLKOUT2_JITTER {99.774} \
  CONFIG.CLKOUT2_PHASE_ERROR {105.563} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {150.000} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.CLKOUT3_DRIVES {BUFGCE} \
  CONFIG.CLKOUT3_JITTER {0.0} \
  CONFIG.CLKOUT3_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFGCE} \
  CONFIG.CLKOUT4_JITTER {0.0} \
  CONFIG.CLKOUT4_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFGCE} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFGCE} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFGCE} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {default_sysclk_300} \
  CONFIG.CLK_IN1_D.BOARD.ASSOCIATED_PARAM {CLK_IN1_BOARD_INTERFACE} \
  CONFIG.CLK_IN1_D.FREQ_HZ {300000000} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_out1} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_out2} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {mySystem_clk_wiz_0_0} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {2} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {3.333} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {6} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {AUTO} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {1} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {300.000} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {reset} \
  CONFIG.RESET_TYPE {ACTIVE_HIGH} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {false} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {true} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {true} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} \
  CONFIG.reset.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips mySystem_clk_wiz_0_0]


