# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../iualu_pac.vhd" \
"../../../../../../iualu.vhd" \
"../../../../../vhd/iualu_test.vhd" \

# Do not sort compile order
nosort
