============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 09 2025  12:50:51 pm
  Module:                 carry_select_adder_66668_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Path Delay Check
     Startpoint: (F) A[0]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    4350         -  
      Drv Adjust:+       0         0  
         Arrival:=    4350            
                                      
   Required Time:=    4350            
       Data Path:-    4348            
           Slack:=       2            

Exceptions/Constraints:
  max_delay             4350            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags     Arc     Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  A[0]                                         -       -         F     (arrival)                      3 10.7  1000     0       0    (-,-) 
  RCA_LSB/F1A/g69__8246/Y                      -       A->Y      R     sky130_fd_sc_hd__nor2_1        1  3.1   218   316     316    (-,-) 
  RCA_LSB/F1A/g2/X                             -       A2_N->X   F     sky130_fd_sc_hd__a2bb2o_2      2  8.4    70   312     628    (-,-) 
  RCA_LSB/full_adder_loop[1].FA/g62__5115/Y    -       A->Y      R     sky130_fd_sc_hd__nand2_1       1  3.7    54    70     698    (-,-) 
  RCA_LSB/full_adder_loop[1].FA/g60__6131/Y    -       A->Y      F     sky130_fd_sc_hd__nand2_1       2  8.1    82    75     773    (-,-) 
  RCA_LSB/full_adder_loop[2].FA/g59__2883/Y    -       B1->Y     R     sky130_fd_sc_hd__o21ai_1       1  3.8   250    94     867    (-,-) 
  RCA_LSB/full_adder_loop[2].FA/g57__9315/Y    -       B->Y      F     sky130_fd_sc_hd__nand2b_1      1  5.8    79   111     978    (-,-) 
  RCA_LSB/full_adder_loop[3].FA/g57__1666/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  6.3    99   394    1372    (-,-) 
  RCA_LSB/full_adder_loop[4].FA/g57__7410/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_2          1  5.8    81   355    1727    (-,-) 
  RCA_LSB/full_adder_loop[5].FA/g57__6417/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          7 29.6   200   522    2249    (-,-) 
  g600__2398/Y                                 -       S->Y      R     sky130_fd_sc_hd__mux2i_2       7 32.0   491   479    2727    (-,-) 
  g593__9945/Y                                 -       S->Y      R     sky130_fd_sc_hd__mux2i_2       7 32.0   491   524    3251    (-,-) 
  g582__1705/Y                                 -       S->Y      R     sky130_fd_sc_hd__mux2i_2       9 36.7   550   567    3819    (-,-) 
  g577__5526/X                                 -       S->X      F     sky130_fd_sc_hd__mux2_2        1 51.3   158   529    4348    (-,-) 
  Cout                                         -       -         F     (port)                         -    -     -     0    4348    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------

