
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c9b4  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001ac  20000000  0000c9b4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000280c  200001ac  0000cb60  000181ac  2**2
                  ALLOC
  3 .stack        00002000  200029b8  0000f36c  000181ac  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000181ac  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000181d4  2**0
                  CONTENTS, READONLY
  6 .debug_info   000646eb  00000000  00000000  0001822f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00007ce8  00000000  00000000  0007c91a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000db9d  00000000  00000000  00084602  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000bb0  00000000  00000000  0009219f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000fa0  00000000  00000000  00092d4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000237b3  00000000  00000000  00093cef  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000247e1  00000000  00000000  000b74a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008d899  00000000  00000000  000dbc83  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002d4c  00000000  00000000  0016951c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
       0:	200049b8 	.word	0x200049b8
       4:	0000428d 	.word	0x0000428d
       8:	00004289 	.word	0x00004289
       c:	00004289 	.word	0x00004289
	...
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      2c:	00004289 	.word	0x00004289
	...
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
	
	//zero reading
	volt -= zero_point;
      38:	00004289 	.word	0x00004289
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      3c:	00004289 	.word	0x00004289

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      40:	00004289 	.word	0x00004289
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      44:	00004289 	.word	0x00004289
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
      48:	00004289 	.word	0x00004289
	
	//zero reading
	volt -= zero_point;
      4c:	00001039 	.word	0x00001039
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      50:	00004289 	.word	0x00004289
      54:	00004289 	.word	0x00004289
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      58:	00004289 	.word	0x00004289
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      5c:	00004289 	.word	0x00004289
      60:	00004289 	.word	0x00004289
      64:	000031ed 	.word	0x000031ed
      68:	000031fd 	.word	0x000031fd
      6c:	0000320d 	.word	0x0000320d
      70:	0000321d 	.word	0x0000321d
	...
      7c:	00004289 	.word	0x00004289
      80:	00004289 	.word	0x00004289
      84:	00004289 	.word	0x00004289
      88:	00004259 	.word	0x00004259
      8c:	00004269 	.word	0x00004269
      90:	00004279 	.word	0x00004279
	...
      9c:	000025b1 	.word	0x000025b1
      a0:	00004289 	.word	0x00004289
      a4:	00004289 	.word	0x00004289
      a8:	00004289 	.word	0x00004289
      ac:	00004289 	.word	0x00004289

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200001ac 	.word	0x200001ac
      d0:	00000000 	.word	0x00000000
      d4:	0000c9b4 	.word	0x0000c9b4

000000d8 <frame_dummy>:
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000c9b4 	.word	0x0000c9b4
     104:	200001b0 	.word	0x200001b0
     108:	0000c9b4 	.word	0x0000c9b4
     10c:	00000000 	.word	0x00000000

00000110 <adc_complete_callback>:
     110:	b510      	push	{r4, lr}
     112:	4c14      	ldr	r4, [pc, #80]	; (164 <adc_complete_callback+0x54>)
     114:	7822      	ldrb	r2, [r4, #0]
     116:	4b14      	ldr	r3, [pc, #80]	; (168 <adc_complete_callback+0x58>)
     118:	681b      	ldr	r3, [r3, #0]
     11a:	0092      	lsls	r2, r2, #2
     11c:	4913      	ldr	r1, [pc, #76]	; (16c <adc_complete_callback+0x5c>)
     11e:	8808      	ldrh	r0, [r1, #0]
     120:	58d3      	ldr	r3, [r2, r3]
     122:	4798      	blx	r3
     124:	7820      	ldrb	r0, [r4, #0]
     126:	3001      	adds	r0, #1
     128:	b2c0      	uxtb	r0, r0
     12a:	4b11      	ldr	r3, [pc, #68]	; (170 <adc_complete_callback+0x60>)
     12c:	7819      	ldrb	r1, [r3, #0]
     12e:	4b11      	ldr	r3, [pc, #68]	; (174 <adc_complete_callback+0x64>)
     130:	4798      	blx	r3
     132:	b2c9      	uxtb	r1, r1
     134:	7021      	strb	r1, [r4, #0]
     136:	4b10      	ldr	r3, [pc, #64]	; (178 <adc_complete_callback+0x68>)
     138:	5c59      	ldrb	r1, [r3, r1]
     13a:	4b10      	ldr	r3, [pc, #64]	; (17c <adc_complete_callback+0x6c>)
     13c:	681b      	ldr	r3, [r3, #0]
     13e:	7e5a      	ldrb	r2, [r3, #25]
     140:	b252      	sxtb	r2, r2
     142:	2a00      	cmp	r2, #0
     144:	dbfb      	blt.n	13e <adc_complete_callback+0x2e>
     146:	691a      	ldr	r2, [r3, #16]
     148:	201f      	movs	r0, #31
     14a:	4382      	bics	r2, r0
	
}
     14c:	430a      	orrs	r2, r1
     14e:	611a      	str	r2, [r3, #16]
     150:	7e5a      	ldrb	r2, [r3, #25]
     152:	b252      	sxtb	r2, r2
     154:	2a00      	cmp	r2, #0
     156:	dbfb      	blt.n	150 <adc_complete_callback+0x40>
     158:	4808      	ldr	r0, [pc, #32]	; (17c <adc_complete_callback+0x6c>)
     15a:	4904      	ldr	r1, [pc, #16]	; (16c <adc_complete_callback+0x5c>)
     15c:	2201      	movs	r2, #1
     15e:	4b08      	ldr	r3, [pc, #32]	; (180 <adc_complete_callback+0x70>)
     160:	4798      	blx	r3
     162:	bd10      	pop	{r4, pc}
     164:	200001c8 	.word	0x200001c8
     168:	20002924 	.word	0x20002924
     16c:	20000224 	.word	0x20000224
     170:	20000000 	.word	0x20000000
     174:	000084f9 	.word	0x000084f9
     178:	0000aa18 	.word	0x0000aa18
     17c:	200028b4 	.word	0x200028b4
     180:	00002681 	.word	0x00002681

00000184 <configure_adc>:
     184:	b5f0      	push	{r4, r5, r6, r7, lr}
     186:	b08f      	sub	sp, #60	; 0x3c
     188:	1c05      	adds	r5, r0, #0
     18a:	1c0e      	adds	r6, r1, #0
     18c:	ac02      	add	r4, sp, #8
     18e:	1c20      	adds	r0, r4, #0
     190:	4b32      	ldr	r3, [pc, #200]	; (25c <configure_adc+0xd8>)
     192:	4798      	blx	r3
     194:	2300      	movs	r3, #0
     196:	60a3      	str	r3, [r4, #8]
     198:	22e0      	movs	r2, #224	; 0xe0
     19a:	00d2      	lsls	r2, r2, #3
{
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     19c:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     19e:	2203      	movs	r2, #3
     1a0:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     1a2:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     1a4:	2310      	movs	r3, #16
     1a6:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     1a8:	4f2d      	ldr	r7, [pc, #180]	; (260 <configure_adc+0xdc>)
     1aa:	1c38      	adds	r0, r7, #0
     1ac:	492d      	ldr	r1, [pc, #180]	; (264 <configure_adc+0xe0>)
     1ae:	1c22      	adds	r2, r4, #0
     1b0:	4b2d      	ldr	r3, [pc, #180]	; (268 <configure_adc+0xe4>)
     1b2:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     1b4:	683b      	ldr	r3, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1b6:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     1b8:	b252      	sxtb	r2, r2
     1ba:	2a00      	cmp	r2, #0
     1bc:	dbfb      	blt.n	1b6 <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1be:	2180      	movs	r1, #128	; 0x80
     1c0:	0409      	lsls	r1, r1, #16
     1c2:	4a2a      	ldr	r2, [pc, #168]	; (26c <configure_adc+0xe8>)
     1c4:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     1c6:	7819      	ldrb	r1, [r3, #0]
     1c8:	2202      	movs	r2, #2
     1ca:	430a      	orrs	r2, r1
     1cc:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     1ce:	4b24      	ldr	r3, [pc, #144]	; (260 <configure_adc+0xdc>)
     1d0:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1d2:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     1d4:	b25b      	sxtb	r3, r3
     1d6:	2b00      	cmp	r3, #0
     1d8:	dbfb      	blt.n	1d2 <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     1da:	4c21      	ldr	r4, [pc, #132]	; (260 <configure_adc+0xdc>)
     1dc:	1c20      	adds	r0, r4, #0
     1de:	4924      	ldr	r1, [pc, #144]	; (270 <configure_adc+0xec>)
     1e0:	2200      	movs	r2, #0
     1e2:	4b24      	ldr	r3, [pc, #144]	; (274 <configure_adc+0xf0>)
     1e4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     1e6:	7ee2      	ldrb	r2, [r4, #27]
     1e8:	2301      	movs	r3, #1
     1ea:	4313      	orrs	r3, r2
     1ec:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     1ee:	a901      	add	r1, sp, #4
     1f0:	2200      	movs	r2, #0
     1f2:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     1f4:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     1f6:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     1f8:	2201      	movs	r2, #1
     1fa:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     1fc:	2003      	movs	r0, #3
     1fe:	4b1e      	ldr	r3, [pc, #120]	; (278 <configure_adc+0xf4>)
     200:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     202:	2d03      	cmp	r5, #3
     204:	d013      	beq.n	22e <configure_adc+0xaa>
     206:	d802      	bhi.n	20e <configure_adc+0x8a>
     208:	2d02      	cmp	r5, #2
     20a:	d016      	beq.n	23a <configure_adc+0xb6>
     20c:	e01b      	b.n	246 <configure_adc+0xc2>
     20e:	2d04      	cmp	r5, #4
     210:	d007      	beq.n	222 <configure_adc+0x9e>
     212:	2d05      	cmp	r5, #5
     214:	d117      	bne.n	246 <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     216:	a901      	add	r1, sp, #4
     218:	2301      	movs	r3, #1
     21a:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     21c:	2004      	movs	r0, #4
     21e:	4b16      	ldr	r3, [pc, #88]	; (278 <configure_adc+0xf4>)
     220:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     222:	a901      	add	r1, sp, #4
     224:	2301      	movs	r3, #1
     226:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     228:	2006      	movs	r0, #6
     22a:	4b13      	ldr	r3, [pc, #76]	; (278 <configure_adc+0xf4>)
     22c:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     22e:	a901      	add	r1, sp, #4
     230:	2301      	movs	r3, #1
     232:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     234:	2005      	movs	r0, #5
     236:	4b10      	ldr	r3, [pc, #64]	; (278 <configure_adc+0xf4>)
     238:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     23a:	a901      	add	r1, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     240:	2004      	movs	r0, #4
     242:	4b0d      	ldr	r3, [pc, #52]	; (278 <configure_adc+0xf4>)
     244:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     246:	4b0d      	ldr	r3, [pc, #52]	; (27c <configure_adc+0xf8>)
     248:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     24a:	4b0d      	ldr	r3, [pc, #52]	; (280 <configure_adc+0xfc>)
     24c:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     24e:	4804      	ldr	r0, [pc, #16]	; (260 <configure_adc+0xdc>)
     250:	490c      	ldr	r1, [pc, #48]	; (284 <configure_adc+0x100>)
     252:	2201      	movs	r2, #1
     254:	4b0c      	ldr	r3, [pc, #48]	; (288 <configure_adc+0x104>)
     256:	4798      	blx	r3
}
     258:	b00f      	add	sp, #60	; 0x3c
     25a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     25c:	00002131 	.word	0x00002131
     260:	200028b4 	.word	0x200028b4
     264:	42004000 	.word	0x42004000
     268:	00002179 	.word	0x00002179
     26c:	e000e100 	.word	0xe000e100
     270:	00000111 	.word	0x00000111
     274:	0000266d 	.word	0x0000266d
     278:	00003e91 	.word	0x00003e91
     27c:	20000000 	.word	0x20000000
     280:	20002924 	.word	0x20002924
     284:	20000224 	.word	0x20000224
     288:	00002681 	.word	0x00002681

0000028c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     28c:	b5f0      	push	{r4, r5, r6, r7, lr}
     28e:	b083      	sub	sp, #12
     290:	466f      	mov	r7, sp
     292:	71f8      	strb	r0, [r7, #7]
     294:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     296:	4c0b      	ldr	r4, [pc, #44]	; (2c4 <ssd1306_write_command+0x38>)
     298:	4e0b      	ldr	r6, [pc, #44]	; (2c8 <ssd1306_write_command+0x3c>)
     29a:	1c20      	adds	r0, r4, #0
     29c:	1c31      	adds	r1, r6, #0
     29e:	2201      	movs	r2, #1
     2a0:	4d0a      	ldr	r5, [pc, #40]	; (2cc <ssd1306_write_command+0x40>)
     2a2:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     2a4:	2280      	movs	r2, #128	; 0x80
     2a6:	03d2      	lsls	r2, r2, #15
     2a8:	4b09      	ldr	r3, [pc, #36]	; (2d0 <ssd1306_write_command+0x44>)
     2aa:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     2ac:	1c20      	adds	r0, r4, #0
     2ae:	1c39      	adds	r1, r7, #0
     2b0:	2201      	movs	r2, #1
     2b2:	4b08      	ldr	r3, [pc, #32]	; (2d4 <ssd1306_write_command+0x48>)
     2b4:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     2b6:	1c20      	adds	r0, r4, #0
     2b8:	1c31      	adds	r1, r6, #0
     2ba:	2200      	movs	r2, #0
     2bc:	47a8      	blx	r5
}
     2be:	b003      	add	sp, #12
     2c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2c2:	46c0      	nop			; (mov r8, r8)
     2c4:	20002928 	.word	0x20002928
     2c8:	20002964 	.word	0x20002964
     2cc:	00002c7d 	.word	0x00002c7d
     2d0:	41004400 	.word	0x41004400
     2d4:	00002d69 	.word	0x00002d69

000002d8 <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     2d8:	b5f0      	push	{r4, r5, r6, r7, lr}
     2da:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     2dc:	4b64      	ldr	r3, [pc, #400]	; (470 <ssd1306_init+0x198>)
     2de:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     2e0:	2000      	movs	r0, #0
     2e2:	4b64      	ldr	r3, [pc, #400]	; (474 <ssd1306_init+0x19c>)
     2e4:	4798      	blx	r3
     2e6:	4964      	ldr	r1, [pc, #400]	; (478 <ssd1306_init+0x1a0>)
     2e8:	4b64      	ldr	r3, [pc, #400]	; (47c <ssd1306_init+0x1a4>)
     2ea:	4798      	blx	r3
     2ec:	0083      	lsls	r3, r0, #2
     2ee:	1818      	adds	r0, r3, r0
     2f0:	0040      	lsls	r0, r0, #1
     2f2:	2280      	movs	r2, #128	; 0x80
     2f4:	0412      	lsls	r2, r2, #16
     2f6:	4b62      	ldr	r3, [pc, #392]	; (480 <ssd1306_init+0x1a8>)
     2f8:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     2fa:	2800      	cmp	r0, #0
     2fc:	d100      	bne.n	300 <ssd1306_init+0x28>
     2fe:	e0a3      	b.n	448 <ssd1306_init+0x170>
		SysTick->LOAD = n;
     300:	4b60      	ldr	r3, [pc, #384]	; (484 <ssd1306_init+0x1ac>)
     302:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     304:	2200      	movs	r2, #0
     306:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     308:	1c19      	adds	r1, r3, #0
     30a:	2280      	movs	r2, #128	; 0x80
     30c:	0252      	lsls	r2, r2, #9
     30e:	680b      	ldr	r3, [r1, #0]
     310:	4213      	tst	r3, r2
     312:	d0fc      	beq.n	30e <ssd1306_init+0x36>
     314:	e09d      	b.n	452 <ssd1306_init+0x17a>
     316:	680b      	ldr	r3, [r1, #0]
     318:	4213      	tst	r3, r2
     31a:	d0fc      	beq.n	316 <ssd1306_init+0x3e>
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     31c:	4c5a      	ldr	r4, [pc, #360]	; (488 <ssd1306_init+0x1b0>)
     31e:	2318      	movs	r3, #24
     320:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     322:	2300      	movs	r3, #0
     324:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     326:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     328:	a902      	add	r1, sp, #8
     32a:	2201      	movs	r2, #1
     32c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     32e:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     330:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     332:	2018      	movs	r0, #24
     334:	4b55      	ldr	r3, [pc, #340]	; (48c <ssd1306_init+0x1b4>)
     336:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     338:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     33a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     33c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     33e:	2900      	cmp	r1, #0
     340:	d103      	bne.n	34a <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     342:	095a      	lsrs	r2, r3, #5
     344:	01d2      	lsls	r2, r2, #7
     346:	494e      	ldr	r1, [pc, #312]	; (480 <ssd1306_init+0x1a8>)
     348:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     34a:	271f      	movs	r7, #31
     34c:	403b      	ands	r3, r7
     34e:	2401      	movs	r4, #1
     350:	1c21      	adds	r1, r4, #0
     352:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     354:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     356:	aa02      	add	r2, sp, #8
     358:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     35a:	2300      	movs	r3, #0
     35c:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     35e:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_E;	//do pad 1, di pad 0
     360:	2180      	movs	r1, #128	; 0x80
     362:	0249      	lsls	r1, r1, #9
     364:	60d1      	str	r1, [r2, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     366:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     368:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     36a:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     36c:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     36e:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     370:	2124      	movs	r1, #36	; 0x24
     372:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     374:	9309      	str	r3, [sp, #36]	; 0x24
     376:	930a      	str	r3, [sp, #40]	; 0x28

	/* Master config defaults */
	config->mode_specific.master.baudrate = 1000000;
     378:	4b3f      	ldr	r3, [pc, #252]	; (478 <ssd1306_init+0x1a0>)
     37a:	6193      	str	r3, [r2, #24]
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     37c:	4b44      	ldr	r3, [pc, #272]	; (490 <ssd1306_init+0x1b8>)
     37e:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     380:	4b44      	ldr	r3, [pc, #272]	; (494 <ssd1306_init+0x1bc>)
     382:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     384:	4b44      	ldr	r3, [pc, #272]	; (498 <ssd1306_init+0x1c0>)
     386:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     388:	4b44      	ldr	r3, [pc, #272]	; (49c <ssd1306_init+0x1c4>)
     38a:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     38c:	4e44      	ldr	r6, [pc, #272]	; (4a0 <ssd1306_init+0x1c8>)
     38e:	1c30      	adds	r0, r6, #0
     390:	4944      	ldr	r1, [pc, #272]	; (4a4 <ssd1306_init+0x1cc>)
     392:	4b45      	ldr	r3, [pc, #276]	; (4a8 <ssd1306_init+0x1d0>)
     394:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     396:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     398:	1c28      	adds	r0, r5, #0
     39a:	4b44      	ldr	r3, [pc, #272]	; (4ac <ssd1306_init+0x1d4>)
     39c:	4798      	blx	r3
     39e:	4007      	ands	r7, r0
     3a0:	40bc      	lsls	r4, r7
     3a2:	4b43      	ldr	r3, [pc, #268]	; (4b0 <ssd1306_init+0x1d8>)
     3a4:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     3a6:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     3a8:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     3aa:	2b00      	cmp	r3, #0
     3ac:	d1fc      	bne.n	3a8 <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     3ae:	682a      	ldr	r2, [r5, #0]
     3b0:	2302      	movs	r3, #2
     3b2:	4313      	orrs	r3, r2
     3b4:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     3b6:	ac01      	add	r4, sp, #4
     3b8:	2301      	movs	r3, #1
     3ba:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     3bc:	2200      	movs	r2, #0
     3be:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     3c0:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     3c2:	2016      	movs	r0, #22
     3c4:	1c21      	adds	r1, r4, #0
     3c6:	4d31      	ldr	r5, [pc, #196]	; (48c <ssd1306_init+0x1b4>)
     3c8:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     3ca:	2017      	movs	r0, #23
     3cc:	1c21      	adds	r1, r4, #0
     3ce:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     3d0:	2280      	movs	r2, #128	; 0x80
     3d2:	0412      	lsls	r2, r2, #16
     3d4:	4b2a      	ldr	r3, [pc, #168]	; (480 <ssd1306_init+0x1a8>)
     3d6:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     3d8:	20d5      	movs	r0, #213	; 0xd5
     3da:	4c36      	ldr	r4, [pc, #216]	; (4b4 <ssd1306_init+0x1dc>)
     3dc:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     3de:	2080      	movs	r0, #128	; 0x80
     3e0:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     3e2:	20a8      	movs	r0, #168	; 0xa8
     3e4:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     3e6:	203f      	movs	r0, #63	; 0x3f
     3e8:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     3ea:	20d3      	movs	r0, #211	; 0xd3
     3ec:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     3ee:	2000      	movs	r0, #0
     3f0:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     3f2:	2040      	movs	r0, #64	; 0x40
     3f4:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     3f6:	208d      	movs	r0, #141	; 0x8d
     3f8:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     3fa:	2014      	movs	r0, #20
     3fc:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     3fe:	2020      	movs	r0, #32
     400:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     402:	2000      	movs	r0, #0
     404:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     406:	20a1      	movs	r0, #161	; 0xa1
     408:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     40a:	20c8      	movs	r0, #200	; 0xc8
     40c:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     40e:	20da      	movs	r0, #218	; 0xda
     410:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varför
     412:	2012      	movs	r0, #18
     414:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     416:	2081      	movs	r0, #129	; 0x81
     418:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     41a:	20ff      	movs	r0, #255	; 0xff
     41c:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     41e:	20a4      	movs	r0, #164	; 0xa4
     420:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     422:	20a6      	movs	r0, #166	; 0xa6
     424:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     426:	20db      	movs	r0, #219	; 0xdb
     428:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     42a:	2040      	movs	r0, #64	; 0x40
     42c:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     42e:	20d9      	movs	r0, #217	; 0xd9
     430:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     432:	20f1      	movs	r0, #241	; 0xf1
     434:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     436:	4820      	ldr	r0, [pc, #128]	; (4b8 <ssd1306_init+0x1e0>)
     438:	2100      	movs	r1, #0
     43a:	2280      	movs	r2, #128	; 0x80
     43c:	00d2      	lsls	r2, r2, #3
     43e:	4b1f      	ldr	r3, [pc, #124]	; (4bc <ssd1306_init+0x1e4>)
     440:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     442:	20af      	movs	r0, #175	; 0xaf
     444:	47a0      	blx	r4
     446:	e010      	b.n	46a <ssd1306_init+0x192>
     448:	2280      	movs	r2, #128	; 0x80
     44a:	0412      	lsls	r2, r2, #16
     44c:	4b0c      	ldr	r3, [pc, #48]	; (480 <ssd1306_init+0x1a8>)
     44e:	619a      	str	r2, [r3, #24]
     450:	e764      	b.n	31c <ssd1306_init+0x44>
     452:	2280      	movs	r2, #128	; 0x80
     454:	0412      	lsls	r2, r2, #16
     456:	4b0a      	ldr	r3, [pc, #40]	; (480 <ssd1306_init+0x1a8>)
     458:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     45a:	4b0a      	ldr	r3, [pc, #40]	; (484 <ssd1306_init+0x1ac>)
     45c:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     45e:	2200      	movs	r2, #0
     460:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     462:	1c19      	adds	r1, r3, #0
     464:	2280      	movs	r2, #128	; 0x80
     466:	0252      	lsls	r2, r2, #9
     468:	e755      	b.n	316 <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     46a:	b011      	add	sp, #68	; 0x44
     46c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     46e:	46c0      	nop			; (mov r8, r8)
     470:	000020c9 	.word	0x000020c9
     474:	00003c9d 	.word	0x00003c9d
     478:	000f4240 	.word	0x000f4240
     47c:	00008471 	.word	0x00008471
     480:	41004400 	.word	0x41004400
     484:	e000e010 	.word	0xe000e010
     488:	20002964 	.word	0x20002964
     48c:	000026cd 	.word	0x000026cd
     490:	00100002 	.word	0x00100002
     494:	00110002 	.word	0x00110002
     498:	00120002 	.word	0x00120002
     49c:	00130002 	.word	0x00130002
     4a0:	20002928 	.word	0x20002928
     4a4:	42000c00 	.word	0x42000c00
     4a8:	00002a65 	.word	0x00002a65
     4ac:	000031c1 	.word	0x000031c1
     4b0:	e000e100 	.word	0xe000e100
     4b4:	0000028d 	.word	0x0000028d
     4b8:	20000268 	.word	0x20000268
     4bc:	00004627 	.word	0x00004627

000004c0 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     4c0:	b5f0      	push	{r4, r5, r6, r7, lr}
     4c2:	b083      	sub	sp, #12
     4c4:	466f      	mov	r7, sp
     4c6:	71f8      	strb	r0, [r7, #7]
     4c8:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     4ca:	4c0b      	ldr	r4, [pc, #44]	; (4f8 <ssd1306_write_data+0x38>)
     4cc:	4e0b      	ldr	r6, [pc, #44]	; (4fc <ssd1306_write_data+0x3c>)
     4ce:	1c20      	adds	r0, r4, #0
     4d0:	1c31      	adds	r1, r6, #0
     4d2:	2201      	movs	r2, #1
     4d4:	4d0a      	ldr	r5, [pc, #40]	; (500 <ssd1306_write_data+0x40>)
     4d6:	47a8      	blx	r5
     4d8:	2280      	movs	r2, #128	; 0x80
     4da:	03d2      	lsls	r2, r2, #15
     4dc:	4b09      	ldr	r3, [pc, #36]	; (504 <ssd1306_write_data+0x44>)
     4de:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     4e0:	1c20      	adds	r0, r4, #0
     4e2:	1c39      	adds	r1, r7, #0
     4e4:	2201      	movs	r2, #1
     4e6:	4b08      	ldr	r3, [pc, #32]	; (508 <ssd1306_write_data+0x48>)
     4e8:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     4ea:	1c20      	adds	r0, r4, #0
     4ec:	1c31      	adds	r1, r6, #0
     4ee:	2200      	movs	r2, #0
     4f0:	47a8      	blx	r5
}
     4f2:	b003      	add	sp, #12
     4f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4f6:	46c0      	nop			; (mov r8, r8)
     4f8:	20002928 	.word	0x20002928
     4fc:	20002964 	.word	0x20002964
     500:	00002c7d 	.word	0x00002c7d
     504:	41004400 	.word	0x41004400
     508:	00002d69 	.word	0x00002d69

0000050c <ssd1306_write_display>:





void ssd1306_write_display() {
     50c:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     50e:	480e      	ldr	r0, [pc, #56]	; (548 <ssd1306_write_display+0x3c>)
     510:	490e      	ldr	r1, [pc, #56]	; (54c <ssd1306_write_display+0x40>)
     512:	2201      	movs	r2, #1
     514:	4b0e      	ldr	r3, [pc, #56]	; (550 <ssd1306_write_display+0x44>)
     516:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     518:	2021      	movs	r0, #33	; 0x21
     51a:	4c0e      	ldr	r4, [pc, #56]	; (554 <ssd1306_write_display+0x48>)
     51c:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     51e:	2000      	movs	r0, #0
     520:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     522:	207f      	movs	r0, #127	; 0x7f
     524:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     526:	2022      	movs	r0, #34	; 0x22
     528:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     52a:	2000      	movs	r0, #0
     52c:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     52e:	2007      	movs	r0, #7
     530:	47a0      	blx	r4
     532:	4c09      	ldr	r4, [pc, #36]	; (558 <ssd1306_write_display+0x4c>)
     534:	2380      	movs	r3, #128	; 0x80
     536:	00db      	lsls	r3, r3, #3
     538:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     53a:	4d08      	ldr	r5, [pc, #32]	; (55c <ssd1306_write_display+0x50>)
     53c:	7820      	ldrb	r0, [r4, #0]
     53e:	47a8      	blx	r5
     540:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     542:	42b4      	cmp	r4, r6
     544:	d1fa      	bne.n	53c <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     546:	bd70      	pop	{r4, r5, r6, pc}
     548:	20002928 	.word	0x20002928
     54c:	20002964 	.word	0x20002964
     550:	00002c7d 	.word	0x00002c7d
     554:	0000028d 	.word	0x0000028d
     558:	200006e0 	.word	0x200006e0
     55c:	000004c1 	.word	0x000004c1

00000560 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     560:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     562:	480e      	ldr	r0, [pc, #56]	; (59c <ssd1306_clear_display+0x3c>)
     564:	490e      	ldr	r1, [pc, #56]	; (5a0 <ssd1306_clear_display+0x40>)
     566:	2201      	movs	r2, #1
     568:	4b0e      	ldr	r3, [pc, #56]	; (5a4 <ssd1306_clear_display+0x44>)
     56a:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     56c:	2021      	movs	r0, #33	; 0x21
     56e:	4c0e      	ldr	r4, [pc, #56]	; (5a8 <ssd1306_clear_display+0x48>)
     570:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     572:	2000      	movs	r0, #0
     574:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     576:	207f      	movs	r0, #127	; 0x7f
     578:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     57a:	2022      	movs	r0, #34	; 0x22
     57c:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     57e:	2000      	movs	r0, #0
     580:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     582:	2007      	movs	r0, #7
     584:	47a0      	blx	r4
     586:	2480      	movs	r4, #128	; 0x80
     588:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     58a:	4d08      	ldr	r5, [pc, #32]	; (5ac <ssd1306_clear_display+0x4c>)
     58c:	2000      	movs	r0, #0
     58e:	47a8      	blx	r5
     590:	3c01      	subs	r4, #1
     592:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     594:	2c00      	cmp	r4, #0
     596:	d1f9      	bne.n	58c <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     598:	bd38      	pop	{r3, r4, r5, pc}
     59a:	46c0      	nop			; (mov r8, r8)
     59c:	20002928 	.word	0x20002928
     5a0:	20002964 	.word	0x20002964
     5a4:	00002c7d 	.word	0x00002c7d
     5a8:	0000028d 	.word	0x0000028d
     5ac:	000004c1 	.word	0x000004c1

000005b0 <ssd1306_set_coordinate>:
	
	
}

void ssd1306_set_coordinate(unsigned char x, unsigned char y)
{
     5b0:	b538      	push	{r3, r4, r5, lr}
     5b2:	1c05      	adds	r5, r0, #0
	ssd1306_write_command(0xB0 + y);					//Page start address
     5b4:	1c08      	adds	r0, r1, #0
     5b6:	3850      	subs	r0, #80	; 0x50
     5b8:	b2c0      	uxtb	r0, r0
     5ba:	4c06      	ldr	r4, [pc, #24]	; (5d4 <ssd1306_set_coordinate+0x24>)
     5bc:	47a0      	blx	r4
	ssd1306_write_command(((x & 0xF0) >> 4) | 0x10);
     5be:	0928      	lsrs	r0, r5, #4
     5c0:	2310      	movs	r3, #16
     5c2:	4318      	orrs	r0, r3
     5c4:	47a0      	blx	r4
	ssd1306_write_command((x & 0x0F) | 0x01);
     5c6:	200e      	movs	r0, #14
     5c8:	4005      	ands	r5, r0
     5ca:	2301      	movs	r3, #1
     5cc:	1c28      	adds	r0, r5, #0
     5ce:	4318      	orrs	r0, r3
     5d0:	47a0      	blx	r4
}
     5d2:	bd38      	pop	{r3, r4, r5, pc}
     5d4:	0000028d 	.word	0x0000028d

000005d8 <ssd1306_draw_huge_number>:
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     5d8:	b5f0      	push	{r4, r5, r6, r7, lr}
     5da:	465f      	mov	r7, fp
     5dc:	4656      	mov	r6, sl
     5de:	464d      	mov	r5, r9
     5e0:	4644      	mov	r4, r8
     5e2:	b4f0      	push	{r4, r5, r6, r7}
     5e4:	b085      	sub	sp, #20
     5e6:	4683      	mov	fp, r0
     5e8:	9101      	str	r1, [sp, #4]
     5ea:	1c14      	adds	r4, r2, #0
     5ec:	2a63      	cmp	r2, #99	; 0x63
     5ee:	d900      	bls.n	5f2 <ssd1306_draw_huge_number+0x1a>
     5f0:	2463      	movs	r4, #99	; 0x63
     5f2:	b2e4      	uxtb	r4, r4
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
     5f4:	1c20      	adds	r0, r4, #0
     5f6:	210a      	movs	r1, #10
     5f8:	4b24      	ldr	r3, [pc, #144]	; (68c <ssd1306_draw_huge_number+0xb4>)
     5fa:	4798      	blx	r3
     5fc:	b2c9      	uxtb	r1, r1
     5fe:	ab03      	add	r3, sp, #12
     600:	7059      	strb	r1, [r3, #1]
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
     602:	2c09      	cmp	r4, #9
     604:	d82c      	bhi.n	660 <ssd1306_draw_huge_number+0x88>
     606:	2200      	movs	r2, #0
     608:	701a      	strb	r2, [r3, #0]
     60a:	e02f      	b.n	66c <ssd1306_draw_huge_number+0x94>
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
     60c:	4658      	mov	r0, fp
     60e:	4651      	mov	r1, sl
     610:	4b1f      	ldr	r3, [pc, #124]	; (690 <ssd1306_draw_huge_number+0xb8>)
     612:	4798      	blx	r3
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     614:	464d      	mov	r5, r9
     616:	2400      	movs	r4, #0
     618:	ab03      	add	r3, sp, #12
     61a:	5cf3      	ldrb	r3, [r6, r3]
     61c:	011a      	lsls	r2, r3, #4
     61e:	18d2      	adds	r2, r2, r3
     620:	0112      	lsls	r2, r2, #4
     622:	18d3      	adds	r3, r2, r3
     624:	4443      	add	r3, r8
     626:	191b      	adds	r3, r3, r4
     628:	5d58      	ldrb	r0, [r3, r5]
     62a:	47b8      	blx	r7
     62c:	3401      	adds	r4, #1
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
     62e:	2c27      	cmp	r4, #39	; 0x27
     630:	d1f2      	bne.n	618 <ssd1306_draw_huge_number+0x40>
     632:	4653      	mov	r3, sl
     634:	3301      	adds	r3, #1
     636:	b2db      	uxtb	r3, r3
     638:	469a      	mov	sl, r3
     63a:	2327      	movs	r3, #39	; 0x27
     63c:	4499      	add	r9, r3
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
     63e:	2312      	movs	r3, #18
     640:	33ff      	adds	r3, #255	; 0xff
     642:	4599      	cmp	r9, r3
     644:	d1e2      	bne.n	60c <ssd1306_draw_huge_number+0x34>
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
			}
		}
		x += 52;
     646:	465b      	mov	r3, fp
     648:	3334      	adds	r3, #52	; 0x34
     64a:	b2db      	uxtb	r3, r3
     64c:	469b      	mov	fp, r3
     64e:	3601      	adds	r6, #1
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
     650:	9b00      	ldr	r3, [sp, #0]
     652:	459b      	cmp	fp, r3
     654:	d013      	beq.n	67e <ssd1306_draw_huge_number+0xa6>
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     656:	9b01      	ldr	r3, [sp, #4]
     658:	469a      	mov	sl, r3
     65a:	2300      	movs	r3, #0
     65c:	4699      	mov	r9, r3
     65e:	e7d5      	b.n	60c <ssd1306_draw_huge_number+0x34>
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
     660:	1a60      	subs	r0, r4, r1
     662:	210a      	movs	r1, #10
     664:	4b0b      	ldr	r3, [pc, #44]	; (694 <ssd1306_draw_huge_number+0xbc>)
     666:	4798      	blx	r3
     668:	ab03      	add	r3, sp, #12
     66a:	7018      	strb	r0, [r3, #0]
     66c:	465b      	mov	r3, fp
     66e:	3368      	adds	r3, #104	; 0x68
     670:	b2db      	uxtb	r3, r3
     672:	9300      	str	r3, [sp, #0]
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     674:	2600      	movs	r6, #0
     676:	4b08      	ldr	r3, [pc, #32]	; (698 <ssd1306_draw_huge_number+0xc0>)
     678:	4698      	mov	r8, r3
     67a:	4f08      	ldr	r7, [pc, #32]	; (69c <ssd1306_draw_huge_number+0xc4>)
     67c:	e7eb      	b.n	656 <ssd1306_draw_huge_number+0x7e>
		}
		x += 52;
	}
	
	
}
     67e:	b005      	add	sp, #20
     680:	bc3c      	pop	{r2, r3, r4, r5}
     682:	4690      	mov	r8, r2
     684:	4699      	mov	r9, r3
     686:	46a2      	mov	sl, r4
     688:	46ab      	mov	fp, r5
     68a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     68c:	000084f9 	.word	0x000084f9
     690:	000005b1 	.word	0x000005b1
     694:	0000850d 	.word	0x0000850d
     698:	0000aa1c 	.word	0x0000aa1c
     69c:	000004c1 	.word	0x000004c1

000006a0 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     6a0:	4b01      	ldr	r3, [pc, #4]	; (6a8 <gfx_mono_set_framebuffer+0x8>)
     6a2:	6018      	str	r0, [r3, #0]
}
     6a4:	4770      	bx	lr
     6a6:	46c0      	nop			; (mov r8, r8)
     6a8:	200001cc 	.word	0x200001cc

000006ac <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
     6ac:	b510      	push	{r4, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
     6ae:	01c9      	lsls	r1, r1, #7
     6b0:	188a      	adds	r2, r1, r2
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
     6b2:	4906      	ldr	r1, [pc, #24]	; (6cc <gfx_mono_framebuffer_put_page+0x20>)
     6b4:	6809      	ldr	r1, [r1, #0]
     6b6:	188a      	adds	r2, r1, r2
     6b8:	1e5c      	subs	r4, r3, #1
     6ba:	b2e4      	uxtb	r4, r4
     6bc:	3401      	adds	r4, #1
     6be:	2300      	movs	r3, #0
			((page * GFX_MONO_LCD_WIDTH) + column);

	do {
		*framebuffer_pt++ = *data_pt++;
     6c0:	5cc1      	ldrb	r1, [r0, r3]
     6c2:	54d1      	strb	r1, [r2, r3]
     6c4:	3301      	adds	r3, #1
	} while (--width > 0);
     6c6:	42a3      	cmp	r3, r4
     6c8:	d1fa      	bne.n	6c0 <gfx_mono_framebuffer_put_page+0x14>
}
     6ca:	bd10      	pop	{r4, pc}
     6cc:	200001cc 	.word	0x200001cc

000006d0 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     6d0:	4b02      	ldr	r3, [pc, #8]	; (6dc <gfx_mono_framebuffer_put_byte+0xc>)
     6d2:	681b      	ldr	r3, [r3, #0]
     6d4:	01c0      	lsls	r0, r0, #7
     6d6:	1841      	adds	r1, r0, r1
     6d8:	54ca      	strb	r2, [r1, r3]
}
     6da:	4770      	bx	lr
     6dc:	200001cc 	.word	0x200001cc

000006e0 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     6e0:	4b02      	ldr	r3, [pc, #8]	; (6ec <gfx_mono_framebuffer_get_byte+0xc>)
     6e2:	681b      	ldr	r3, [r3, #0]
     6e4:	01c0      	lsls	r0, r0, #7
     6e6:	1840      	adds	r0, r0, r1
     6e8:	5c18      	ldrb	r0, [r3, r0]
}
     6ea:	4770      	bx	lr
     6ec:	200001cc 	.word	0x200001cc

000006f0 <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
     6f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     6f2:	4647      	mov	r7, r8
     6f4:	b480      	push	{r7}
     6f6:	1c04      	adds	r4, r0, #0
     6f8:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     6fa:	b243      	sxtb	r3, r0
     6fc:	2b00      	cmp	r3, #0
     6fe:	db22      	blt.n	746 <gfx_mono_framebuffer_draw_pixel+0x56>
     700:	293f      	cmp	r1, #63	; 0x3f
     702:	d820      	bhi.n	746 <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     704:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
     706:	00f7      	lsls	r7, r6, #3
     708:	1bc9      	subs	r1, r1, r7
     70a:	2701      	movs	r7, #1
     70c:	408f      	lsls	r7, r1
     70e:	b2fb      	uxtb	r3, r7
     710:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
     712:	1c30      	adds	r0, r6, #0
     714:	1c21      	adds	r1, r4, #0
     716:	4b0d      	ldr	r3, [pc, #52]	; (74c <gfx_mono_framebuffer_draw_pixel+0x5c>)
     718:	4798      	blx	r3
     71a:	1c02      	adds	r2, r0, #0

	switch (color) {
     71c:	2d01      	cmp	r5, #1
     71e:	d004      	beq.n	72a <gfx_mono_framebuffer_draw_pixel+0x3a>
     720:	2d00      	cmp	r5, #0
     722:	d006      	beq.n	732 <gfx_mono_framebuffer_draw_pixel+0x42>
     724:	2d02      	cmp	r5, #2
     726:	d007      	beq.n	738 <gfx_mono_framebuffer_draw_pixel+0x48>
     728:	e009      	b.n	73e <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     72a:	4643      	mov	r3, r8
     72c:	4318      	orrs	r0, r3
     72e:	b2c2      	uxtb	r2, r0
		break;
     730:	e005      	b.n	73e <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     732:	43b8      	bics	r0, r7
     734:	b2c2      	uxtb	r2, r0
		break;
     736:	e002      	b.n	73e <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     738:	4643      	mov	r3, r8
     73a:	4058      	eors	r0, r3
     73c:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
     73e:	1c30      	adds	r0, r6, #0
     740:	1c21      	adds	r1, r4, #0
     742:	4b03      	ldr	r3, [pc, #12]	; (750 <gfx_mono_framebuffer_draw_pixel+0x60>)
     744:	4798      	blx	r3
}
     746:	bc04      	pop	{r2}
     748:	4690      	mov	r8, r2
     74a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     74c:	000006e1 	.word	0x000006e1
     750:	000006d1 	.word	0x000006d1

00000754 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     754:	b5f0      	push	{r4, r5, r6, r7, lr}
     756:	4657      	mov	r7, sl
     758:	464e      	mov	r6, r9
     75a:	4645      	mov	r5, r8
     75c:	b4e0      	push	{r5, r6, r7}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     75e:	1884      	adds	r4, r0, r2
     760:	2c80      	cmp	r4, #128	; 0x80
     762:	dd03      	ble.n	76c <gfx_mono_generic_draw_horizontal_line+0x18>
		length = GFX_MONO_LCD_WIDTH - x;
     764:	2280      	movs	r2, #128	; 0x80
     766:	4252      	negs	r2, r2
     768:	1a12      	subs	r2, r2, r0
     76a:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     76c:	2a00      	cmp	r2, #0
     76e:	d053      	beq.n	818 <gfx_mono_generic_draw_horizontal_line+0xc4>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
     770:	08cc      	lsrs	r4, r1, #3
	pixelmask = (1 << (y - (page * 8)));
     772:	00e5      	lsls	r5, r4, #3
     774:	1b49      	subs	r1, r1, r5
     776:	2501      	movs	r5, #1
     778:	408d      	lsls	r5, r1
     77a:	46a8      	mov	r8, r5
     77c:	b2ef      	uxtb	r7, r5
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     77e:	2b01      	cmp	r3, #1
     780:	d00b      	beq.n	79a <gfx_mono_generic_draw_horizontal_line+0x46>
     782:	2b00      	cmp	r3, #0
     784:	d011      	beq.n	7aa <gfx_mono_generic_draw_horizontal_line+0x56>
     786:	2b02      	cmp	r3, #2
     788:	d146      	bne.n	818 <gfx_mono_generic_draw_horizontal_line+0xc4>
     78a:	1c15      	adds	r5, r2, #0
     78c:	3801      	subs	r0, #1
     78e:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     790:	4b24      	ldr	r3, [pc, #144]	; (824 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     792:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     794:	4924      	ldr	r1, [pc, #144]	; (828 <gfx_mono_generic_draw_horizontal_line+0xd4>)
     796:	4688      	mov	r8, r1
     798:	e02f      	b.n	7fa <gfx_mono_generic_draw_horizontal_line+0xa6>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     79a:	1c15      	adds	r5, r2, #0
     79c:	3801      	subs	r0, #1
     79e:	4682      	mov	sl, r0
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     7a0:	4b20      	ldr	r3, [pc, #128]	; (824 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     7a2:	4699      	mov	r9, r3
			temp |= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     7a4:	4920      	ldr	r1, [pc, #128]	; (828 <gfx_mono_generic_draw_horizontal_line+0xd4>)
     7a6:	4688      	mov	r8, r1
     7a8:	e006      	b.n	7b8 <gfx_mono_generic_draw_horizontal_line+0x64>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     7aa:	1c15      	adds	r5, r2, #0
     7ac:	3801      	subs	r0, #1
     7ae:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     7b0:	4b1c      	ldr	r3, [pc, #112]	; (824 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     7b2:	4699      	mov	r9, r3
			temp &= ~pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     7b4:	4f1c      	ldr	r7, [pc, #112]	; (828 <gfx_mono_generic_draw_horizontal_line+0xd4>)
     7b6:	e00f      	b.n	7d8 <gfx_mono_generic_draw_horizontal_line+0x84>
     7b8:	4651      	mov	r1, sl
     7ba:	186e      	adds	r6, r5, r1
     7bc:	b2f6      	uxtb	r6, r6
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     7be:	1c20      	adds	r0, r4, #0
     7c0:	1c31      	adds	r1, r6, #0
     7c2:	47c8      	blx	r9
			temp |= pixelmask;
     7c4:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     7c6:	b2c2      	uxtb	r2, r0
     7c8:	1c20      	adds	r0, r4, #0
     7ca:	1c31      	adds	r1, r6, #0
     7cc:	47c0      	blx	r8
     7ce:	3d01      	subs	r5, #1
     7d0:	b2ed      	uxtb	r5, r5
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
     7d2:	2d00      	cmp	r5, #0
     7d4:	d1f0      	bne.n	7b8 <gfx_mono_generic_draw_horizontal_line+0x64>
     7d6:	e01f      	b.n	818 <gfx_mono_generic_draw_horizontal_line+0xc4>
     7d8:	4653      	mov	r3, sl
     7da:	18ee      	adds	r6, r5, r3
     7dc:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     7de:	1c20      	adds	r0, r4, #0
     7e0:	1c31      	adds	r1, r6, #0
     7e2:	47c8      	blx	r9
			temp &= ~pixelmask;
     7e4:	4641      	mov	r1, r8
     7e6:	4388      	bics	r0, r1
			gfx_mono_put_byte(page, x + length, temp);
     7e8:	b2c2      	uxtb	r2, r0
     7ea:	1c20      	adds	r0, r4, #0
     7ec:	1c31      	adds	r1, r6, #0
     7ee:	47b8      	blx	r7
     7f0:	3d01      	subs	r5, #1
     7f2:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
     7f4:	2d00      	cmp	r5, #0
     7f6:	d1ef      	bne.n	7d8 <gfx_mono_generic_draw_horizontal_line+0x84>
     7f8:	e00e      	b.n	818 <gfx_mono_generic_draw_horizontal_line+0xc4>
     7fa:	4653      	mov	r3, sl
     7fc:	18ee      	adds	r6, r5, r3
     7fe:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     800:	1c20      	adds	r0, r4, #0
     802:	1c31      	adds	r1, r6, #0
     804:	47c8      	blx	r9
			temp ^= pixelmask;
     806:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     808:	b2c2      	uxtb	r2, r0
     80a:	1c20      	adds	r0, r4, #0
     80c:	1c31      	adds	r1, r6, #0
     80e:	47c0      	blx	r8
     810:	3d01      	subs	r5, #1
     812:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
     814:	2d00      	cmp	r5, #0
     816:	d1f0      	bne.n	7fa <gfx_mono_generic_draw_horizontal_line+0xa6>
		break;

	default:
		break;
	}
}
     818:	bc1c      	pop	{r2, r3, r4}
     81a:	4690      	mov	r8, r2
     81c:	4699      	mov	r9, r3
     81e:	46a2      	mov	sl, r4
     820:	bdf0      	pop	{r4, r5, r6, r7, pc}
     822:	46c0      	nop			; (mov r8, r8)
     824:	000006e1 	.word	0x000006e1
     828:	000006d1 	.word	0x000006d1

0000082c <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     82e:	464f      	mov	r7, r9
     830:	4646      	mov	r6, r8
     832:	b4c0      	push	{r6, r7}
     834:	1c05      	adds	r5, r0, #0
     836:	1c16      	adds	r6, r2, #0
     838:	aa08      	add	r2, sp, #32
     83a:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
     83c:	2b00      	cmp	r3, #0
     83e:	d00f      	beq.n	860 <gfx_mono_generic_draw_filled_rect+0x34>
     840:	1c1c      	adds	r4, r3, #0
     842:	3901      	subs	r1, #1
     844:	4689      	mov	r9, r1
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     846:	4b08      	ldr	r3, [pc, #32]	; (868 <gfx_mono_generic_draw_filled_rect+0x3c>)
     848:	4698      	mov	r8, r3
     84a:	464b      	mov	r3, r9
     84c:	18e1      	adds	r1, r4, r3
     84e:	b2c9      	uxtb	r1, r1
     850:	1c28      	adds	r0, r5, #0
     852:	1c32      	adds	r2, r6, #0
     854:	1c3b      	adds	r3, r7, #0
     856:	47c0      	blx	r8
     858:	3c01      	subs	r4, #1
     85a:	b2e4      	uxtb	r4, r4
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     85c:	2c00      	cmp	r4, #0
     85e:	d1f4      	bne.n	84a <gfx_mono_generic_draw_filled_rect+0x1e>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     860:	bc0c      	pop	{r2, r3}
     862:	4690      	mov	r8, r2
     864:	4699      	mov	r9, r3
     866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     868:	00000755 	.word	0x00000755

0000086c <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
     86c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     86e:	465f      	mov	r7, fp
     870:	4656      	mov	r6, sl
     872:	464d      	mov	r5, r9
     874:	4644      	mov	r4, r8
     876:	b4f0      	push	{r4, r5, r6, r7}
     878:	1c05      	adds	r5, r0, #0
     87a:	1c0f      	adds	r7, r1, #0
	gfx_coord_t num_pages = bitmap->height / 8;
     87c:	7843      	ldrb	r3, [r0, #1]
     87e:	08db      	lsrs	r3, r3, #3
     880:	469a      	mov	sl, r3
	gfx_coord_t page = y / 8;
     882:	08d2      	lsrs	r2, r2, #3
     884:	4693      	mov	fp, r2
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
     886:	7883      	ldrb	r3, [r0, #2]
     888:	2b00      	cmp	r3, #0
     88a:	d008      	beq.n	89e <gfx_mono_generic_put_bitmap+0x32>
     88c:	2b01      	cmp	r3, #1
     88e:	d134      	bne.n	8fa <gfx_mono_generic_put_bitmap+0x8e>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     890:	4650      	mov	r0, sl
     892:	2800      	cmp	r0, #0
     894:	d031      	beq.n	8fa <gfx_mono_generic_put_bitmap+0x8e>
     896:	2600      	movs	r6, #0
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     898:	491b      	ldr	r1, [pc, #108]	; (908 <gfx_mono_generic_put_bitmap+0x9c>)
     89a:	4689      	mov	r9, r1
     89c:	e015      	b.n	8ca <gfx_mono_generic_put_bitmap+0x5e>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     89e:	2400      	movs	r4, #0
     8a0:	4652      	mov	r2, sl
     8a2:	2a00      	cmp	r2, #0
     8a4:	d11a      	bne.n	8dc <gfx_mono_generic_put_bitmap+0x70>
     8a6:	e028      	b.n	8fa <gfx_mono_generic_put_bitmap+0x8e>
     8a8:	19e1      	adds	r1, r4, r7
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     8aa:	b2c9      	uxtb	r1, r1

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
     8ac:	4373      	muls	r3, r6
     8ae:	6868      	ldr	r0, [r5, #4]
     8b0:	1902      	adds	r2, r0, r4
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     8b2:	5cd2      	ldrb	r2, [r2, r3]
     8b4:	4640      	mov	r0, r8
     8b6:	47c8      	blx	r9
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
     8b8:	3401      	adds	r4, #1
     8ba:	b2e4      	uxtb	r4, r4
     8bc:	782b      	ldrb	r3, [r5, #0]
     8be:	42a3      	cmp	r3, r4
     8c0:	d8f2      	bhi.n	8a8 <gfx_mono_generic_put_bitmap+0x3c>
     8c2:	3601      	adds	r6, #1
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     8c4:	b2f3      	uxtb	r3, r6
     8c6:	4553      	cmp	r3, sl
     8c8:	d217      	bcs.n	8fa <gfx_mono_generic_put_bitmap+0x8e>
			for (column = 0; column < bitmap->width; column++) {
     8ca:	782b      	ldrb	r3, [r5, #0]
     8cc:	2b00      	cmp	r3, #0
     8ce:	d0f8      	beq.n	8c2 <gfx_mono_generic_put_bitmap+0x56>
     8d0:	2400      	movs	r4, #0
     8d2:	4659      	mov	r1, fp
     8d4:	198a      	adds	r2, r1, r6
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     8d6:	b2d2      	uxtb	r2, r2
     8d8:	4690      	mov	r8, r2
     8da:	e7e5      	b.n	8a8 <gfx_mono_generic_put_bitmap+0x3c>
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
			gfx_mono_put_page(bitmap->data.pixmap
     8dc:	4e0b      	ldr	r6, [pc, #44]	; (90c <gfx_mono_generic_put_bitmap+0xa0>)
     8de:	782b      	ldrb	r3, [r5, #0]
     8e0:	1c18      	adds	r0, r3, #0
     8e2:	4360      	muls	r0, r4
     8e4:	686a      	ldr	r2, [r5, #4]
     8e6:	1810      	adds	r0, r2, r0
     8e8:	465a      	mov	r2, fp
     8ea:	1911      	adds	r1, r2, r4
     8ec:	b2c9      	uxtb	r1, r1
     8ee:	1c3a      	adds	r2, r7, #0
     8f0:	47b0      	blx	r6
     8f2:	3401      	adds	r4, #1
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     8f4:	b2e3      	uxtb	r3, r4
     8f6:	459a      	cmp	sl, r3
     8f8:	d8f1      	bhi.n	8de <gfx_mono_generic_put_bitmap+0x72>
		break;

	default:
		break;
	}
}
     8fa:	bc3c      	pop	{r2, r3, r4, r5}
     8fc:	4690      	mov	r8, r2
     8fe:	4699      	mov	r9, r3
     900:	46a2      	mov	sl, r4
     902:	46ab      	mov	fp, r5
     904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     906:	46c0      	nop			; (mov r8, r8)
     908:	000006d1 	.word	0x000006d1
     90c:	000006ad 	.word	0x000006ad

00000910 <menu_draw>:
 *
 * \param[in] menu     a menu struct with menu settings
 * \param[in] redraw   clear screen before drawing menu
 */
static void menu_draw(struct gfx_mono_menu *menu, bool redraw)
{
     910:	b5f0      	push	{r4, r5, r6, r7, lr}
     912:	464f      	mov	r7, r9
     914:	4646      	mov	r6, r8
     916:	b4c0      	push	{r6, r7}
     918:	b083      	sub	sp, #12
     91a:	1c06      	adds	r6, r0, #0
     91c:	1c0c      	adds	r4, r1, #0
	static bool redraw_state;
	uint8_t i;
	uint8_t line = 1;
	uint8_t menu_page = menu->current_selection /
     91e:	7c40      	ldrb	r0, [r0, #17]
     920:	2103      	movs	r1, #3
     922:	4b2a      	ldr	r3, [pc, #168]	; (9cc <menu_draw+0xbc>)
     924:	4798      	blx	r3
     926:	b2c7      	uxtb	r7, r0
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN;

	if (menu->current_page != menu_page || redraw == true) {
     928:	7cb3      	ldrb	r3, [r6, #18]
     92a:	42bb      	cmp	r3, r7
     92c:	d101      	bne.n	932 <menu_draw+0x22>
     92e:	2c00      	cmp	r4, #0
     930:	d00a      	beq.n	948 <menu_draw+0x38>
		/* clear screen if we have changed the page or menu and prepare
		 * redraw */
		gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     932:	2300      	movs	r3, #0
     934:	9300      	str	r3, [sp, #0]
     936:	2000      	movs	r0, #0
     938:	2110      	movs	r1, #16
     93a:	2280      	movs	r2, #128	; 0x80
     93c:	2330      	movs	r3, #48	; 0x30
     93e:	4c24      	ldr	r4, [pc, #144]	; (9d0 <menu_draw+0xc0>)
     940:	47a0      	blx	r4
				GFX_MONO_LCD_WIDTH,
				GFX_MONO_LCD_HEIGHT - SYSFONT_LINESPACING,
				GFX_PIXEL_CLR);
		redraw_state = true;
     942:	2201      	movs	r2, #1
     944:	4b23      	ldr	r3, [pc, #140]	; (9d4 <menu_draw+0xc4>)
     946:	701a      	strb	r2, [r3, #0]
	}

	menu->current_page = menu_page;
     948:	74b7      	strb	r7, [r6, #18]

	/* Clear old indicator icon */
	gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     94a:	2300      	movs	r3, #0
     94c:	9300      	str	r3, [sp, #0]
     94e:	2000      	movs	r0, #0
     950:	2110      	movs	r1, #16
     952:	2206      	movs	r2, #6
     954:	2330      	movs	r3, #48	; 0x30
     956:	4c1e      	ldr	r4, [pc, #120]	; (9d0 <menu_draw+0xc0>)
     958:	47a0      	blx	r4
			GFX_MONO_MENU_INDICATOR_WIDTH, GFX_MONO_LCD_HEIGHT -
			SYSFONT_LINESPACING, GFX_PIXEL_CLR);

	/* Put indicator icon on current selection */
	gfx_mono_put_bitmap(&menu_bitmap_indicator, 0,
     95a:	7c70      	ldrb	r0, [r6, #17]
     95c:	2103      	movs	r1, #3
     95e:	4b1e      	ldr	r3, [pc, #120]	; (9d8 <menu_draw+0xc8>)
     960:	4798      	blx	r3
     962:	b2ca      	uxtb	r2, r1
     964:	3201      	adds	r2, #1
     966:	0112      	lsls	r2, r2, #4
     968:	b2d2      	uxtb	r2, r2
     96a:	481c      	ldr	r0, [pc, #112]	; (9dc <menu_draw+0xcc>)
     96c:	2100      	movs	r1, #0
     96e:	4b1c      	ldr	r3, [pc, #112]	; (9e0 <menu_draw+0xd0>)
     970:	4798      	blx	r3
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
     972:	4b18      	ldr	r3, [pc, #96]	; (9d4 <menu_draw+0xc4>)
     974:	781b      	ldrb	r3, [r3, #0]
     976:	2b00      	cmp	r3, #0
     978:	d022      	beq.n	9c0 <menu_draw+0xb0>
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     97a:	007c      	lsls	r4, r7, #1
     97c:	193c      	adds	r4, r7, r4
     97e:	b2e4      	uxtb	r4, r4
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
     980:	3701      	adds	r7, #1
     982:	007b      	lsls	r3, r7, #1
     984:	19df      	adds	r7, r3, r7
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     986:	42bc      	cmp	r4, r7
     988:	da17      	bge.n	9ba <menu_draw+0xaa>
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     98a:	7a33      	ldrb	r3, [r6, #8]
     98c:	42a3      	cmp	r3, r4
     98e:	d914      	bls.n	9ba <menu_draw+0xaa>
     990:	2510      	movs	r5, #16
				i < menu->num_elements; i++) {
			gfx_mono_draw_progmem_string(
     992:	4a14      	ldr	r2, [pc, #80]	; (9e4 <menu_draw+0xd4>)
     994:	4691      	mov	r9, r2
     996:	4b14      	ldr	r3, [pc, #80]	; (9e8 <menu_draw+0xd8>)
     998:	4698      	mov	r8, r3
     99a:	00a3      	lsls	r3, r4, #2
     99c:	6872      	ldr	r2, [r6, #4]
     99e:	5898      	ldr	r0, [r3, r2]
     9a0:	2107      	movs	r1, #7
     9a2:	1c2a      	adds	r2, r5, #0
     9a4:	464b      	mov	r3, r9
     9a6:	47c0      	blx	r8
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
				i < menu->num_elements; i++) {
     9a8:	3401      	adds	r4, #1
     9aa:	b2e4      	uxtb	r4, r4
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     9ac:	42bc      	cmp	r4, r7
     9ae:	da04      	bge.n	9ba <menu_draw+0xaa>
     9b0:	3510      	adds	r5, #16
     9b2:	b2ed      	uxtb	r5, r5
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     9b4:	7a33      	ldrb	r3, [r6, #8]
     9b6:	42a3      	cmp	r3, r4
     9b8:	d8ef      	bhi.n	99a <menu_draw+0x8a>
					(char PROGMEM_PTR_T)menu->strings[i],
					GFX_MONO_MENU_INDICATOR_WIDTH + 1,
					line * SYSFONT_LINESPACING, &sysfont);
			line++;
		}
		redraw_state = false;
     9ba:	2200      	movs	r2, #0
     9bc:	4b05      	ldr	r3, [pc, #20]	; (9d4 <menu_draw+0xc4>)
     9be:	701a      	strb	r2, [r3, #0]
	}
}
     9c0:	b003      	add	sp, #12
     9c2:	bc0c      	pop	{r2, r3}
     9c4:	4690      	mov	r8, r2
     9c6:	4699      	mov	r9, r3
     9c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     9ca:	46c0      	nop			; (mov r8, r8)
     9cc:	00008471 	.word	0x00008471
     9d0:	0000082d 	.word	0x0000082d
     9d4:	200001d0 	.word	0x200001d0
     9d8:	000084f9 	.word	0x000084f9
     9dc:	20000004 	.word	0x20000004
     9e0:	0000086d 	.word	0x0000086d
     9e4:	2000000c 	.word	0x2000000c
     9e8:	00000ba9 	.word	0x00000ba9

000009ec <gfx_mono_menu_init>:
 *
 * \param[in] menu  menu struct with menu options
 *
 */
void gfx_mono_menu_init(struct gfx_mono_menu *menu)
{
     9ec:	b530      	push	{r4, r5, lr}
     9ee:	b083      	sub	sp, #12
     9f0:	1c04      	adds	r4, r0, #0
	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0,
     9f2:	2300      	movs	r3, #0
     9f4:	9300      	str	r3, [sp, #0]
     9f6:	2000      	movs	r0, #0
     9f8:	2100      	movs	r1, #0
     9fa:	2280      	movs	r2, #128	; 0x80
     9fc:	2340      	movs	r3, #64	; 0x40
     9fe:	4d07      	ldr	r5, [pc, #28]	; (a1c <gfx_mono_menu_init+0x30>)
     a00:	47a8      	blx	r5
			GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);

	/* Draw the menu title on the top of the screen */
	gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)menu->title,
     a02:	6820      	ldr	r0, [r4, #0]
     a04:	2100      	movs	r1, #0
     a06:	2200      	movs	r2, #0
     a08:	4b05      	ldr	r3, [pc, #20]	; (a20 <gfx_mono_menu_init+0x34>)
     a0a:	4d06      	ldr	r5, [pc, #24]	; (a24 <gfx_mono_menu_init+0x38>)
     a0c:	47a8      	blx	r5
			0, 0, &sysfont);

	/* Draw menu options below */
	menu_draw(menu, true);
     a0e:	1c20      	adds	r0, r4, #0
     a10:	2101      	movs	r1, #1
     a12:	4b05      	ldr	r3, [pc, #20]	; (a28 <gfx_mono_menu_init+0x3c>)
     a14:	4798      	blx	r3
}
     a16:	b003      	add	sp, #12
     a18:	bd30      	pop	{r4, r5, pc}
     a1a:	46c0      	nop			; (mov r8, r8)
     a1c:	0000082d 	.word	0x0000082d
     a20:	2000000c 	.word	0x2000000c
     a24:	00000ba9 	.word	0x00000ba9
     a28:	00000911 	.word	0x00000911

00000a2c <gfx_mono_menu_process_key>:
 * \param[in] keycode  keycode to process
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
     a2c:	b508      	push	{r3, lr}
	switch (keycode) {
     a2e:	290d      	cmp	r1, #13
     a30:	d025      	beq.n	a7e <gfx_mono_menu_process_key+0x52>
     a32:	d803      	bhi.n	a3c <gfx_mono_menu_process_key+0x10>
		/* Got what we want. Return selection. */
		return menu->current_selection;

	case GFX_MONO_MENU_KEYCODE_BACK:
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;
     a34:	20fe      	movs	r0, #254	; 0xfe
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
	switch (keycode) {
     a36:	2908      	cmp	r1, #8
     a38:	d024      	beq.n	a84 <gfx_mono_menu_process_key+0x58>
     a3a:	e022      	b.n	a82 <gfx_mono_menu_process_key+0x56>
     a3c:	2926      	cmp	r1, #38	; 0x26
     a3e:	d010      	beq.n	a62 <gfx_mono_menu_process_key+0x36>
     a40:	2928      	cmp	r1, #40	; 0x28
     a42:	d11e      	bne.n	a82 <gfx_mono_menu_process_key+0x56>
	case GFX_MONO_MENU_KEYCODE_DOWN:
		if (menu->current_selection == menu->num_elements - 1) {
     a44:	7c43      	ldrb	r3, [r0, #17]
     a46:	7a02      	ldrb	r2, [r0, #8]
     a48:	3a01      	subs	r2, #1
     a4a:	4293      	cmp	r3, r2
     a4c:	d102      	bne.n	a54 <gfx_mono_menu_process_key+0x28>
			menu->current_selection = 0;
     a4e:	2300      	movs	r3, #0
     a50:	7443      	strb	r3, [r0, #17]
     a52:	e001      	b.n	a58 <gfx_mono_menu_process_key+0x2c>
		} else {
			menu->current_selection++;
     a54:	3301      	adds	r3, #1
     a56:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
     a58:	2100      	movs	r1, #0
     a5a:	4b0b      	ldr	r3, [pc, #44]	; (a88 <gfx_mono_menu_process_key+0x5c>)
     a5c:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
     a5e:	20ff      	movs	r0, #255	; 0xff
     a60:	e010      	b.n	a84 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_UP:
		if (menu->current_selection) {
     a62:	7c43      	ldrb	r3, [r0, #17]
     a64:	2b00      	cmp	r3, #0
     a66:	d002      	beq.n	a6e <gfx_mono_menu_process_key+0x42>
			menu->current_selection--;
     a68:	3b01      	subs	r3, #1
     a6a:	7443      	strb	r3, [r0, #17]
     a6c:	e002      	b.n	a74 <gfx_mono_menu_process_key+0x48>
		} else {
			menu->current_selection = menu->num_elements - 1;
     a6e:	7a03      	ldrb	r3, [r0, #8]
     a70:	3b01      	subs	r3, #1
     a72:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
     a74:	2100      	movs	r1, #0
     a76:	4b04      	ldr	r3, [pc, #16]	; (a88 <gfx_mono_menu_process_key+0x5c>)
     a78:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
     a7a:	20ff      	movs	r0, #255	; 0xff
     a7c:	e002      	b.n	a84 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_ENTER:
		/* Got what we want. Return selection. */
		return menu->current_selection;
     a7e:	7c40      	ldrb	r0, [r0, #17]
     a80:	e000      	b.n	a84 <gfx_mono_menu_process_key+0x58>
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;

	default:
		/* Unknown key event */
		return GFX_MONO_MENU_EVENT_IDLE;
     a82:	20ff      	movs	r0, #255	; 0xff
	}
}
     a84:	bd08      	pop	{r3, pc}
     a86:	46c0      	nop			; (mov r8, r8)
     a88:	00000911 	.word	0x00000911

00000a8c <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
     a8c:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
     a8e:	4802      	ldr	r0, [pc, #8]	; (a98 <gfx_mono_null_init+0xc>)
     a90:	4b02      	ldr	r3, [pc, #8]	; (a9c <gfx_mono_null_init+0x10>)
     a92:	4798      	blx	r3
}
     a94:	bd08      	pop	{r3, pc}
     a96:	46c0      	nop			; (mov r8, r8)
     a98:	200006e0 	.word	0x200006e0
     a9c:	000006a1 	.word	0x000006a1

00000aa0 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
     aa2:	465f      	mov	r7, fp
     aa4:	4656      	mov	r6, sl
     aa6:	464d      	mov	r5, r9
     aa8:	4644      	mov	r4, r8
     aaa:	b4f0      	push	{r4, r5, r6, r7}
     aac:	b085      	sub	sp, #20
     aae:	1c06      	adds	r6, r0, #0
     ab0:	4688      	mov	r8, r1
     ab2:	1c14      	adds	r4, r2, #0
     ab4:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     ab6:	7a1a      	ldrb	r2, [r3, #8]
     ab8:	7a5b      	ldrb	r3, [r3, #9]
     aba:	2100      	movs	r1, #0
     abc:	9100      	str	r1, [sp, #0]
     abe:	4640      	mov	r0, r8
     ac0:	1c21      	adds	r1, r4, #0
     ac2:	4d23      	ldr	r5, [pc, #140]	; (b50 <gfx_mono_draw_char+0xb0>)
     ac4:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
     ac6:	9903      	ldr	r1, [sp, #12]
     ac8:	780b      	ldrb	r3, [r1, #0]
     aca:	2b00      	cmp	r3, #0
     acc:	d139      	bne.n	b42 <gfx_mono_draw_char+0xa2>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     ace:	7a0a      	ldrb	r2, [r1, #8]
     ad0:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     ad2:	0751      	lsls	r1, r2, #29
     ad4:	d000      	beq.n	ad8 <gfx_mono_draw_char+0x38>
		char_row_size++;
     ad6:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height *
     ad8:	9a03      	ldr	r2, [sp, #12]
     ada:	7a52      	ldrb	r2, [r2, #9]
     adc:	4693      	mov	fp, r2
			((uint8_t)ch - font->first_char);
     ade:	9903      	ldr	r1, [sp, #12]
     ae0:	7a8a      	ldrb	r2, [r1, #10]
     ae2:	1ab6      	subs	r6, r6, r2
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
     ae4:	465a      	mov	r2, fp
     ae6:	4356      	muls	r6, r2
     ae8:	435e      	muls	r6, r3
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
     aea:	b2b6      	uxth	r6, r6
     aec:	684b      	ldr	r3, [r1, #4]
     aee:	199e      	adds	r6, r3, r6

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;
     af0:	46a2      	mov	sl, r4
	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     af2:	2107      	movs	r1, #7
     af4:	4689      	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
     af6:	9a03      	ldr	r2, [sp, #12]
     af8:	7a17      	ldrb	r7, [r2, #8]

		for (i = 0; i < pixelsToDraw; i++) {
     afa:	2f00      	cmp	r7, #0
     afc:	d017      	beq.n	b2e <gfx_mono_draw_char+0x8e>
     afe:	2400      	movs	r4, #0
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
     b00:	2500      	movs	r5, #0
     b02:	b2e3      	uxtb	r3, r4
     b04:	4641      	mov	r1, r8
     b06:	1858      	adds	r0, r3, r1
     b08:	b2c0      	uxtb	r0, r0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     b0a:	464a      	mov	r2, r9
     b0c:	421a      	tst	r2, r3
     b0e:	d101      	bne.n	b14 <gfx_mono_draw_char+0x74>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     b10:	7835      	ldrb	r5, [r6, #0]
				glyph_data++;
     b12:	3601      	adds	r6, #1
			}

			if ((glyph_byte & 0x80)) {
     b14:	b26b      	sxtb	r3, r5
     b16:	2b00      	cmp	r3, #0
     b18:	da03      	bge.n	b22 <gfx_mono_draw_char+0x82>
				gfx_mono_draw_pixel(inc_x, inc_y,
     b1a:	4651      	mov	r1, sl
     b1c:	2201      	movs	r2, #1
     b1e:	4b0d      	ldr	r3, [pc, #52]	; (b54 <gfx_mono_draw_char+0xb4>)
     b20:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
     b22:	006d      	lsls	r5, r5, #1
     b24:	b2ed      	uxtb	r5, r5
     b26:	3401      	adds	r4, #1

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     b28:	b2e3      	uxtb	r3, r4
     b2a:	429f      	cmp	r7, r3
     b2c:	d8e9      	bhi.n	b02 <gfx_mono_draw_char+0x62>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
     b2e:	4653      	mov	r3, sl
     b30:	3301      	adds	r3, #1
     b32:	b2db      	uxtb	r3, r3
     b34:	469a      	mov	sl, r3
		inc_x = x;
		rows_left--;
     b36:	465b      	mov	r3, fp
     b38:	3b01      	subs	r3, #1
     b3a:	b2db      	uxtb	r3, r3
     b3c:	469b      	mov	fp, r3
	} while (rows_left > 0);
     b3e:	2b00      	cmp	r3, #0
     b40:	d1d9      	bne.n	af6 <gfx_mono_draw_char+0x56>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     b42:	b005      	add	sp, #20
     b44:	bc3c      	pop	{r2, r3, r4, r5}
     b46:	4690      	mov	r8, r2
     b48:	4699      	mov	r9, r3
     b4a:	46a2      	mov	sl, r4
     b4c:	46ab      	mov	fp, r5
     b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b50:	0000082d 	.word	0x0000082d
     b54:	000006f1 	.word	0x000006f1

00000b58 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
     b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     b5a:	464f      	mov	r7, r9
     b5c:	4646      	mov	r6, r8
     b5e:	b4c0      	push	{r6, r7}
     b60:	1c04      	adds	r4, r0, #0
     b62:	4688      	mov	r8, r1
     b64:	4691      	mov	r9, r2
     b66:	1c1f      	adds	r7, r3, #0
     b68:	1c0e      	adds	r6, r1, #0
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
     b6a:	7820      	ldrb	r0, [r4, #0]
     b6c:	280a      	cmp	r0, #10
     b6e:	d106      	bne.n	b7e <gfx_mono_draw_string+0x26>
			x = start_of_string_position_x;
			y += font->height + 1;
     b70:	7a7b      	ldrb	r3, [r7, #9]
     b72:	3301      	adds	r3, #1
     b74:	444b      	add	r3, r9
     b76:	b2db      	uxtb	r3, r3
     b78:	4699      	mov	r9, r3

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     b7a:	4646      	mov	r6, r8
     b7c:	e009      	b.n	b92 <gfx_mono_draw_string+0x3a>
			y += font->height + 1;
		} else if (*str == '\r') {
     b7e:	280d      	cmp	r0, #13
     b80:	d007      	beq.n	b92 <gfx_mono_draw_string+0x3a>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
     b82:	1c31      	adds	r1, r6, #0
     b84:	464a      	mov	r2, r9
     b86:	1c3b      	adds	r3, r7, #0
     b88:	4d06      	ldr	r5, [pc, #24]	; (ba4 <gfx_mono_draw_string+0x4c>)
     b8a:	47a8      	blx	r5
			x += font->width;
     b8c:	7a3b      	ldrb	r3, [r7, #8]
     b8e:	18f6      	adds	r6, r6, r3
     b90:	b2f6      	uxtb	r6, r6
		}
	} while (*(++str));
     b92:	3401      	adds	r4, #1
     b94:	7820      	ldrb	r0, [r4, #0]
     b96:	2800      	cmp	r0, #0
     b98:	d1e7      	bne.n	b6a <gfx_mono_draw_string+0x12>
}
     b9a:	bc0c      	pop	{r2, r3}
     b9c:	4690      	mov	r8, r2
     b9e:	4699      	mov	r9, r3
     ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     ba2:	46c0      	nop			; (mov r8, r8)
     ba4:	00000aa1 	.word	0x00000aa1

00000ba8 <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
     ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     baa:	464f      	mov	r7, r9
     bac:	4646      	mov	r6, r8
     bae:	b4c0      	push	{r6, r7}
     bb0:	1c04      	adds	r4, r0, #0
     bb2:	4688      	mov	r8, r1
     bb4:	4691      	mov	r9, r2
     bb6:	1c1f      	adds	r7, r3, #0

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
     bb8:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
     bba:	2800      	cmp	r0, #0
     bbc:	d017      	beq.n	bee <gfx_mono_draw_progmem_string+0x46>
     bbe:	1c0d      	adds	r5, r1, #0
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
     bc0:	280a      	cmp	r0, #10
     bc2:	d106      	bne.n	bd2 <gfx_mono_draw_progmem_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
     bc4:	7a7b      	ldrb	r3, [r7, #9]
     bc6:	3301      	adds	r3, #1
     bc8:	444b      	add	r3, r9
     bca:	b2db      	uxtb	r3, r3
     bcc:	4699      	mov	r9, r3
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
     bce:	4645      	mov	r5, r8
     bd0:	e009      	b.n	be6 <gfx_mono_draw_progmem_string+0x3e>
			y += font->height + 1;
		} else if (temp_char == '\r') {
     bd2:	280d      	cmp	r0, #13
     bd4:	d007      	beq.n	be6 <gfx_mono_draw_progmem_string+0x3e>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
     bd6:	1c29      	adds	r1, r5, #0
     bd8:	464a      	mov	r2, r9
     bda:	1c3b      	adds	r3, r7, #0
     bdc:	4e06      	ldr	r6, [pc, #24]	; (bf8 <gfx_mono_draw_progmem_string+0x50>)
     bde:	47b0      	blx	r6
			x += font->width;
     be0:	7a3b      	ldrb	r3, [r7, #8]
     be2:	18ed      	adds	r5, r5, r3
     be4:	b2ed      	uxtb	r5, r5
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
     be6:	3401      	adds	r4, #1
     be8:	7820      	ldrb	r0, [r4, #0]
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
     bea:	2800      	cmp	r0, #0
     bec:	d1e8      	bne.n	bc0 <gfx_mono_draw_progmem_string+0x18>
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
	}
}
     bee:	bc0c      	pop	{r2, r3}
     bf0:	4690      	mov	r8, r2
     bf2:	4699      	mov	r9, r3
     bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     bf6:	46c0      	nop			; (mov r8, r8)
     bf8:	00000aa1 	.word	0x00000aa1
     bfc:	00000000 	.word	0x00000000

00000c00 <cadence_sensor_calculate_rpm>:
		}
		
		cadence_sensor.lastTime = timerVal;
}

uint8_t cadence_sensor_calculate_rpm(uint16_t timerVal) {
     c00:	b510      	push	{r4, lr}
	uint16_t dt = timerVal - cadence_sensor.lastTime;	// Millisecs since last interrupt
     c02:	4b0d      	ldr	r3, [pc, #52]	; (c38 <cadence_sensor_calculate_rpm+0x38>)
     c04:	889b      	ldrh	r3, [r3, #4]
     c06:	1ac1      	subs	r1, r0, r3
	uint16_t cadence = ((60000/dt)+0.5);
     c08:	b289      	uxth	r1, r1
     c0a:	480c      	ldr	r0, [pc, #48]	; (c3c <cadence_sensor_calculate_rpm+0x3c>)
     c0c:	4b0c      	ldr	r3, [pc, #48]	; (c40 <cadence_sensor_calculate_rpm+0x40>)
     c0e:	4798      	blx	r3
     c10:	4b0c      	ldr	r3, [pc, #48]	; (c44 <cadence_sensor_calculate_rpm+0x44>)
     c12:	4798      	blx	r3
     c14:	4b07      	ldr	r3, [pc, #28]	; (c34 <cadence_sensor_calculate_rpm+0x34>)
     c16:	4a06      	ldr	r2, [pc, #24]	; (c30 <cadence_sensor_calculate_rpm+0x30>)
     c18:	4c0b      	ldr	r4, [pc, #44]	; (c48 <cadence_sensor_calculate_rpm+0x48>)
     c1a:	47a0      	blx	r4
     c1c:	4b0b      	ldr	r3, [pc, #44]	; (c4c <cadence_sensor_calculate_rpm+0x4c>)
     c1e:	4798      	blx	r3
     c20:	b283      	uxth	r3, r0
     c22:	1c18      	adds	r0, r3, #0
     c24:	2bff      	cmp	r3, #255	; 0xff
     c26:	d900      	bls.n	c2a <cadence_sensor_calculate_rpm+0x2a>
     c28:	20ff      	movs	r0, #255	; 0xff
	if(cadence > 255) {
		cadence = 255;
	}
	return cadence;
     c2a:	b2c0      	uxtb	r0, r0
     c2c:	bd10      	pop	{r4, pc}
     c2e:	46c0      	nop			; (mov r8, r8)
     c30:	00000000 	.word	0x00000000
     c34:	3fe00000 	.word	0x3fe00000
     c38:	20000be0 	.word	0x20000be0
     c3c:	0000ea60 	.word	0x0000ea60
     c40:	0000850d 	.word	0x0000850d
     c44:	0000a7e1 	.word	0x0000a7e1
     c48:	00008cd9 	.word	0x00008cd9
     c4c:	00008739 	.word	0x00008739

00000c50 <cadence_sensor_update>:
	cadence_sensor.debounce = 100;
	delay_ms(500);
	cadence_sensor_update();
}

void cadence_sensor_update() {
     c50:	b510      	push	{r4, lr}
     c52:	b082      	sub	sp, #8
		volatile uint16_t timerVal = tc_get_count_value(&cadence_timer_instance);
     c54:	4818      	ldr	r0, [pc, #96]	; (cb8 <cadence_sensor_update+0x68>)
     c56:	4b19      	ldr	r3, [pc, #100]	; (cbc <cadence_sensor_update+0x6c>)
     c58:	4798      	blx	r3
     c5a:	b280      	uxth	r0, r0
     c5c:	466b      	mov	r3, sp
     c5e:	80d8      	strh	r0, [r3, #6]
		if(cadence_sensor.cadence == 0) {
     c60:	4b17      	ldr	r3, [pc, #92]	; (cc0 <cadence_sensor_update+0x70>)
     c62:	785c      	ldrb	r4, [r3, #1]
     c64:	2c00      	cmp	r4, #0
     c66:	d107      	bne.n	c78 <cadence_sensor_update+0x28>
			cadence_sensor.cadence = cadence_sensor_calculate_rpm(timerVal);
     c68:	466b      	mov	r3, sp
     c6a:	88d8      	ldrh	r0, [r3, #6]
     c6c:	b280      	uxth	r0, r0
     c6e:	4b15      	ldr	r3, [pc, #84]	; (cc4 <cadence_sensor_update+0x74>)
     c70:	4798      	blx	r3
     c72:	4b13      	ldr	r3, [pc, #76]	; (cc0 <cadence_sensor_update+0x70>)
     c74:	7058      	strb	r0, [r3, #1]
     c76:	e012      	b.n	c9e <cadence_sensor_update+0x4e>
		}
		else {
			cadence_sensor.cadence = ((cadence_sensor.cadence + cadence_sensor_calculate_rpm(timerVal))/2)+0.5;
     c78:	466b      	mov	r3, sp
     c7a:	88d8      	ldrh	r0, [r3, #6]
     c7c:	b280      	uxth	r0, r0
     c7e:	4b11      	ldr	r3, [pc, #68]	; (cc4 <cadence_sensor_update+0x74>)
     c80:	4798      	blx	r3
     c82:	1824      	adds	r4, r4, r0
     c84:	0fe0      	lsrs	r0, r4, #31
     c86:	1904      	adds	r4, r0, r4
     c88:	1060      	asrs	r0, r4, #1
     c8a:	4b0f      	ldr	r3, [pc, #60]	; (cc8 <cadence_sensor_update+0x78>)
     c8c:	4798      	blx	r3
     c8e:	4b09      	ldr	r3, [pc, #36]	; (cb4 <cadence_sensor_update+0x64>)
     c90:	4a07      	ldr	r2, [pc, #28]	; (cb0 <cadence_sensor_update+0x60>)
     c92:	4c0e      	ldr	r4, [pc, #56]	; (ccc <cadence_sensor_update+0x7c>)
     c94:	47a0      	blx	r4
     c96:	4b0e      	ldr	r3, [pc, #56]	; (cd0 <cadence_sensor_update+0x80>)
     c98:	4798      	blx	r3
     c9a:	4b09      	ldr	r3, [pc, #36]	; (cc0 <cadence_sensor_update+0x70>)
     c9c:	7058      	strb	r0, [r3, #1]
		}
		
		cadence_sensor.lastTime = timerVal;
     c9e:	466b      	mov	r3, sp
     ca0:	88da      	ldrh	r2, [r3, #6]
     ca2:	4b07      	ldr	r3, [pc, #28]	; (cc0 <cadence_sensor_update+0x70>)
     ca4:	809a      	strh	r2, [r3, #4]
}
     ca6:	b002      	add	sp, #8
     ca8:	bd10      	pop	{r4, pc}
     caa:	46c0      	nop			; (mov r8, r8)
     cac:	46c0      	nop			; (mov r8, r8)
     cae:	46c0      	nop			; (mov r8, r8)
     cb0:	00000000 	.word	0x00000000
     cb4:	3fe00000 	.word	0x3fe00000
     cb8:	20002908 	.word	0x20002908
     cbc:	00004199 	.word	0x00004199
     cc0:	20000be0 	.word	0x20000be0
     cc4:	00000c01 	.word	0x00000c01
     cc8:	0000a7e1 	.word	0x0000a7e1
     ccc:	00008cd9 	.word	0x00008cd9
     cd0:	00008739 	.word	0x00008739
     cd4:	46c0      	nop			; (mov r8, r8)
     cd6:	46c0      	nop			; (mov r8, r8)

00000cd8 <cadence_sensor_init>:
 *  Author: jiut0001
 */ 

#include "cadence_sensor.h"

void cadence_sensor_init() {
     cd8:	b510      	push	{r4, lr}
	cadence_sensor.pin = PIN_PA07;
     cda:	4c09      	ldr	r4, [pc, #36]	; (d00 <cadence_sensor_init+0x28>)
     cdc:	2307      	movs	r3, #7
     cde:	7023      	strb	r3, [r4, #0]
	cadence_sensor.cadence = 0;
     ce0:	2300      	movs	r3, #0
     ce2:	7063      	strb	r3, [r4, #1]
	cadence_sensor.lastTime = tc_get_count_value(&cadence_timer_instance);
     ce4:	4807      	ldr	r0, [pc, #28]	; (d04 <cadence_sensor_init+0x2c>)
     ce6:	4b08      	ldr	r3, [pc, #32]	; (d08 <cadence_sensor_init+0x30>)
     ce8:	4798      	blx	r3
     cea:	80a0      	strh	r0, [r4, #4]
	cadence_sensor.debounce = 100;
     cec:	2364      	movs	r3, #100	; 0x64
     cee:	70a3      	strb	r3, [r4, #2]
	delay_ms(500);
     cf0:	20fa      	movs	r0, #250	; 0xfa
     cf2:	0040      	lsls	r0, r0, #1
     cf4:	4b05      	ldr	r3, [pc, #20]	; (d0c <cadence_sensor_init+0x34>)
     cf6:	4798      	blx	r3
	cadence_sensor_update();
     cf8:	4b05      	ldr	r3, [pc, #20]	; (d10 <cadence_sensor_init+0x38>)
     cfa:	4798      	blx	r3
}
     cfc:	bd10      	pop	{r4, pc}
     cfe:	46c0      	nop			; (mov r8, r8)
     d00:	20000be0 	.word	0x20000be0
     d04:	20002908 	.word	0x20002908
     d08:	00004199 	.word	0x00004199
     d0c:	00002105 	.word	0x00002105
     d10:	00000c51 	.word	0x00000c51

00000d14 <display_view>:
 */ 

#include "menus.h"
#include "views.h"

void display_view(menu_link view) {
     d14:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
     d16:	4b04      	ldr	r3, [pc, #16]	; (d28 <display_view+0x14>)
     d18:	7819      	ldrb	r1, [r3, #0]
     d1a:	4a04      	ldr	r2, [pc, #16]	; (d2c <display_view+0x18>)
     d1c:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = view;
     d1e:	7018      	strb	r0, [r3, #0]
	
	ssd1306_clear_display();
     d20:	4b03      	ldr	r3, [pc, #12]	; (d30 <display_view+0x1c>)
     d22:	4798      	blx	r3
}
     d24:	bd08      	pop	{r3, pc}
     d26:	46c0      	nop			; (mov r8, r8)
     d28:	20000265 	.word	0x20000265
     d2c:	20000ae0 	.word	0x20000ae0
     d30:	00000561 	.word	0x00000561

00000d34 <draw_no_gps_view>:
			}
			break;
	}
}

void draw_no_gps_view() {
     d34:	b538      	push	{r3, r4, r5, lr}
	ssd1306_clear_buffer();
     d36:	4b08      	ldr	r3, [pc, #32]	; (d58 <draw_no_gps_view+0x24>)
     d38:	4798      	blx	r3
	gfx_mono_draw_string("Waiting for",10, 18, &sysfont);
     d3a:	4d08      	ldr	r5, [pc, #32]	; (d5c <draw_no_gps_view+0x28>)
     d3c:	4808      	ldr	r0, [pc, #32]	; (d60 <draw_no_gps_view+0x2c>)
     d3e:	210a      	movs	r1, #10
     d40:	2212      	movs	r2, #18
     d42:	1c2b      	adds	r3, r5, #0
     d44:	4c07      	ldr	r4, [pc, #28]	; (d64 <draw_no_gps_view+0x30>)
     d46:	47a0      	blx	r4
	gfx_mono_draw_string("GPS fix",30, 32, &sysfont);
     d48:	4807      	ldr	r0, [pc, #28]	; (d68 <draw_no_gps_view+0x34>)
     d4a:	211e      	movs	r1, #30
     d4c:	2220      	movs	r2, #32
     d4e:	1c2b      	adds	r3, r5, #0
     d50:	47a0      	blx	r4
	ssd1306_write_display();
     d52:	4b06      	ldr	r3, [pc, #24]	; (d6c <draw_no_gps_view+0x38>)
     d54:	4798      	blx	r3
}
     d56:	bd38      	pop	{r3, r4, r5, pc}
     d58:	00001f81 	.word	0x00001f81
     d5c:	2000000c 	.word	0x2000000c
     d60:	0000c1a4 	.word	0x0000c1a4
     d64:	00000b59 	.word	0x00000b59
     d68:	0000c1b0 	.word	0x0000c1b0
     d6c:	0000050d 	.word	0x0000050d

00000d70 <draw_speed_view>:

void draw_speed_view() {
     d70:	b510      	push	{r4, lr}
	if(gps_data.status != 'A') {
     d72:	4b15      	ldr	r3, [pc, #84]	; (dc8 <draw_speed_view+0x58>)
     d74:	7b1b      	ldrb	r3, [r3, #12]
     d76:	2b41      	cmp	r3, #65	; 0x41
     d78:	d002      	beq.n	d80 <draw_speed_view+0x10>
		display_view(NO_GPS_VIEW);
     d7a:	2004      	movs	r0, #4
     d7c:	4b13      	ldr	r3, [pc, #76]	; (dcc <draw_speed_view+0x5c>)
     d7e:	4798      	blx	r3
	}
	if(gps_data.ground_speed != device.speed) {
     d80:	4b11      	ldr	r3, [pc, #68]	; (dc8 <draw_speed_view+0x58>)
     d82:	69dc      	ldr	r4, [r3, #28]
     d84:	4b12      	ldr	r3, [pc, #72]	; (dd0 <draw_speed_view+0x60>)
     d86:	7818      	ldrb	r0, [r3, #0]
     d88:	4b12      	ldr	r3, [pc, #72]	; (dd4 <draw_speed_view+0x64>)
     d8a:	4798      	blx	r3
     d8c:	1c01      	adds	r1, r0, #0
     d8e:	1c20      	adds	r0, r4, #0
     d90:	4b11      	ldr	r3, [pc, #68]	; (dd8 <draw_speed_view+0x68>)
     d92:	4798      	blx	r3
     d94:	2800      	cmp	r0, #0
     d96:	d112      	bne.n	dbe <draw_speed_view+0x4e>
		device.speed = gps_data.ground_speed;
     d98:	1c20      	adds	r0, r4, #0
     d9a:	4b10      	ldr	r3, [pc, #64]	; (ddc <draw_speed_view+0x6c>)
     d9c:	4798      	blx	r3
     d9e:	b2c0      	uxtb	r0, r0
     da0:	4b0b      	ldr	r3, [pc, #44]	; (dd0 <draw_speed_view+0x60>)
     da2:	7018      	strb	r0, [r3, #0]
		ssd1306_draw_huge_number(15,1,(uint8_t)(device.speed + 0.5));
     da4:	4b0e      	ldr	r3, [pc, #56]	; (de0 <draw_speed_view+0x70>)
     da6:	4798      	blx	r3
     da8:	4b06      	ldr	r3, [pc, #24]	; (dc4 <draw_speed_view+0x54>)
     daa:	4a05      	ldr	r2, [pc, #20]	; (dc0 <draw_speed_view+0x50>)
     dac:	4c0d      	ldr	r4, [pc, #52]	; (de4 <draw_speed_view+0x74>)
     dae:	47a0      	blx	r4
     db0:	4b0d      	ldr	r3, [pc, #52]	; (de8 <draw_speed_view+0x78>)
     db2:	4798      	blx	r3
     db4:	b2c2      	uxtb	r2, r0
     db6:	200f      	movs	r0, #15
     db8:	2101      	movs	r1, #1
     dba:	4b0c      	ldr	r3, [pc, #48]	; (dec <draw_speed_view+0x7c>)
     dbc:	4798      	blx	r3
	}
     dbe:	bd10      	pop	{r4, pc}
     dc0:	00000000 	.word	0x00000000
     dc4:	3fe00000 	.word	0x3fe00000
     dc8:	20000b20 	.word	0x20000b20
     dcc:	00000d15 	.word	0x00000d15
     dd0:	200028ac 	.word	0x200028ac
     dd4:	00008c21 	.word	0x00008c21
     dd8:	00008665 	.word	0x00008665
     ddc:	00008705 	.word	0x00008705
     de0:	0000a7e1 	.word	0x0000a7e1
     de4:	00008cd9 	.word	0x00008cd9
     de8:	00008739 	.word	0x00008739
     dec:	000005d9 	.word	0x000005d9

00000df0 <refresh_view>:
	
	ssd1306_clear_display();
}

//Redraws view and updates data
void refresh_view() {
     df0:	b508      	push	{r3, lr}
	switch(gfx_mono_active_menu) {
     df2:	4b0a      	ldr	r3, [pc, #40]	; (e1c <refresh_view+0x2c>)
     df4:	781b      	ldrb	r3, [r3, #0]
     df6:	2b00      	cmp	r3, #0
     df8:	d002      	beq.n	e00 <refresh_view+0x10>
     dfa:	2b04      	cmp	r3, #4
     dfc:	d003      	beq.n	e06 <refresh_view+0x16>
     dfe:	e00c      	b.n	e1a <refresh_view+0x2a>
		case SPEED_VIEW:
			draw_speed_view();
     e00:	4b07      	ldr	r3, [pc, #28]	; (e20 <refresh_view+0x30>)
     e02:	4798      	blx	r3
			break;
     e04:	e009      	b.n	e1a <refresh_view+0x2a>
			
		case NO_GPS_VIEW: 
			if(gps_data.status == 'A') {
     e06:	4b07      	ldr	r3, [pc, #28]	; (e24 <refresh_view+0x34>)
     e08:	7b1b      	ldrb	r3, [r3, #12]
     e0a:	2b41      	cmp	r3, #65	; 0x41
     e0c:	d103      	bne.n	e16 <refresh_view+0x26>
				display_view(SPEED_VIEW);
     e0e:	2000      	movs	r0, #0
     e10:	4b05      	ldr	r3, [pc, #20]	; (e28 <refresh_view+0x38>)
     e12:	4798      	blx	r3
     e14:	e001      	b.n	e1a <refresh_view+0x2a>
			}
			else {
				draw_no_gps_view();
     e16:	4b05      	ldr	r3, [pc, #20]	; (e2c <refresh_view+0x3c>)
     e18:	4798      	blx	r3
			}
			break;
	}
}
     e1a:	bd08      	pop	{r3, pc}
     e1c:	20000265 	.word	0x20000265
     e20:	00000d71 	.word	0x00000d71
     e24:	20000b20 	.word	0x20000b20
     e28:	00000d15 	.word	0x00000d15
     e2c:	00000d35 	.word	0x00000d35

00000e30 <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     e30:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
     e32:	88ca      	ldrh	r2, [r1, #6]
     e34:	88c3      	ldrh	r3, [r0, #6]
     e36:	1ad2      	subs	r2, r2, r3
     e38:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     e3a:	790c      	ldrb	r4, [r1, #4]
     e3c:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
     e3e:	794b      	ldrb	r3, [r1, #5]
     e40:	059b      	lsls	r3, r3, #22
     e42:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     e44:	788c      	ldrb	r4, [r1, #2]
     e46:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     e48:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     e4a:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
     e4c:	7902      	ldrb	r2, [r0, #4]
     e4e:	2a00      	cmp	r2, #0
     e50:	d105      	bne.n	e5e <_rtc_calendar_time_to_register_value+0x2e>
     e52:	78ca      	ldrb	r2, [r1, #3]
     e54:	2a00      	cmp	r2, #0
     e56:	d002      	beq.n	e5e <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
     e58:	2280      	movs	r2, #128	; 0x80
     e5a:	0252      	lsls	r2, r2, #9
     e5c:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     e5e:	7848      	ldrb	r0, [r1, #1]
     e60:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     e62:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     e64:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     e66:	4318      	orrs	r0, r3

	return register_value;
}
     e68:	bd10      	pop	{r4, pc}
     e6a:	46c0      	nop			; (mov r8, r8)

00000e6c <_rtc_calendar_register_value_to_time>:
 */
static void _rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
     e6c:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
     e6e:	0e8c      	lsrs	r4, r1, #26
     e70:	88c3      	ldrh	r3, [r0, #6]
     e72:	18e3      	adds	r3, r4, r3
     e74:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
     e76:	018b      	lsls	r3, r1, #6
     e78:	0f1b      	lsrs	r3, r3, #28
     e7a:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
     e7c:	028b      	lsls	r3, r1, #10
     e7e:	0edb      	lsrs	r3, r3, #27
     e80:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
     e82:	7903      	ldrb	r3, [r0, #4]
     e84:	2b00      	cmp	r3, #0
     e86:	d003      	beq.n	e90 <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
     e88:	03cb      	lsls	r3, r1, #15
     e8a:	0edb      	lsrs	r3, r3, #27
     e8c:	7093      	strb	r3, [r2, #2]
     e8e:	e005      	b.n	e9c <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     e90:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
     e92:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     e94:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
     e96:	03cb      	lsls	r3, r1, #15
     e98:	0fdb      	lsrs	r3, r3, #31
     e9a:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
     e9c:	050b      	lsls	r3, r1, #20
     e9e:	0e9b      	lsrs	r3, r3, #26
     ea0:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
     ea2:	233f      	movs	r3, #63	; 0x3f
     ea4:	4019      	ands	r1, r3
     ea6:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
     ea8:	bd10      	pop	{r4, pc}
     eaa:	46c0      	nop			; (mov r8, r8)

00000eac <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
     eac:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     eae:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     eb0:	2408      	movs	r4, #8
     eb2:	2380      	movs	r3, #128	; 0x80
     eb4:	490b      	ldr	r1, [pc, #44]	; (ee4 <rtc_calendar_reset+0x38>)
     eb6:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     eb8:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     eba:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     ebc:	b25b      	sxtb	r3, r3
     ebe:	2b00      	cmp	r3, #0
     ec0:	dbfb      	blt.n	eba <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
     ec2:	8813      	ldrh	r3, [r2, #0]
     ec4:	2102      	movs	r1, #2
     ec6:	438b      	bics	r3, r1
     ec8:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
     eca:	2300      	movs	r3, #0
     ecc:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
     ece:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     ed0:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     ed2:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
     ed4:	b25b      	sxtb	r3, r3
     ed6:	2b00      	cmp	r3, #0
     ed8:	dbfb      	blt.n	ed2 <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
     eda:	8811      	ldrh	r1, [r2, #0]
     edc:	2301      	movs	r3, #1
     ede:	430b      	orrs	r3, r1
     ee0:	8013      	strh	r3, [r2, #0]
}
     ee2:	bd10      	pop	{r4, pc}
     ee4:	e000e100 	.word	0xe000e100

00000ee8 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     ee8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     eea:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
     eec:	4b03      	ldr	r3, [pc, #12]	; (efc <rtc_calendar_set_time+0x14>)
     eee:	4798      	blx	r3
     ef0:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
     ef2:	b25b      	sxtb	r3, r3
     ef4:	2b00      	cmp	r3, #0
     ef6:	dbfb      	blt.n	ef0 <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
     ef8:	6120      	str	r0, [r4, #16]
}
     efa:	bd10      	pop	{r4, pc}
     efc:	00000e31 	.word	0x00000e31

00000f00 <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     f00:	b570      	push	{r4, r5, r6, lr}
     f02:	1c0e      	adds	r6, r1, #0
     f04:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     f06:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     f08:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     f0a:	2a01      	cmp	r2, #1
     f0c:	d80d      	bhi.n	f2a <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
     f0e:	4b08      	ldr	r3, [pc, #32]	; (f30 <rtc_calendar_set_alarm+0x30>)
     f10:	4798      	blx	r3
     f12:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
     f14:	b25b      	sxtb	r3, r3
     f16:	2b00      	cmp	r3, #0
     f18:	dbfb      	blt.n	f12 <rtc_calendar_set_alarm+0x12>
     f1a:	00e4      	lsls	r4, r4, #3
     f1c:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
     f1e:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     f20:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
     f22:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     f24:	2a06      	cmp	r2, #6
     f26:	d800      	bhi.n	f2a <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
     f28:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
     f2a:	1c18      	adds	r0, r3, #0
     f2c:	bd70      	pop	{r4, r5, r6, pc}
     f2e:	46c0      	nop			; (mov r8, r8)
     f30:	00000e31 	.word	0x00000e31

00000f34 <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
     f34:	b530      	push	{r4, r5, lr}
     f36:	b083      	sub	sp, #12
     f38:	1c04      	adds	r4, r0, #0
     f3a:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     f3c:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     f3e:	4b1c      	ldr	r3, [pc, #112]	; (fb0 <rtc_calendar_init+0x7c>)
     f40:	6999      	ldr	r1, [r3, #24]
     f42:	2220      	movs	r2, #32
     f44:	430a      	orrs	r2, r1
     f46:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     f48:	a901      	add	r1, sp, #4
     f4a:	2302      	movs	r3, #2
     f4c:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     f4e:	2004      	movs	r0, #4
     f50:	4b18      	ldr	r3, [pc, #96]	; (fb4 <rtc_calendar_init+0x80>)
     f52:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     f54:	2004      	movs	r0, #4
     f56:	4b18      	ldr	r3, [pc, #96]	; (fb8 <rtc_calendar_init+0x84>)
     f58:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
     f5a:	1c20      	adds	r0, r4, #0
     f5c:	4b17      	ldr	r3, [pc, #92]	; (fbc <rtc_calendar_init+0x88>)
     f5e:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
     f60:	792b      	ldrb	r3, [r5, #4]
     f62:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     f64:	78eb      	ldrb	r3, [r5, #3]
     f66:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
     f68:	88eb      	ldrh	r3, [r5, #6]
     f6a:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     f6c:	4b14      	ldr	r3, [pc, #80]	; (fc0 <rtc_calendar_init+0x8c>)
     f6e:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     f70:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     f72:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
     f74:	7929      	ldrb	r1, [r5, #4]
     f76:	2900      	cmp	r1, #0
     f78:	d002      	beq.n	f80 <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     f7a:	2108      	movs	r1, #8
     f7c:	430a      	orrs	r2, r1
     f7e:	e001      	b.n	f84 <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
     f80:	2148      	movs	r1, #72	; 0x48
     f82:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
     f84:	78a9      	ldrb	r1, [r5, #2]
     f86:	2900      	cmp	r1, #0
     f88:	d001      	beq.n	f8e <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
     f8a:	2180      	movs	r1, #128	; 0x80
     f8c:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
     f8e:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     f90:	78ea      	ldrb	r2, [r5, #3]
     f92:	2a00      	cmp	r2, #0
     f94:	d004      	beq.n	fa0 <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
     f96:	8859      	ldrh	r1, [r3, #2]
     f98:	2280      	movs	r2, #128	; 0x80
     f9a:	01d2      	lsls	r2, r2, #7
     f9c:	430a      	orrs	r2, r1
     f9e:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
     fa0:	1c29      	adds	r1, r5, #0
     fa2:	3108      	adds	r1, #8
     fa4:	1c20      	adds	r0, r4, #0
     fa6:	2200      	movs	r2, #0
     fa8:	4b06      	ldr	r3, [pc, #24]	; (fc4 <rtc_calendar_init+0x90>)
     faa:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
     fac:	b003      	add	sp, #12
     fae:	bd30      	pop	{r4, r5, pc}
     fb0:	40000400 	.word	0x40000400
     fb4:	00003db5 	.word	0x00003db5
     fb8:	00003d29 	.word	0x00003d29
     fbc:	00000ead 	.word	0x00000ead
     fc0:	20002968 	.word	0x20002968
     fc4:	00000f01 	.word	0x00000f01

00000fc8 <rtc_calendar_get_alarm>:
 */
enum status_code rtc_calendar_get_alarm(
		struct rtc_module *const module,
		struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     fc8:	b538      	push	{r3, r4, r5, lr}
     fca:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     fcc:	6801      	ldr	r1, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     fce:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     fd0:	2a01      	cmp	r2, #1
     fd2:	d808      	bhi.n	fe6 <rtc_calendar_get_alarm+0x1e>
     fd4:	00d2      	lsls	r2, r2, #3
     fd6:	188d      	adds	r5, r1, r2
		return STATUS_ERR_INVALID_ARG;
	}

	/* Read alarm value. */
	uint32_t register_value =
     fd8:	69a9      	ldr	r1, [r5, #24]
			rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg;

	/* Convert to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, &(alarm->time));
     fda:	1c22      	adds	r2, r4, #0
     fdc:	4b03      	ldr	r3, [pc, #12]	; (fec <rtc_calendar_get_alarm+0x24>)
     fde:	4798      	blx	r3

	/* Read alarm mask */
	alarm->mask = (enum rtc_calendar_alarm_mask)rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg;
     fe0:	7f2b      	ldrb	r3, [r5, #28]
     fe2:	7223      	strb	r3, [r4, #8]

	return STATUS_OK;
     fe4:	2300      	movs	r3, #0
}
     fe6:	1c18      	adds	r0, r3, #0
     fe8:	bd38      	pop	{r3, r4, r5, pc}
     fea:	46c0      	nop			; (mov r8, r8)
     fec:	00000e6d 	.word	0x00000e6d

00000ff0 <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
     ff0:	2a01      	cmp	r2, #1
     ff2:	d901      	bls.n	ff8 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
     ff4:	2017      	movs	r0, #23
     ff6:	e00a      	b.n	100e <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     ff8:	1c93      	adds	r3, r2, #2
     ffa:	009b      	lsls	r3, r3, #2
     ffc:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     ffe:	7c03      	ldrb	r3, [r0, #16]
    1000:	2101      	movs	r1, #1
    1002:	4091      	lsls	r1, r2
    1004:	1c0a      	adds	r2, r1, #0
    1006:	431a      	orrs	r2, r3
    1008:	b2d2      	uxtb	r2, r2
    100a:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
    100c:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
    100e:	4770      	bx	lr

00001010 <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
    1010:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1012:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
    1014:	2901      	cmp	r1, #1
    1016:	d102      	bne.n	101e <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
    1018:	2280      	movs	r2, #128	; 0x80
    101a:	71da      	strb	r2, [r3, #7]
    101c:	e004      	b.n	1028 <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
    101e:	2201      	movs	r2, #1
    1020:	408a      	lsls	r2, r1
    1022:	2401      	movs	r4, #1
    1024:	4022      	ands	r2, r4
    1026:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    1028:	7c43      	ldrb	r3, [r0, #17]
    102a:	2201      	movs	r2, #1
    102c:	408a      	lsls	r2, r1
    102e:	1c11      	adds	r1, r2, #0
    1030:	4319      	orrs	r1, r3
    1032:	b2c9      	uxtb	r1, r1
    1034:	7441      	strb	r1, [r0, #17]
}
    1036:	bd10      	pop	{r4, pc}

00001038 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    1038:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
    103a:	4b0e      	ldr	r3, [pc, #56]	; (1074 <RTC_Handler+0x3c>)
    103c:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
    103e:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1040:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
    1042:	7c19      	ldrb	r1, [r3, #16]
    1044:	1c08      	adds	r0, r1, #0
    1046:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    1048:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    104a:	79e1      	ldrb	r1, [r4, #7]
    104c:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    104e:	09d1      	lsrs	r1, r2, #7
    1050:	d006      	beq.n	1060 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    1052:	0781      	lsls	r1, r0, #30
    1054:	d501      	bpl.n	105a <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    1056:	68db      	ldr	r3, [r3, #12]
    1058:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    105a:	2380      	movs	r3, #128	; 0x80
    105c:	7223      	strb	r3, [r4, #8]
    105e:	e007      	b.n	1070 <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    1060:	07d1      	lsls	r1, r2, #31
    1062:	d505      	bpl.n	1070 <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    1064:	07c2      	lsls	r2, r0, #31
    1066:	d501      	bpl.n	106c <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    1068:	689b      	ldr	r3, [r3, #8]
    106a:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    106c:	2301      	movs	r3, #1
    106e:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
    1070:	bd10      	pop	{r4, pc}
    1072:	46c0      	nop			; (mov r8, r8)
    1074:	20002968 	.word	0x20002968

00001078 <sim808_fail_to_connect_platform>:
#ifndef LONGBOARD


#include "bike.h"

void sim808_fail_to_connect_platform() {
    1078:	b082      	sub	sp, #8
	//TODO: Write message to display
	volatile uint8_t result = 0;
    107a:	2200      	movs	r2, #0
    107c:	466b      	mov	r3, sp
    107e:	71da      	strb	r2, [r3, #7]
}
    1080:	b002      	add	sp, #8
    1082:	4770      	bx	lr

00001084 <main_platform>:

void main_platform() {
    1084:	b530      	push	{r4, r5, lr}
    1086:	b083      	sub	sp, #12
	
	if(button_read_button(&down_btn)) {
    1088:	4834      	ldr	r0, [pc, #208]	; (115c <main_platform+0xd8>)
    108a:	4b35      	ldr	r3, [pc, #212]	; (1160 <main_platform+0xdc>)
    108c:	4798      	blx	r3
    108e:	2800      	cmp	r0, #0
    1090:	d00c      	beq.n	10ac <main_platform+0x28>
		gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_DOWN);
    1092:	4b34      	ldr	r3, [pc, #208]	; (1164 <main_platform+0xe0>)
    1094:	781b      	ldrb	r3, [r3, #0]
    1096:	3b05      	subs	r3, #5
    1098:	0098      	lsls	r0, r3, #2
    109a:	18c3      	adds	r3, r0, r3
    109c:	009b      	lsls	r3, r3, #2
    109e:	4832      	ldr	r0, [pc, #200]	; (1168 <main_platform+0xe4>)
    10a0:	18c0      	adds	r0, r0, r3
    10a2:	2128      	movs	r1, #40	; 0x28
    10a4:	4b31      	ldr	r3, [pc, #196]	; (116c <main_platform+0xe8>)
    10a6:	4798      	blx	r3
		ssd1306_write_display();
    10a8:	4b31      	ldr	r3, [pc, #196]	; (1170 <main_platform+0xec>)
    10aa:	4798      	blx	r3
	}

	if(button_read_button(&select_btn)) {
    10ac:	4831      	ldr	r0, [pc, #196]	; (1174 <main_platform+0xf0>)
    10ae:	4b2c      	ldr	r3, [pc, #176]	; (1160 <main_platform+0xdc>)
    10b0:	4798      	blx	r3
    10b2:	2800      	cmp	r0, #0
    10b4:	d04f      	beq.n	1156 <main_platform+0xd2>
		if(is_view(gfx_mono_active_menu)) {
    10b6:	4b2b      	ldr	r3, [pc, #172]	; (1164 <main_platform+0xe0>)
    10b8:	7818      	ldrb	r0, [r3, #0]
    10ba:	4b2f      	ldr	r3, [pc, #188]	; (1178 <main_platform+0xf4>)
    10bc:	4798      	blx	r3
    10be:	2800      	cmp	r0, #0
    10c0:	d005      	beq.n	10ce <main_platform+0x4a>
			ssd1306_clear_display();
    10c2:	4b2e      	ldr	r3, [pc, #184]	; (117c <main_platform+0xf8>)
    10c4:	4798      	blx	r3
			display_menu(MAIN_MENU);
    10c6:	2005      	movs	r0, #5
    10c8:	4b2d      	ldr	r3, [pc, #180]	; (1180 <main_platform+0xfc>)
    10ca:	4798      	blx	r3
    10cc:	e043      	b.n	1156 <main_platform+0xd2>
		}
		else {
			volatile uint8_t menuChoice = gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_ENTER);
    10ce:	4c26      	ldr	r4, [pc, #152]	; (1168 <main_platform+0xe4>)
    10d0:	4d24      	ldr	r5, [pc, #144]	; (1164 <main_platform+0xe0>)
    10d2:	782b      	ldrb	r3, [r5, #0]
    10d4:	3b05      	subs	r3, #5
    10d6:	0098      	lsls	r0, r3, #2
    10d8:	18c0      	adds	r0, r0, r3
    10da:	0080      	lsls	r0, r0, #2
    10dc:	1820      	adds	r0, r4, r0
    10de:	210d      	movs	r1, #13
    10e0:	4b22      	ldr	r3, [pc, #136]	; (116c <main_platform+0xe8>)
    10e2:	4798      	blx	r3
    10e4:	466a      	mov	r2, sp
    10e6:	71d0      	strb	r0, [r2, #7]
    10e8:	3207      	adds	r2, #7
			menu_link menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].element_links[menuChoice];
    10ea:	782b      	ldrb	r3, [r5, #0]
    10ec:	3b05      	subs	r3, #5
    10ee:	7812      	ldrb	r2, [r2, #0]
    10f0:	b2d2      	uxtb	r2, r2
    10f2:	0099      	lsls	r1, r3, #2
    10f4:	18c9      	adds	r1, r1, r3
    10f6:	0089      	lsls	r1, r1, #2
    10f8:	1864      	adds	r4, r4, r1
    10fa:	68e1      	ldr	r1, [r4, #12]
    10fc:	5c88      	ldrb	r0, [r1, r2]
		
			// TODO: Skriv om snyggare
			if(menu == EXIT_MENU) {
    10fe:	280c      	cmp	r0, #12
    1100:	d127      	bne.n	1152 <main_platform+0xce>
				menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_page = 0;
    1102:	4a19      	ldr	r2, [pc, #100]	; (1168 <main_platform+0xe4>)
    1104:	0099      	lsls	r1, r3, #2
    1106:	18c8      	adds	r0, r1, r3
    1108:	0080      	lsls	r0, r0, #2
    110a:	1810      	adds	r0, r2, r0
    110c:	2400      	movs	r4, #0
    110e:	7484      	strb	r4, [r0, #18]
				menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_selection = 0;
    1110:	7444      	strb	r4, [r0, #17]
			
			
				if(is_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent)) {
    1112:	18cb      	adds	r3, r1, r3
    1114:	009b      	lsls	r3, r3, #2
    1116:	18d2      	adds	r2, r2, r3
    1118:	7c10      	ldrb	r0, [r2, #16]
    111a:	4b17      	ldr	r3, [pc, #92]	; (1178 <main_platform+0xf4>)
    111c:	4798      	blx	r3
    111e:	2800      	cmp	r0, #0
    1120:	d00b      	beq.n	113a <main_platform+0xb6>
					display_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent);
    1122:	4b10      	ldr	r3, [pc, #64]	; (1164 <main_platform+0xe0>)
    1124:	781b      	ldrb	r3, [r3, #0]
    1126:	3b05      	subs	r3, #5
    1128:	009a      	lsls	r2, r3, #2
    112a:	18d3      	adds	r3, r2, r3
    112c:	009b      	lsls	r3, r3, #2
    112e:	4a0e      	ldr	r2, [pc, #56]	; (1168 <main_platform+0xe4>)
    1130:	18d3      	adds	r3, r2, r3
    1132:	7c18      	ldrb	r0, [r3, #16]
    1134:	4b13      	ldr	r3, [pc, #76]	; (1184 <main_platform+0x100>)
    1136:	4798      	blx	r3
    1138:	e00d      	b.n	1156 <main_platform+0xd2>
				}
				else {
					menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent;
    113a:	4b0a      	ldr	r3, [pc, #40]	; (1164 <main_platform+0xe0>)
    113c:	781b      	ldrb	r3, [r3, #0]
    113e:	3b05      	subs	r3, #5
    1140:	009a      	lsls	r2, r3, #2
    1142:	18d3      	adds	r3, r2, r3
    1144:	009b      	lsls	r3, r3, #2
    1146:	4a08      	ldr	r2, [pc, #32]	; (1168 <main_platform+0xe4>)
    1148:	18d3      	adds	r3, r2, r3
					display_menu(menu);
    114a:	7c18      	ldrb	r0, [r3, #16]
    114c:	4b0c      	ldr	r3, [pc, #48]	; (1180 <main_platform+0xfc>)
    114e:	4798      	blx	r3
    1150:	e001      	b.n	1156 <main_platform+0xd2>
				}
			
			}
			else {
				display_menu(menu);
    1152:	4b0b      	ldr	r3, [pc, #44]	; (1180 <main_platform+0xfc>)
    1154:	4798      	blx	r3
			}
		}
	
	}
}
    1156:	b003      	add	sp, #12
    1158:	bd30      	pop	{r4, r5, pc}
    115a:	46c0      	nop			; (mov r8, r8)
    115c:	20002824 	.word	0x20002824
    1160:	0000126d 	.word	0x0000126d
    1164:	20000265 	.word	0x20000265
    1168:	20000088 	.word	0x20000088
    116c:	00000a2d 	.word	0x00000a2d
    1170:	0000050d 	.word	0x0000050d
    1174:	20000228 	.word	0x20000228
    1178:	00001499 	.word	0x00001499
    117c:	00000561 	.word	0x00000561
    1180:	00001461 	.word	0x00001461
    1184:	00000d15 	.word	0x00000d15

00001188 <init_platform>:

void init_platform() {
    1188:	b538      	push	{r3, r4, r5, lr}
	button_init(&select_btn, PIN_PA14);
    118a:	4813      	ldr	r0, [pc, #76]	; (11d8 <init_platform+0x50>)
    118c:	210e      	movs	r1, #14
    118e:	4c13      	ldr	r4, [pc, #76]	; (11dc <init_platform+0x54>)
    1190:	47a0      	blx	r4
	button_init(&down_btn, PIN_PA15);
    1192:	4813      	ldr	r0, [pc, #76]	; (11e0 <init_platform+0x58>)
    1194:	210f      	movs	r1, #15
    1196:	47a0      	blx	r4
	device.speed = 255;
    1198:	22ff      	movs	r2, #255	; 0xff
    119a:	4b12      	ldr	r3, [pc, #72]	; (11e4 <init_platform+0x5c>)
    119c:	701a      	strb	r2, [r3, #0]
	
	gfx_mono_init();
    119e:	4b12      	ldr	r3, [pc, #72]	; (11e8 <init_platform+0x60>)
    11a0:	4798      	blx	r3
	ssd1306_init();
    11a2:	4b12      	ldr	r3, [pc, #72]	; (11ec <init_platform+0x64>)
    11a4:	4798      	blx	r3
	configure_tc_cadence();
    11a6:	4b12      	ldr	r3, [pc, #72]	; (11f0 <init_platform+0x68>)
    11a8:	4798      	blx	r3
	cadence_sensor_init();
    11aa:	4b12      	ldr	r3, [pc, #72]	; (11f4 <init_platform+0x6c>)
    11ac:	4798      	blx	r3
	// The page address to write to
	uint8_t page_address = 0;
	// The column address, or the X pixel.
	uint8_t column_address = 0;
	
	ssd1306_clear_buffer();
    11ae:	4b12      	ldr	r3, [pc, #72]	; (11f8 <init_platform+0x70>)
    11b0:	4798      	blx	r3
	gfx_mono_draw_string("Enabling",23, 18, &sysfont);
    11b2:	4d12      	ldr	r5, [pc, #72]	; (11fc <init_platform+0x74>)
    11b4:	4812      	ldr	r0, [pc, #72]	; (1200 <init_platform+0x78>)
    11b6:	2117      	movs	r1, #23
    11b8:	2212      	movs	r2, #18
    11ba:	1c2b      	adds	r3, r5, #0
    11bc:	4c11      	ldr	r4, [pc, #68]	; (1204 <init_platform+0x7c>)
    11be:	47a0      	blx	r4
	gfx_mono_draw_string("GPRS",44, 32, &sysfont);
    11c0:	4811      	ldr	r0, [pc, #68]	; (1208 <init_platform+0x80>)
    11c2:	212c      	movs	r1, #44	; 0x2c
    11c4:	2220      	movs	r2, #32
    11c6:	1c2b      	adds	r3, r5, #0
    11c8:	47a0      	blx	r4
	ssd1306_write_display();
    11ca:	4b10      	ldr	r3, [pc, #64]	; (120c <init_platform+0x84>)
    11cc:	4798      	blx	r3
	
	gfx_mono_active_menu = SPEED_VIEW;
    11ce:	2200      	movs	r2, #0
    11d0:	4b0f      	ldr	r3, [pc, #60]	; (1210 <init_platform+0x88>)
    11d2:	701a      	strb	r2, [r3, #0]
	
}
    11d4:	bd38      	pop	{r3, r4, r5, pc}
    11d6:	46c0      	nop			; (mov r8, r8)
    11d8:	20000228 	.word	0x20000228
    11dc:	0000123d 	.word	0x0000123d
    11e0:	20002824 	.word	0x20002824
    11e4:	200028ac 	.word	0x200028ac
    11e8:	00000a8d 	.word	0x00000a8d
    11ec:	000002d9 	.word	0x000002d9
    11f0:	00001f9d 	.word	0x00001f9d
    11f4:	00000cd9 	.word	0x00000cd9
    11f8:	00001f81 	.word	0x00001f81
    11fc:	2000000c 	.word	0x2000000c
    1200:	0000c1b8 	.word	0x0000c1b8
    1204:	00000b59 	.word	0x00000b59
    1208:	0000c1c4 	.word	0x0000c1c4
    120c:	0000050d 	.word	0x0000050d
    1210:	20000265 	.word	0x20000265

00001214 <run_every_second_platform>:

void run_every_second_platform() {
    1214:	b508      	push	{r3, lr}
	refresh_view();
    1216:	4b01      	ldr	r3, [pc, #4]	; (121c <run_every_second_platform+0x8>)
    1218:	4798      	blx	r3
}
    121a:	bd08      	pop	{r3, pc}
    121c:	00000df1 	.word	0x00000df1

00001220 <background_service_platform>:

void background_service_platform() {
    1220:	b510      	push	{r4, lr}
	button_handler(&select_btn);
    1222:	4803      	ldr	r0, [pc, #12]	; (1230 <background_service_platform+0x10>)
    1224:	4c03      	ldr	r4, [pc, #12]	; (1234 <background_service_platform+0x14>)
    1226:	47a0      	blx	r4
	button_handler(&down_btn);
    1228:	4803      	ldr	r0, [pc, #12]	; (1238 <background_service_platform+0x18>)
    122a:	47a0      	blx	r4
}
    122c:	bd10      	pop	{r4, pc}
    122e:	46c0      	nop			; (mov r8, r8)
    1230:	20000228 	.word	0x20000228
    1234:	00001289 	.word	0x00001289
    1238:	20002824 	.word	0x20002824

0000123c <button_init>:
 */ 
#include <asf.h>
#include "button_lib.h"

void button_init(button_lib_t * make_me_normal, uint8_t pin)
{
    123c:	b530      	push	{r4, r5, lr}
    123e:	b083      	sub	sp, #12
    1240:	1c05      	adds	r5, r0, #0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1242:	ab01      	add	r3, sp, #4
    1244:	2280      	movs	r2, #128	; 0x80
    1246:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1248:	2400      	movs	r4, #0
    124a:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    124c:	2201      	movs	r2, #1
    124e:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1250:	70dc      	strb	r4, [r3, #3]
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	
	make_me_normal->gpio_pin = pin;
    1252:	7081      	strb	r1, [r0, #2]
	system_pinmux_pin_set_config(make_me_normal->gpio_pin, &config);	//Todo, set this to read from struct
    1254:	1c08      	adds	r0, r1, #0
    1256:	1c19      	adds	r1, r3, #0
    1258:	4b03      	ldr	r3, [pc, #12]	; (1268 <button_init+0x2c>)
    125a:	4798      	blx	r3

	make_me_normal->pressed = false;
    125c:	702c      	strb	r4, [r5, #0]
	make_me_normal->read = false;
    125e:	706c      	strb	r4, [r5, #1]
	make_me_normal->active_high = false;
    1260:	72ac      	strb	r4, [r5, #10]
	make_me_normal->button_debounce = false;
    1262:	80ac      	strh	r4, [r5, #4]
	

}
    1264:	b003      	add	sp, #12
    1266:	bd30      	pop	{r4, r5, pc}
    1268:	00003e91 	.word	0x00003e91

0000126c <button_read_button>:

//Read and handle buttonpress
bool button_read_button(button_lib_t * read_me)
{
    126c:	1c03      	adds	r3, r0, #0
	if (read_me->pressed && !read_me->read)
    126e:	7800      	ldrb	r0, [r0, #0]
    1270:	b2c0      	uxtb	r0, r0
    1272:	2800      	cmp	r0, #0
    1274:	d006      	beq.n	1284 <button_read_button+0x18>
    1276:	785a      	ldrb	r2, [r3, #1]
    1278:	2a00      	cmp	r2, #0
    127a:	d102      	bne.n	1282 <button_read_button+0x16>
	{
		read_me->read = true;
    127c:	2201      	movs	r2, #1
    127e:	705a      	strb	r2, [r3, #1]
		return true;
    1280:	e000      	b.n	1284 <button_read_button+0x18>
	}
	return false;
    1282:	2000      	movs	r0, #0
}
    1284:	4770      	bx	lr
    1286:	46c0      	nop			; (mov r8, r8)

00001288 <button_handler>:
//Handler for button 
inline void button_handler(button_lib_t * btn_to_read)
{
	//Read button! Handle debounce and scroll
	//Read.?
	if (port_pin_get_input_level(btn_to_read->gpio_pin) == btn_to_read->active_high)
    1288:	7883      	ldrb	r3, [r0, #2]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    128a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    128c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    128e:	2900      	cmp	r1, #0
    1290:	d103      	bne.n	129a <button_handler+0x12>
		return &(ports[port_index]->Group[group_index]);
    1292:	095a      	lsrs	r2, r3, #5
    1294:	01d2      	lsls	r2, r2, #7
    1296:	4912      	ldr	r1, [pc, #72]	; (12e0 <button_handler+0x58>)
    1298:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    129a:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    129c:	211f      	movs	r1, #31
    129e:	400b      	ands	r3, r1
    12a0:	2101      	movs	r1, #1
    12a2:	4099      	lsls	r1, r3
    12a4:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
    12a6:	4013      	ands	r3, r2
    12a8:	1e5a      	subs	r2, r3, #1
    12aa:	4193      	sbcs	r3, r2
    12ac:	7a82      	ldrb	r2, [r0, #10]
    12ae:	429a      	cmp	r2, r3
    12b0:	d10d      	bne.n	12ce <button_handler+0x46>
	{
		btn_to_read->button_debounce++;
    12b2:	8883      	ldrh	r3, [r0, #4]
    12b4:	3301      	adds	r3, #1
    12b6:	b29b      	uxth	r3, r3
    12b8:	8083      	strh	r3, [r0, #4]
		if (btn_to_read->button_debounce >= 35 && !btn_to_read->pressed)
    12ba:	2b22      	cmp	r3, #34	; 0x22
    12bc:	d90e      	bls.n	12dc <button_handler+0x54>
    12be:	7803      	ldrb	r3, [r0, #0]
    12c0:	2b00      	cmp	r3, #0
    12c2:	d10b      	bne.n	12dc <button_handler+0x54>
		{
			btn_to_read->pressed = true;
    12c4:	2301      	movs	r3, #1
    12c6:	7003      	strb	r3, [r0, #0]
			btn_to_read->read = false;
    12c8:	2300      	movs	r3, #0
    12ca:	7043      	strb	r3, [r0, #1]
    12cc:	e006      	b.n	12dc <button_handler+0x54>
		}
		
		}else{
		if (btn_to_read->read)
    12ce:	7843      	ldrb	r3, [r0, #1]
    12d0:	2b00      	cmp	r3, #0
    12d2:	d001      	beq.n	12d8 <button_handler+0x50>
		{
			btn_to_read->pressed = false;
    12d4:	2300      	movs	r3, #0
    12d6:	7003      	strb	r3, [r0, #0]
		}
		btn_to_read->button_debounce = 0;
    12d8:	2300      	movs	r3, #0
    12da:	8083      	strh	r3, [r0, #4]
	}
    12dc:	4770      	bx	lr
    12de:	46c0      	nop			; (mov r8, r8)
    12e0:	41004400 	.word	0x41004400

000012e4 <SIM808_handle_data_transfer>:

// Called in main loop to handle data transfer.
void SIM808_handle_data_transfer() {
	
	// Continue sending remaining packages if any.
	if(!gps_logging_enabled && gprs_log_buf.ready) {
    12e4:	4b07      	ldr	r3, [pc, #28]	; (1304 <SIM808_handle_data_transfer+0x20>)
    12e6:	781b      	ldrb	r3, [r3, #0]
    12e8:	2b00      	cmp	r3, #0
    12ea:	d102      	bne.n	12f2 <SIM808_handle_data_transfer+0xe>
    12ec:	4b06      	ldr	r3, [pc, #24]	; (1308 <SIM808_handle_data_transfer+0x24>)
    12ee:	4a07      	ldr	r2, [pc, #28]	; (130c <SIM808_handle_data_transfer+0x28>)
    12f0:	5cd3      	ldrb	r3, [r2, r3]
		//gprs_send_data_log();	//COMMENTED AWAY only for DEBUG
	}
	
	// TODO: Should be taken care of by an alarm:
	if(gps_counter >= 4) {
    12f2:	4b07      	ldr	r3, [pc, #28]	; (1310 <SIM808_handle_data_transfer+0x2c>)
    12f4:	781b      	ldrb	r3, [r3, #0]
    12f6:	2b03      	cmp	r3, #3
    12f8:	d902      	bls.n	1300 <SIM808_handle_data_transfer+0x1c>
		gps_counter = 0;
    12fa:	2200      	movs	r2, #0
    12fc:	4b04      	ldr	r3, [pc, #16]	; (1310 <SIM808_handle_data_transfer+0x2c>)
    12fe:	701a      	strb	r2, [r3, #0]
		//gprs_send_data_log();
	}
}
    1300:	4770      	bx	lr
    1302:	46c0      	nop			; (mov r8, r8)
    1304:	200006bc 	.word	0x200006bc
    1308:	00001c38 	.word	0x00001c38
    130c:	20000be8 	.word	0x20000be8
    1310:	20000226 	.word	0x20000226

00001314 <gprs_send_buf_init>:
		//sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	}
}

void gprs_send_buf_init(gprs_send_buffer *buf) {
	buf->len = 299;
    1314:	222c      	movs	r2, #44	; 0x2c
    1316:	32ff      	adds	r2, #255	; 0xff
    1318:	4b06      	ldr	r3, [pc, #24]	; (1334 <gprs_send_buf_init+0x20>)
    131a:	52c2      	strh	r2, [r0, r3]
	buf->temp_tail = 0;
    131c:	2300      	movs	r3, #0
    131e:	4a06      	ldr	r2, [pc, #24]	; (1338 <gprs_send_buf_init+0x24>)
    1320:	5283      	strh	r3, [r0, r2]
	buf->tail = 0;
    1322:	4a06      	ldr	r2, [pc, #24]	; (133c <gprs_send_buf_init+0x28>)
    1324:	5283      	strh	r3, [r0, r2]
	buf->head = 0;
    1326:	4a06      	ldr	r2, [pc, #24]	; (1340 <gprs_send_buf_init+0x2c>)
    1328:	5283      	strh	r3, [r0, r2]
	buf->ready = 1;
    132a:	2201      	movs	r2, #1
    132c:	4b05      	ldr	r3, [pc, #20]	; (1344 <gprs_send_buf_init+0x30>)
    132e:	54c2      	strb	r2, [r0, r3]
}
    1330:	4770      	bx	lr
    1332:	46c0      	nop			; (mov r8, r8)
    1334:	00001c30 	.word	0x00001c30
    1338:	00001c34 	.word	0x00001c34
    133c:	00001c36 	.word	0x00001c36
    1340:	00001c32 	.word	0x00001c32
    1344:	00001c38 	.word	0x00001c38

00001348 <gprs_buf_push>:

void gprs_buf_push(log_entry entry, gprs_send_buffer *buf) {
    1348:	b084      	sub	sp, #16
    134a:	b5f0      	push	{r4, r5, r6, r7, lr}
    134c:	9005      	str	r0, [sp, #20]
    134e:	9106      	str	r1, [sp, #24]
    1350:	9207      	str	r2, [sp, #28]
    1352:	9308      	str	r3, [sp, #32]
    1354:	990b      	ldr	r1, [sp, #44]	; 0x2c
	buf->data.entries[buf->head] = entry;
    1356:	4d0d      	ldr	r5, [pc, #52]	; (138c <gprs_buf_push+0x44>)
    1358:	5b4c      	ldrh	r4, [r1, r5]
    135a:	0060      	lsls	r0, r4, #1
    135c:	1900      	adds	r0, r0, r4
    135e:	00c0      	lsls	r0, r0, #3
    1360:	1808      	adds	r0, r1, r0
    1362:	3010      	adds	r0, #16
    1364:	1c03      	adds	r3, r0, #0
    1366:	aa05      	add	r2, sp, #20
    1368:	cac1      	ldmia	r2!, {r0, r6, r7}
    136a:	c3c1      	stmia	r3!, {r0, r6, r7}
    136c:	cac1      	ldmia	r2!, {r0, r6, r7}
    136e:	c3c1      	stmia	r3!, {r0, r6, r7}
	buf->head++;
    1370:	3401      	adds	r4, #1
    1372:	b2a4      	uxth	r4, r4
    1374:	534c      	strh	r4, [r1, r5]
	if(buf->head == buf->len) buf->head = 0;
    1376:	4b06      	ldr	r3, [pc, #24]	; (1390 <gprs_buf_push+0x48>)
    1378:	5acb      	ldrh	r3, [r1, r3]
    137a:	42a3      	cmp	r3, r4
    137c:	d101      	bne.n	1382 <gprs_buf_push+0x3a>
    137e:	2200      	movs	r2, #0
    1380:	534a      	strh	r2, [r1, r5]
}
    1382:	bcf0      	pop	{r4, r5, r6, r7}
    1384:	bc08      	pop	{r3}
    1386:	b004      	add	sp, #16
    1388:	4718      	bx	r3
    138a:	46c0      	nop			; (mov r8, r8)
    138c:	00001c32 	.word	0x00001c32
    1390:	00001c30 	.word	0x00001c30

00001394 <gps_utils_raw_data_to_send_buffer>:
 * Created: 2015-10-15 15:04:36
 *  Author: jiut0001
 */ 
#include "gps_utils.h"

void gps_utils_raw_data_to_send_buffer(data_log *send_buf) {
    1394:	b530      	push	{r4, r5, lr}
    1396:	b08b      	sub	sp, #44	; 0x2c
	log_entry entry;
	entry.time = gps_data.utc_time;
    1398:	ab04      	add	r3, sp, #16
    139a:	4a0c      	ldr	r2, [pc, #48]	; (13cc <gps_utils_raw_data_to_send_buffer+0x38>)
    139c:	6890      	ldr	r0, [r2, #8]
	entry.lat = gps_data.lat;
    139e:	6911      	ldr	r1, [r2, #16]
    13a0:	9105      	str	r1, [sp, #20]
	entry.lng = gps_data.lng;
    13a2:	6954      	ldr	r4, [r2, #20]
    13a4:	9406      	str	r4, [sp, #24]
	entry.speed = gps_data.ground_speed;
    13a6:	69d2      	ldr	r2, [r2, #28]
    13a8:	9207      	str	r2, [sp, #28]
	entry.inclination = 14;
    13aa:	220e      	movs	r2, #14
    13ac:	741a      	strb	r2, [r3, #16]
	entry.g_force = 2.21;
    13ae:	4a08      	ldr	r2, [pc, #32]	; (13d0 <gps_utils_raw_data_to_send_buffer+0x3c>)
    13b0:	9209      	str	r2, [sp, #36]	; 0x24
	
	gprs_buf_push(entry, &gprs_log_buf);
    13b2:	4a08      	ldr	r2, [pc, #32]	; (13d4 <gps_utils_raw_data_to_send_buffer+0x40>)
    13b4:	9202      	str	r2, [sp, #8]
    13b6:	aa08      	add	r2, sp, #32
    13b8:	4669      	mov	r1, sp
    13ba:	ca30      	ldmia	r2!, {r4, r5}
    13bc:	c130      	stmia	r1!, {r4, r5}
    13be:	9905      	ldr	r1, [sp, #20]
    13c0:	9a06      	ldr	r2, [sp, #24]
    13c2:	9b07      	ldr	r3, [sp, #28]
    13c4:	4c04      	ldr	r4, [pc, #16]	; (13d8 <gps_utils_raw_data_to_send_buffer+0x44>)
    13c6:	47a0      	blx	r4
}
    13c8:	b00b      	add	sp, #44	; 0x2c
    13ca:	bd30      	pop	{r4, r5, pc}
    13cc:	20000b20 	.word	0x20000b20
    13d0:	400d70a4 	.word	0x400d70a4
    13d4:	20000be8 	.word	0x20000be8
    13d8:	00001349 	.word	0x00001349
    13dc:	00000000 	.word	0x00000000

000013e0 <gps_utils_coord_to_dec>:

//Convert from ddmm.mmmm to decimal coordinates
float gps_utils_coord_to_dec(char* val) {
    13e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    13e2:	b083      	sub	sp, #12
    13e4:	af00      	add	r7, sp, #0
    13e6:	1c04      	adds	r4, r0, #0
	float o;

	char minutes[8];
	
	char *dotPointer;
	dotPointer = strchr(val, '.');
    13e8:	212e      	movs	r1, #46	; 0x2e
    13ea:	4b17      	ldr	r3, [pc, #92]	; (1448 <gps_utils_coord_to_dec+0x68>)
    13ec:	4798      	blx	r3
	
	char degrees[dotPointer - val];
    13ee:	1b06      	subs	r6, r0, r4
    13f0:	1df3      	adds	r3, r6, #7
    13f2:	08db      	lsrs	r3, r3, #3
    13f4:	00db      	lsls	r3, r3, #3
    13f6:	466a      	mov	r2, sp
    13f8:	1ad2      	subs	r2, r2, r3
    13fa:	4695      	mov	sp, r2
	
	strncpy(minutes, dotPointer-2, 7);
    13fc:	1e81      	subs	r1, r0, #2
    13fe:	1c38      	adds	r0, r7, #0
    1400:	2207      	movs	r2, #7
    1402:	4d12      	ldr	r5, [pc, #72]	; (144c <gps_utils_coord_to_dec+0x6c>)
    1404:	47a8      	blx	r5
	strncpy(degrees, val, (dotPointer - val - 2));
    1406:	1eb2      	subs	r2, r6, #2
    1408:	4668      	mov	r0, sp
    140a:	1c21      	adds	r1, r4, #0
    140c:	47a8      	blx	r5
	
	o = atof(degrees) + (atof(minutes)/60.0);
    140e:	4668      	mov	r0, sp
    1410:	4e0f      	ldr	r6, [pc, #60]	; (1450 <gps_utils_coord_to_dec+0x70>)
    1412:	47b0      	blx	r6
    1414:	1c04      	adds	r4, r0, #0
    1416:	1c0d      	adds	r5, r1, #0
    1418:	1c38      	adds	r0, r7, #0
    141a:	47b0      	blx	r6
    141c:	4b09      	ldr	r3, [pc, #36]	; (1444 <gps_utils_coord_to_dec+0x64>)
    141e:	4a08      	ldr	r2, [pc, #32]	; (1440 <gps_utils_coord_to_dec+0x60>)
    1420:	4e0c      	ldr	r6, [pc, #48]	; (1454 <gps_utils_coord_to_dec+0x74>)
    1422:	47b0      	blx	r6
    1424:	1c02      	adds	r2, r0, #0
    1426:	1c0b      	adds	r3, r1, #0
    1428:	1c20      	adds	r0, r4, #0
    142a:	1c29      	adds	r1, r5, #0
    142c:	4c0a      	ldr	r4, [pc, #40]	; (1458 <gps_utils_coord_to_dec+0x78>)
    142e:	47a0      	blx	r4
    1430:	4b0a      	ldr	r3, [pc, #40]	; (145c <gps_utils_coord_to_dec+0x7c>)
    1432:	4798      	blx	r3
	
	return o;
    1434:	46bd      	mov	sp, r7
    1436:	b003      	add	sp, #12
    1438:	bdf0      	pop	{r4, r5, r6, r7, pc}
    143a:	46c0      	nop			; (mov r8, r8)
    143c:	46c0      	nop			; (mov r8, r8)
    143e:	46c0      	nop			; (mov r8, r8)
    1440:	00000000 	.word	0x00000000
    1444:	404e0000 	.word	0x404e0000
    1448:	0000478d 	.word	0x0000478d
    144c:	000047c7 	.word	0x000047c7
    1450:	000045b1 	.word	0x000045b1
    1454:	0000931d 	.word	0x0000931d
    1458:	00008cd9 	.word	0x00008cd9
    145c:	0000a8c5 	.word	0x0000a8c5

00001460 <display_menu>:
#include "asf.h"
#include "menus.h"

extern struct gfx_mono_menu menu_list[];

void display_menu(menu_link menu) {
    1460:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
    1462:	4b08      	ldr	r3, [pc, #32]	; (1484 <display_menu+0x24>)
    1464:	7819      	ldrb	r1, [r3, #0]
    1466:	4a08      	ldr	r2, [pc, #32]	; (1488 <display_menu+0x28>)
    1468:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = menu;
    146a:	7018      	strb	r0, [r3, #0]
	gfx_mono_menu_init(&menu_list[menu-(VIEW_MAX_INDEX+1)]);
    146c:	3805      	subs	r0, #5
    146e:	0083      	lsls	r3, r0, #2
    1470:	1818      	adds	r0, r3, r0
    1472:	0080      	lsls	r0, r0, #2
    1474:	4b05      	ldr	r3, [pc, #20]	; (148c <display_menu+0x2c>)
    1476:	18c0      	adds	r0, r0, r3
    1478:	4b05      	ldr	r3, [pc, #20]	; (1490 <display_menu+0x30>)
    147a:	4798      	blx	r3
	ssd1306_write_display();
    147c:	4b05      	ldr	r3, [pc, #20]	; (1494 <display_menu+0x34>)
    147e:	4798      	blx	r3
}
    1480:	bd08      	pop	{r3, pc}
    1482:	46c0      	nop			; (mov r8, r8)
    1484:	20000265 	.word	0x20000265
    1488:	20000ae0 	.word	0x20000ae0
    148c:	20000088 	.word	0x20000088
    1490:	000009ed 	.word	0x000009ed
    1494:	0000050d 	.word	0x0000050d

00001498 <is_view>:

uint8_t is_view(menu_link l) {
	if(l <= VIEW_MAX_INDEX) return 1;
    1498:	2300      	movs	r3, #0
    149a:	2204      	movs	r2, #4
    149c:	4282      	cmp	r2, r0
    149e:	415b      	adcs	r3, r3
    14a0:	b2d8      	uxtb	r0, r3
	return 0;
    14a2:	4770      	bx	lr

000014a4 <SIM808_response_gprs_post>:
		last_command.callback_enabled = 1;
		last_command.expected_response = "+HTTPACTION";
	}
}

void SIM808_response_gprs_post(volatile uint8_t success, volatile char *cmd) {
    14a4:	b510      	push	{r4, lr}
    14a6:	b084      	sub	sp, #16
    14a8:	1c0c      	adds	r4, r1, #0
    14aa:	466b      	mov	r3, sp
    14ac:	71d8      	strb	r0, [r3, #7]
    14ae:	3307      	adds	r3, #7
	if(success) {
    14b0:	781b      	ldrb	r3, [r3, #0]
    14b2:	2b00      	cmp	r3, #0
    14b4:	d036      	beq.n	1524 <SIM808_response_gprs_post+0x80>
		if(strcmp(last_command.expected_response, "OK") == 0) {
    14b6:	4b1c      	ldr	r3, [pc, #112]	; (1528 <SIM808_response_gprs_post+0x84>)
    14b8:	6858      	ldr	r0, [r3, #4]
    14ba:	491c      	ldr	r1, [pc, #112]	; (152c <SIM808_response_gprs_post+0x88>)
    14bc:	4b1c      	ldr	r3, [pc, #112]	; (1530 <SIM808_response_gprs_post+0x8c>)
    14be:	4798      	blx	r3
    14c0:	2800      	cmp	r0, #0
    14c2:	d103      	bne.n	14cc <SIM808_response_gprs_post+0x28>
			last_command.expected_response = "+HTTPACTION";
    14c4:	4a1b      	ldr	r2, [pc, #108]	; (1534 <SIM808_response_gprs_post+0x90>)
    14c6:	4b18      	ldr	r3, [pc, #96]	; (1528 <SIM808_response_gprs_post+0x84>)
    14c8:	605a      	str	r2, [r3, #4]
    14ca:	e02b      	b.n	1524 <SIM808_response_gprs_post+0x80>
		}
		else {	 
			gprs_log_buf.ready = 1;		//The buffer is free to use again
    14cc:	4b1a      	ldr	r3, [pc, #104]	; (1538 <SIM808_response_gprs_post+0x94>)
    14ce:	2101      	movs	r1, #1
    14d0:	4a1a      	ldr	r2, [pc, #104]	; (153c <SIM808_response_gprs_post+0x98>)
    14d2:	5499      	strb	r1, [r3, r2]
			
			// Enable gps communication if transfer complete.
			if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
    14d4:	4a1a      	ldr	r2, [pc, #104]	; (1540 <SIM808_response_gprs_post+0x9c>)
    14d6:	5a9a      	ldrh	r2, [r3, r2]
    14d8:	491a      	ldr	r1, [pc, #104]	; (1544 <SIM808_response_gprs_post+0xa0>)
    14da:	5a5b      	ldrh	r3, [r3, r1]
    14dc:	b292      	uxth	r2, r2
    14de:	429a      	cmp	r2, r3
    14e0:	d102      	bne.n	14e8 <SIM808_response_gprs_post+0x44>
				gps_logging_enabled = 1;	
    14e2:	2201      	movs	r2, #1
    14e4:	4b18      	ldr	r3, [pc, #96]	; (1548 <SIM808_response_gprs_post+0xa4>)
    14e6:	701a      	strb	r2, [r3, #0]
			}
			
			volatile uint8_t len = strlen(cmd);
    14e8:	1c20      	adds	r0, r4, #0
    14ea:	4b18      	ldr	r3, [pc, #96]	; (154c <SIM808_response_gprs_post+0xa8>)
    14ec:	4798      	blx	r3
    14ee:	b2c0      	uxtb	r0, r0
    14f0:	466b      	mov	r3, sp
    14f2:	73d8      	strb	r0, [r3, #15]
			char *errorCodeString = cmd+15;		// Beginning of error code
			*(errorCodeString+3) = '\0';		// Close string after error code
    14f4:	2300      	movs	r3, #0
    14f6:	74a3      	strb	r3, [r4, #18]
			if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
				gps_logging_enabled = 1;	
			}
			
			volatile uint8_t len = strlen(cmd);
			char *errorCodeString = cmd+15;		// Beginning of error code
    14f8:	1c20      	adds	r0, r4, #0
    14fa:	300f      	adds	r0, #15
			*(errorCodeString+3) = '\0';		// Close string after error code
			
			// Bättre att jämföra strängvärdet prestandamässigt?
			uint16_t errorCode = atoi(errorCodeString);	
    14fc:	4b14      	ldr	r3, [pc, #80]	; (1550 <SIM808_response_gprs_post+0xac>)
    14fe:	4798      	blx	r3
			
			//TODO: SKA VARA 200
			if(errorCode == 400) {
    1500:	b280      	uxth	r0, r0
    1502:	23c8      	movs	r3, #200	; 0xc8
    1504:	005b      	lsls	r3, r3, #1
    1506:	4298      	cmp	r0, r3
    1508:	d106      	bne.n	1518 <SIM808_response_gprs_post+0x74>
				//Success
				gprs_log_buf.tail = gprs_log_buf.temp_tail;
    150a:	4b0b      	ldr	r3, [pc, #44]	; (1538 <SIM808_response_gprs_post+0x94>)
    150c:	4a0c      	ldr	r2, [pc, #48]	; (1540 <SIM808_response_gprs_post+0x9c>)
    150e:	5a99      	ldrh	r1, [r3, r2]
    1510:	b289      	uxth	r1, r1
    1512:	4a10      	ldr	r2, [pc, #64]	; (1554 <SIM808_response_gprs_post+0xb0>)
    1514:	5299      	strh	r1, [r3, r2]
    1516:	e005      	b.n	1524 <SIM808_response_gprs_post+0x80>
				
			}
			else {
				//Fail
				gprs_log_buf.temp_tail = gprs_log_buf.tail;
    1518:	4b07      	ldr	r3, [pc, #28]	; (1538 <SIM808_response_gprs_post+0x94>)
    151a:	4a0e      	ldr	r2, [pc, #56]	; (1554 <SIM808_response_gprs_post+0xb0>)
    151c:	5a99      	ldrh	r1, [r3, r2]
    151e:	b289      	uxth	r1, r1
    1520:	4a07      	ldr	r2, [pc, #28]	; (1540 <SIM808_response_gprs_post+0x9c>)
    1522:	5299      	strh	r1, [r3, r2]
		}
	}
	else {
		// TODO: Wrong command received, handle error.
	}
}
    1524:	b004      	add	sp, #16
    1526:	bd10      	pop	{r4, pc}
    1528:	200006d0 	.word	0x200006d0
    152c:	0000c2c4 	.word	0x0000c2c4
    1530:	000047a5 	.word	0x000047a5
    1534:	0000c2b8 	.word	0x0000c2b8
    1538:	20000be8 	.word	0x20000be8
    153c:	00001c38 	.word	0x00001c38
    1540:	00001c34 	.word	0x00001c34
    1544:	00001c32 	.word	0x00001c32
    1548:	200006bc 	.word	0x200006bc
    154c:	000047b9 	.word	0x000047b9
    1550:	000045bb 	.word	0x000045bb
    1554:	00001c36 	.word	0x00001c36

00001558 <SIM808_response_gprs_get>:

void SIM808_response_gprs_get(volatile uint8_t success, volatile char *cmd) {
    1558:	b082      	sub	sp, #8
    155a:	466b      	mov	r3, sp
    155c:	71d8      	strb	r0, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
    155e:	4a02      	ldr	r2, [pc, #8]	; (1568 <SIM808_response_gprs_get+0x10>)
    1560:	4b02      	ldr	r3, [pc, #8]	; (156c <SIM808_response_gprs_get+0x14>)
    1562:	605a      	str	r2, [r3, #4]
}
    1564:	b002      	add	sp, #8
    1566:	4770      	bx	lr
    1568:	0000c2b8 	.word	0x0000c2b8
    156c:	200006d0 	.word	0x200006d0

00001570 <SIM808_response_gps_data>:

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
    1570:	b5f0      	push	{r4, r5, r6, r7, lr}
    1572:	b087      	sub	sp, #28
    1574:	1c0e      	adds	r6, r1, #0
    1576:	466b      	mov	r3, sp
    1578:	71d8      	strb	r0, [r3, #7]
	
	volatile uint8_t testVar = success;
    157a:	79d9      	ldrb	r1, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
}

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
    157c:	3307      	adds	r3, #7
	
	volatile uint8_t testVar = success;
    157e:	b2c9      	uxtb	r1, r1
    1580:	466a      	mov	r2, sp
    1582:	75d1      	strb	r1, [r2, #23]
	testVar = success;
    1584:	781b      	ldrb	r3, [r3, #0]
    1586:	b2db      	uxtb	r3, r3
    1588:	75d3      	strb	r3, [r2, #23]
	
	volatile char *comma;
	volatile char *position;
	char field[15];
	
	comma = strchr (cmd, ',');
    158a:	1c30      	adds	r0, r6, #0
    158c:	212c      	movs	r1, #44	; 0x2c
    158e:	4b42      	ldr	r3, [pc, #264]	; (1698 <SIM808_response_gps_data+0x128>)
    1590:	4798      	blx	r3
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
    1592:	2800      	cmp	r0, #0
    1594:	d072      	beq.n	167c <SIM808_response_gps_data+0x10c>
	char field[15];
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
    1596:	2700      	movs	r7, #0
		// Add a NULL to the end of the string
		field[i] = '\0';
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
    1598:	4c40      	ldr	r4, [pc, #256]	; (169c <SIM808_response_gps_data+0x12c>)
    159a:	e06a      	b.n	1672 <SIM808_response_gps_data+0x102>
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
			field[i] = *position;
    159c:	7819      	ldrb	r1, [r3, #0]
    159e:	7011      	strb	r1, [r2, #0]
			i++;
			position++;
    15a0:	3301      	adds	r3, #1
    15a2:	3201      	adds	r2, #1
	
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
    15a4:	4283      	cmp	r3, r0
    15a6:	d1f9      	bne.n	159c <SIM808_response_gps_data+0x2c>
    15a8:	1b81      	subs	r1, r0, r6
    15aa:	1c06      	adds	r6, r0, #0
    15ac:	e000      	b.n	15b0 <SIM808_response_gps_data+0x40>
    15ae:	2100      	movs	r1, #0
			i++;
			position++;
		}
		
		// Add a NULL to the end of the string
		field[i] = '\0';
    15b0:	2200      	movs	r2, #0
    15b2:	ab02      	add	r3, sp, #8
    15b4:	545a      	strb	r2, [r3, r1]
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
    15b6:	2f0b      	cmp	r7, #11
    15b8:	d852      	bhi.n	1660 <SIM808_response_gps_data+0xf0>
    15ba:	00bb      	lsls	r3, r7, #2
    15bc:	58e3      	ldr	r3, [r4, r3]
    15be:	469f      	mov	pc, r3
			case 1:
			gps_data.utc_time = atoi(field);
    15c0:	a802      	add	r0, sp, #8
    15c2:	4b37      	ldr	r3, [pc, #220]	; (16a0 <SIM808_response_gps_data+0x130>)
    15c4:	4798      	blx	r3
    15c6:	4b37      	ldr	r3, [pc, #220]	; (16a4 <SIM808_response_gps_data+0x134>)
    15c8:	6098      	str	r0, [r3, #8]
			break;
    15ca:	e049      	b.n	1660 <SIM808_response_gps_data+0xf0>
			case 2:
			gps_data.status = field[0];
    15cc:	ab02      	add	r3, sp, #8
    15ce:	781a      	ldrb	r2, [r3, #0]
    15d0:	4b34      	ldr	r3, [pc, #208]	; (16a4 <SIM808_response_gps_data+0x134>)
    15d2:	731a      	strb	r2, [r3, #12]
			break;
    15d4:	e044      	b.n	1660 <SIM808_response_gps_data+0xf0>
			case 3:
			if(gps_data.status != 'V') {
    15d6:	4b33      	ldr	r3, [pc, #204]	; (16a4 <SIM808_response_gps_data+0x134>)
    15d8:	7b1b      	ldrb	r3, [r3, #12]
    15da:	2b56      	cmp	r3, #86	; 0x56
    15dc:	d005      	beq.n	15ea <SIM808_response_gps_data+0x7a>
				gps_data.lat = gps_utils_coord_to_dec(field);
    15de:	a802      	add	r0, sp, #8
    15e0:	4b31      	ldr	r3, [pc, #196]	; (16a8 <SIM808_response_gps_data+0x138>)
    15e2:	4798      	blx	r3
    15e4:	4b2f      	ldr	r3, [pc, #188]	; (16a4 <SIM808_response_gps_data+0x134>)
    15e6:	6118      	str	r0, [r3, #16]
    15e8:	e03a      	b.n	1660 <SIM808_response_gps_data+0xf0>
			}
			else {
				gps_data.lat = 0;
    15ea:	2200      	movs	r2, #0
    15ec:	4b2d      	ldr	r3, [pc, #180]	; (16a4 <SIM808_response_gps_data+0x134>)
    15ee:	611a      	str	r2, [r3, #16]
    15f0:	e036      	b.n	1660 <SIM808_response_gps_data+0xf0>
			}
			break;
			case 4:
			gps_data.ns_indicator = field[0];
    15f2:	ab02      	add	r3, sp, #8
    15f4:	781a      	ldrb	r2, [r3, #0]
    15f6:	4b2b      	ldr	r3, [pc, #172]	; (16a4 <SIM808_response_gps_data+0x134>)
    15f8:	761a      	strb	r2, [r3, #24]
			break;
    15fa:	e031      	b.n	1660 <SIM808_response_gps_data+0xf0>
			case 5:
			if(gps_data.status != 'V') {
    15fc:	4b29      	ldr	r3, [pc, #164]	; (16a4 <SIM808_response_gps_data+0x134>)
    15fe:	7b1b      	ldrb	r3, [r3, #12]
    1600:	2b56      	cmp	r3, #86	; 0x56
    1602:	d005      	beq.n	1610 <SIM808_response_gps_data+0xa0>
				gps_data.lng = gps_utils_coord_to_dec(field);
    1604:	a802      	add	r0, sp, #8
    1606:	4b28      	ldr	r3, [pc, #160]	; (16a8 <SIM808_response_gps_data+0x138>)
    1608:	4798      	blx	r3
    160a:	4b26      	ldr	r3, [pc, #152]	; (16a4 <SIM808_response_gps_data+0x134>)
    160c:	6158      	str	r0, [r3, #20]
    160e:	e027      	b.n	1660 <SIM808_response_gps_data+0xf0>
			}
			else {
				gps_data.lng = 0;
    1610:	2200      	movs	r2, #0
    1612:	4b24      	ldr	r3, [pc, #144]	; (16a4 <SIM808_response_gps_data+0x134>)
    1614:	615a      	str	r2, [r3, #20]
    1616:	e023      	b.n	1660 <SIM808_response_gps_data+0xf0>
			}
			break;
			case 6:
			gps_data.ew_indicator = field[0];
    1618:	ab02      	add	r3, sp, #8
    161a:	781a      	ldrb	r2, [r3, #0]
    161c:	4b21      	ldr	r3, [pc, #132]	; (16a4 <SIM808_response_gps_data+0x134>)
    161e:	765a      	strb	r2, [r3, #25]
			break;
    1620:	e01e      	b.n	1660 <SIM808_response_gps_data+0xf0>
			case 7:
			gps_data.ground_speed = atof(field)*1.852;
    1622:	a802      	add	r0, sp, #8
    1624:	4b21      	ldr	r3, [pc, #132]	; (16ac <SIM808_response_gps_data+0x13c>)
    1626:	4798      	blx	r3
    1628:	4b1a      	ldr	r3, [pc, #104]	; (1694 <SIM808_response_gps_data+0x124>)
    162a:	4a19      	ldr	r2, [pc, #100]	; (1690 <SIM808_response_gps_data+0x120>)
    162c:	4d20      	ldr	r5, [pc, #128]	; (16b0 <SIM808_response_gps_data+0x140>)
    162e:	47a8      	blx	r5
    1630:	4b20      	ldr	r3, [pc, #128]	; (16b4 <SIM808_response_gps_data+0x144>)
    1632:	4798      	blx	r3
    1634:	4b1b      	ldr	r3, [pc, #108]	; (16a4 <SIM808_response_gps_data+0x134>)
    1636:	61d8      	str	r0, [r3, #28]
			break;
    1638:	e012      	b.n	1660 <SIM808_response_gps_data+0xf0>
			case 8:
			gps_data.ground_course = atof(field);
    163a:	a802      	add	r0, sp, #8
    163c:	4b1b      	ldr	r3, [pc, #108]	; (16ac <SIM808_response_gps_data+0x13c>)
    163e:	4798      	blx	r3
    1640:	4b1c      	ldr	r3, [pc, #112]	; (16b4 <SIM808_response_gps_data+0x144>)
    1642:	4798      	blx	r3
    1644:	4b17      	ldr	r3, [pc, #92]	; (16a4 <SIM808_response_gps_data+0x134>)
    1646:	6218      	str	r0, [r3, #32]
			break;
    1648:	e00a      	b.n	1660 <SIM808_response_gps_data+0xf0>
			case 9:
			gps_data.date = atoi(field);
    164a:	a802      	add	r0, sp, #8
    164c:	4b14      	ldr	r3, [pc, #80]	; (16a0 <SIM808_response_gps_data+0x130>)
    164e:	4798      	blx	r3
    1650:	4b14      	ldr	r3, [pc, #80]	; (16a4 <SIM808_response_gps_data+0x134>)
    1652:	6258      	str	r0, [r3, #36]	; 0x24
			break;
    1654:	e004      	b.n	1660 <SIM808_response_gps_data+0xf0>
			case 10:

			break;
			case 11:
			gps_data.mode = field[0];
    1656:	ab02      	add	r3, sp, #8
    1658:	781a      	ldrb	r2, [r3, #0]
    165a:	2328      	movs	r3, #40	; 0x28
    165c:	4911      	ldr	r1, [pc, #68]	; (16a4 <SIM808_response_gps_data+0x134>)
    165e:	54ca      	strb	r2, [r1, r3]
			default:
			break;
		}

		// Position is now the comma, skip it past
		position++;
    1660:	3601      	adds	r6, #1
		j++;
    1662:	3701      	adds	r7, #1
    1664:	b2ff      	uxtb	r7, r7
		comma = strchr (position, ',');
    1666:	1c30      	adds	r0, r6, #0
    1668:	212c      	movs	r1, #44	; 0x2c
    166a:	4b0b      	ldr	r3, [pc, #44]	; (1698 <SIM808_response_gps_data+0x128>)
    166c:	4798      	blx	r3
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
    166e:	2800      	cmp	r0, #0
    1670:	d004      	beq.n	167c <SIM808_response_gps_data+0x10c>
		int i = 0;

		while (position < comma) {
    1672:	4286      	cmp	r6, r0
    1674:	d29b      	bcs.n	15ae <SIM808_response_gps_data+0x3e>
    1676:	aa02      	add	r2, sp, #8
    1678:	1c33      	adds	r3, r6, #0
    167a:	e78f      	b.n	159c <SIM808_response_gps_data+0x2c>
		comma = strchr (position, ',');
	}
	
	//COMMENTED ONLY FOR DEBUG
	//if(gps_data.status == 'A') {
		gps_utils_raw_data_to_send_buffer(&gprs_log_buf);
    167c:	480e      	ldr	r0, [pc, #56]	; (16b8 <SIM808_response_gps_data+0x148>)
    167e:	4b0f      	ldr	r3, [pc, #60]	; (16bc <SIM808_response_gps_data+0x14c>)
    1680:	4798      	blx	r3
		gps_counter++;
    1682:	4b0f      	ldr	r3, [pc, #60]	; (16c0 <SIM808_response_gps_data+0x150>)
    1684:	781a      	ldrb	r2, [r3, #0]
    1686:	3201      	adds	r2, #1
    1688:	701a      	strb	r2, [r3, #0]
	//}
}
    168a:	b007      	add	sp, #28
    168c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    168e:	46c0      	nop			; (mov r8, r8)
    1690:	c083126f 	.word	0xc083126f
    1694:	3ffda1ca 	.word	0x3ffda1ca
    1698:	0000478d 	.word	0x0000478d
    169c:	0000c288 	.word	0x0000c288
    16a0:	000045bb 	.word	0x000045bb
    16a4:	20000b20 	.word	0x20000b20
    16a8:	000013e1 	.word	0x000013e1
    16ac:	000045b1 	.word	0x000045b1
    16b0:	00009bf1 	.word	0x00009bf1
    16b4:	0000a8c5 	.word	0x0000a8c5
    16b8:	20000be8 	.word	0x20000be8
    16bc:	00001395 	.word	0x00001395
    16c0:	20000226 	.word	0x20000226
    16c4:	46c0      	nop			; (mov r8, r8)
    16c6:	46c0      	nop			; (mov r8, r8)

000016c8 <rtc_match_callback>:
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
	rtc_calendar_enable(&rtc_instance);
}
//Callback function:
 void rtc_match_callback(void)
{
    16c8:	b538      	push	{r3, r4, r5, lr}
	
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	rtc_calendar_get_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
    16ca:	4d0d      	ldr	r5, [pc, #52]	; (1700 <rtc_match_callback+0x38>)
    16cc:	4c0d      	ldr	r4, [pc, #52]	; (1704 <rtc_match_callback+0x3c>)
    16ce:	1c28      	adds	r0, r5, #0
    16d0:	1c21      	adds	r1, r4, #0
    16d2:	2200      	movs	r2, #0
    16d4:	4b0c      	ldr	r3, [pc, #48]	; (1708 <rtc_match_callback+0x40>)
    16d6:	4798      	blx	r3
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
    16d8:	2307      	movs	r3, #7
    16da:	7223      	strb	r3, [r4, #8]
	alarm.time.second += alarm_interval_sec;
    16dc:	7820      	ldrb	r0, [r4, #0]
    16de:	3001      	adds	r0, #1
	alarm.time.second = alarm.time.second % 60;
    16e0:	b2c0      	uxtb	r0, r0
    16e2:	213c      	movs	r1, #60	; 0x3c
    16e4:	4b09      	ldr	r3, [pc, #36]	; (170c <rtc_match_callback+0x44>)
    16e6:	4798      	blx	r3
    16e8:	7021      	strb	r1, [r4, #0]
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
    16ea:	1c28      	adds	r0, r5, #0
    16ec:	1c21      	adds	r1, r4, #0
    16ee:	2200      	movs	r2, #0
    16f0:	4b07      	ldr	r3, [pc, #28]	; (1710 <rtc_match_callback+0x48>)
    16f2:	4798      	blx	r3
	
	if (*external_callback_func)
    16f4:	4b07      	ldr	r3, [pc, #28]	; (1714 <rtc_match_callback+0x4c>)
    16f6:	681b      	ldr	r3, [r3, #0]
    16f8:	2b00      	cmp	r3, #0
    16fa:	d000      	beq.n	16fe <rtc_match_callback+0x36>
	{
		external_callback_func();
    16fc:	4798      	blx	r3
	
	//get and print time
// 	struct rtc_calendar_time test;
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan är %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
    16fe:	bd38      	pop	{r3, r4, r5, pc}
    1700:	2000296c 	.word	0x2000296c
    1704:	200001d4 	.word	0x200001d4
    1708:	00000fc9 	.word	0x00000fc9
    170c:	000084f9 	.word	0x000084f9
    1710:	00000f01 	.word	0x00000f01
    1714:	20002980 	.word	0x20002980

00001718 <configure_rtc_calendar>:

//container for callback to application
void(*external_callback_func)(void);

 void configure_rtc_calendar(void)
{
    1718:	b510      	push	{r4, lr}
    171a:	b086      	sub	sp, #24
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
    171c:	aa01      	add	r2, sp, #4
    171e:	23a0      	movs	r3, #160	; 0xa0
    1720:	011b      	lsls	r3, r3, #4
    1722:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
    1724:	2300      	movs	r3, #0
    1726:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
    1728:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
    172a:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
    172c:	21fa      	movs	r1, #250	; 0xfa
    172e:	00c9      	lsls	r1, r1, #3
    1730:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
    1732:	a803      	add	r0, sp, #12
    1734:	7003      	strb	r3, [r0, #0]
    1736:	4668      	mov	r0, sp
    1738:	7343      	strb	r3, [r0, #13]
    173a:	4668      	mov	r0, sp
    173c:	7383      	strb	r3, [r0, #14]
    173e:	4668      	mov	r0, sp
    1740:	73c3      	strb	r3, [r0, #15]
    1742:	2301      	movs	r3, #1
    1744:	a804      	add	r0, sp, #16
    1746:	7003      	strb	r3, [r0, #0]
    1748:	4668      	mov	r0, sp
    174a:	7443      	strb	r3, [r0, #17]
    174c:	466b      	mov	r3, sp
    174e:	8259      	strh	r1, [r3, #18]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
    1750:	2306      	movs	r3, #6
    1752:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
    1754:	4c09      	ldr	r4, [pc, #36]	; (177c <configure_rtc_calendar+0x64>)
    1756:	1c20      	adds	r0, r4, #0
    1758:	4909      	ldr	r1, [pc, #36]	; (1780 <configure_rtc_calendar+0x68>)
    175a:	4b0a      	ldr	r3, [pc, #40]	; (1784 <configure_rtc_calendar+0x6c>)
    175c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    175e:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1760:	2208      	movs	r2, #8
    1762:	4b09      	ldr	r3, [pc, #36]	; (1788 <configure_rtc_calendar+0x70>)
    1764:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1766:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    1768:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    176a:	b25b      	sxtb	r3, r3
    176c:	2b00      	cmp	r3, #0
    176e:	dbfb      	blt.n	1768 <configure_rtc_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
    1770:	880a      	ldrh	r2, [r1, #0]
    1772:	2302      	movs	r3, #2
    1774:	4313      	orrs	r3, r2
    1776:	800b      	strh	r3, [r1, #0]
	rtc_calendar_enable(&rtc_instance);
}
    1778:	b006      	add	sp, #24
    177a:	bd10      	pop	{r4, pc}
    177c:	2000296c 	.word	0x2000296c
    1780:	40001400 	.word	0x40001400
    1784:	00000f35 	.word	0x00000f35
    1788:	e000e100 	.word	0xe000e100

0000178c <configure_rtc_callbacks>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan är %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}

 void configure_rtc_callbacks( void(*callback_func)(void))
{
    178c:	b510      	push	{r4, lr}
	external_callback_func = callback_func;
    178e:	4b06      	ldr	r3, [pc, #24]	; (17a8 <configure_rtc_callbacks+0x1c>)
    1790:	6018      	str	r0, [r3, #0]
	rtc_calendar_register_callback(	&rtc_instance, rtc_match_callback, RTC_CALENDAR_CALLBACK_ALARM_0);
    1792:	4c06      	ldr	r4, [pc, #24]	; (17ac <configure_rtc_callbacks+0x20>)
    1794:	1c20      	adds	r0, r4, #0
    1796:	4906      	ldr	r1, [pc, #24]	; (17b0 <configure_rtc_callbacks+0x24>)
    1798:	2200      	movs	r2, #0
    179a:	4b06      	ldr	r3, [pc, #24]	; (17b4 <configure_rtc_callbacks+0x28>)
    179c:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);
    179e:	1c20      	adds	r0, r4, #0
    17a0:	2100      	movs	r1, #0
    17a2:	4b05      	ldr	r3, [pc, #20]	; (17b8 <configure_rtc_callbacks+0x2c>)
    17a4:	4798      	blx	r3
}
    17a6:	bd10      	pop	{r4, pc}
    17a8:	20002980 	.word	0x20002980
    17ac:	2000296c 	.word	0x2000296c
    17b0:	000016c9 	.word	0x000016c9
    17b4:	00000ff1 	.word	0x00000ff1
    17b8:	00001011 	.word	0x00001011

000017bc <rtc_simple_configuration>:

//Set RTC from arguments and do cleanup relevant to this project
void rtc_simple_configuration(uint8_t interval, void(*callback_func)(void))
{
    17bc:	b570      	push	{r4, r5, r6, lr}
    17be:	b086      	sub	sp, #24
    17c0:	1c0d      	adds	r5, r1, #0
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
    17c2:	ac04      	add	r4, sp, #16
    17c4:	2300      	movs	r3, #0
    17c6:	7023      	strb	r3, [r4, #0]
	time->minute = 0;
    17c8:	7063      	strb	r3, [r4, #1]
	time->hour   = 0;
    17ca:	70a3      	strb	r3, [r4, #2]
	time->pm     = 0;
    17cc:	70e3      	strb	r3, [r4, #3]
	time->day 	 = 1;
    17ce:	2601      	movs	r6, #1
    17d0:	7126      	strb	r6, [r4, #4]
	//Set up RTC
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
    17d2:	4b0c      	ldr	r3, [pc, #48]	; (1804 <rtc_simple_configuration+0x48>)
    17d4:	80e3      	strh	r3, [r4, #6]
	time.month = 10;
    17d6:	230a      	movs	r3, #10
    17d8:	7163      	strb	r3, [r4, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Configure and enable RTC */
	configure_rtc_calendar();
    17da:	4b0b      	ldr	r3, [pc, #44]	; (1808 <rtc_simple_configuration+0x4c>)
    17dc:	4798      	blx	r3
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func);
    17de:	1c28      	adds	r0, r5, #0
    17e0:	4b0a      	ldr	r3, [pc, #40]	; (180c <rtc_simple_configuration+0x50>)
    17e2:	4798      	blx	r3
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
    17e4:	4d0a      	ldr	r5, [pc, #40]	; (1810 <rtc_simple_configuration+0x54>)
    17e6:	1c28      	adds	r0, r5, #0
    17e8:	1c21      	adds	r1, r4, #0
    17ea:	4b0a      	ldr	r3, [pc, #40]	; (1814 <rtc_simple_configuration+0x58>)
    17ec:	4798      	blx	r3
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
    17ee:	a901      	add	r1, sp, #4
    17f0:	1c0b      	adds	r3, r1, #0
    17f2:	cc05      	ldmia	r4!, {r0, r2}
    17f4:	c305      	stmia	r3!, {r0, r2}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;	//Match only on seconds
    17f6:	720e      	strb	r6, [r1, #8]
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);	
    17f8:	1c28      	adds	r0, r5, #0
    17fa:	2200      	movs	r2, #0
    17fc:	4b06      	ldr	r3, [pc, #24]	; (1818 <rtc_simple_configuration+0x5c>)
    17fe:	4798      	blx	r3
    1800:	b006      	add	sp, #24
    1802:	bd70      	pop	{r4, r5, r6, pc}
    1804:	000007df 	.word	0x000007df
    1808:	00001719 	.word	0x00001719
    180c:	0000178d 	.word	0x0000178d
    1810:	2000296c 	.word	0x2000296c
    1814:	00000ee9 	.word	0x00000ee9
    1818:	00000f01 	.word	0x00000f01

0000181c <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
    181c:	4770      	bx	lr
    181e:	46c0      	nop			; (mov r8, r8)

00001820 <usart_read_callback>:
	
	return result;
}

void usart_read_callback(struct usart_module *const usart_module)
{
    1820:	b508      	push	{r3, lr}
	if(incoming_byte[0] == '\n') {
    1822:	4b15      	ldr	r3, [pc, #84]	; (1878 <usart_read_callback+0x58>)
    1824:	781b      	ldrb	r3, [r3, #0]
    1826:	2b0a      	cmp	r3, #10
    1828:	d10f      	bne.n	184a <usart_read_callback+0x2a>
		if(SIM808_buf.position > 1) {
    182a:	2380      	movs	r3, #128	; 0x80
    182c:	4a13      	ldr	r2, [pc, #76]	; (187c <usart_read_callback+0x5c>)
    182e:	5cd3      	ldrb	r3, [r2, r3]
    1830:	b2db      	uxtb	r3, r3
    1832:	2b01      	cmp	r3, #1
    1834:	d919      	bls.n	186a <usart_read_callback+0x4a>
			SIM808_buf.command[SIM808_buf.position] = '\0';
    1836:	1c13      	adds	r3, r2, #0
    1838:	2280      	movs	r2, #128	; 0x80
    183a:	5c9a      	ldrb	r2, [r3, r2]
    183c:	b2d2      	uxtb	r2, r2
    183e:	2100      	movs	r1, #0
    1840:	5499      	strb	r1, [r3, r2]
			SIM808_buf.available = 1;
    1842:	2101      	movs	r1, #1
    1844:	2281      	movs	r2, #129	; 0x81
    1846:	5499      	strb	r1, [r3, r2]
    1848:	e00f      	b.n	186a <usart_read_callback+0x4a>
		}
	}
	else if(incoming_byte[0] != '\r'){
    184a:	4b0b      	ldr	r3, [pc, #44]	; (1878 <usart_read_callback+0x58>)
    184c:	781b      	ldrb	r3, [r3, #0]
    184e:	2b0d      	cmp	r3, #13
    1850:	d00b      	beq.n	186a <usart_read_callback+0x4a>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
    1852:	4b0a      	ldr	r3, [pc, #40]	; (187c <usart_read_callback+0x5c>)
    1854:	2280      	movs	r2, #128	; 0x80
    1856:	5c99      	ldrb	r1, [r3, r2]
    1858:	b2c9      	uxtb	r1, r1
    185a:	4807      	ldr	r0, [pc, #28]	; (1878 <usart_read_callback+0x58>)
    185c:	7800      	ldrb	r0, [r0, #0]
    185e:	b2c0      	uxtb	r0, r0
    1860:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
    1862:	5c99      	ldrb	r1, [r3, r2]
    1864:	3101      	adds	r1, #1
    1866:	b2c9      	uxtb	r1, r1
    1868:	5499      	strb	r1, [r3, r2]
	}
	
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    186a:	4805      	ldr	r0, [pc, #20]	; (1880 <usart_read_callback+0x60>)
    186c:	4902      	ldr	r1, [pc, #8]	; (1878 <usart_read_callback+0x58>)
    186e:	2201      	movs	r2, #1
    1870:	4b04      	ldr	r3, [pc, #16]	; (1884 <usart_read_callback+0x64>)
    1872:	4798      	blx	r3
}
    1874:	bd08      	pop	{r3, pc}
    1876:	46c0      	nop			; (mov r8, r8)
    1878:	20000264 	.word	0x20000264
    187c:	20000b4c 	.word	0x20000b4c
    1880:	200028d4 	.word	0x200028d4
    1884:	000036a5 	.word	0x000036a5

00001888 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    1888:	b570      	push	{r4, r5, r6, lr}
    188a:	b082      	sub	sp, #8
    188c:	1c05      	adds	r5, r0, #0
    188e:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    1890:	2200      	movs	r2, #0
    1892:	466b      	mov	r3, sp
    1894:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    1896:	4c06      	ldr	r4, [pc, #24]	; (18b0 <usart_serial_getchar+0x28>)
    1898:	1c28      	adds	r0, r5, #0
    189a:	4669      	mov	r1, sp
    189c:	3106      	adds	r1, #6
    189e:	47a0      	blx	r4
    18a0:	2800      	cmp	r0, #0
    18a2:	d1f9      	bne.n	1898 <usart_serial_getchar+0x10>

	*c = temp;
    18a4:	466b      	mov	r3, sp
    18a6:	3306      	adds	r3, #6
    18a8:	881b      	ldrh	r3, [r3, #0]
    18aa:	7033      	strb	r3, [r6, #0]
}
    18ac:	b002      	add	sp, #8
    18ae:	bd70      	pop	{r4, r5, r6, pc}
    18b0:	000035c5 	.word	0x000035c5

000018b4 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    18b4:	b570      	push	{r4, r5, r6, lr}
    18b6:	1c06      	adds	r6, r0, #0
    18b8:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    18ba:	4c03      	ldr	r4, [pc, #12]	; (18c8 <usart_serial_putchar+0x14>)
    18bc:	1c30      	adds	r0, r6, #0
    18be:	1c29      	adds	r1, r5, #0
    18c0:	47a0      	blx	r4
    18c2:	2800      	cmp	r0, #0
    18c4:	d1fa      	bne.n	18bc <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    18c6:	bd70      	pop	{r4, r5, r6, pc}
    18c8:	00003599 	.word	0x00003599

000018cc <sim808_send_command>:
	delay_ms(500);		

	return res;
}

void sim808_send_command(command cmd) {
    18cc:	b570      	push	{r4, r5, r6, lr}
    18ce:	b084      	sub	sp, #16
    18d0:	466c      	mov	r4, sp
    18d2:	9000      	str	r0, [sp, #0]
    18d4:	9101      	str	r1, [sp, #4]
    18d6:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
    18d8:	4a05      	ldr	r2, [pc, #20]	; (18f0 <sim808_send_command+0x24>)
    18da:	1c11      	adds	r1, r2, #0
    18dc:	cc61      	ldmia	r4!, {r0, r5, r6}
    18de:	c161      	stmia	r1!, {r0, r5, r6}
    18e0:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
    18e2:	4804      	ldr	r0, [pc, #16]	; (18f4 <sim808_send_command+0x28>)
    18e4:	9900      	ldr	r1, [sp, #0]
    18e6:	4b04      	ldr	r3, [pc, #16]	; (18f8 <sim808_send_command+0x2c>)
    18e8:	4798      	blx	r3
}
    18ea:	b004      	add	sp, #16
    18ec:	bd70      	pop	{r4, r5, r6, pc}
    18ee:	46c0      	nop			; (mov r8, r8)
    18f0:	200006d0 	.word	0x200006d0
    18f4:	0000c2c8 	.word	0x0000c2c8
    18f8:	00004639 	.word	0x00004639

000018fc <sim808_parse_response>:
	
	return 0;
	
}

uint8_t sim808_parse_response() {
    18fc:	b570      	push	{r4, r5, r6, lr}
    18fe:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
    1900:	2200      	movs	r2, #0
    1902:	466b      	mov	r3, sp
    1904:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
    1906:	4e25      	ldr	r6, [pc, #148]	; (199c <sim808_parse_response+0xa0>)
    1908:	2380      	movs	r3, #128	; 0x80
    190a:	5cf3      	ldrb	r3, [r6, r3]
    190c:	b2db      	uxtb	r3, r3
    190e:	466c      	mov	r4, sp
    1910:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    1912:	4b23      	ldr	r3, [pc, #140]	; (19a0 <sim808_parse_response+0xa4>)
    1914:	685d      	ldr	r5, [r3, #4]
    1916:	1c28      	adds	r0, r5, #0
    1918:	4b22      	ldr	r3, [pc, #136]	; (19a4 <sim808_parse_response+0xa8>)
    191a:	4798      	blx	r3
    191c:	b2c0      	uxtb	r0, r0
    191e:	466b      	mov	r3, sp
    1920:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    1922:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    1924:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    1926:	b2d2      	uxtb	r2, r2
    1928:	5cb1      	ldrb	r1, [r6, r2]
    192a:	b2c9      	uxtb	r1, r1
    192c:	aa01      	add	r2, sp, #4
    192e:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
    1930:	79a2      	ldrb	r2, [r4, #6]
    1932:	781b      	ldrb	r3, [r3, #0]
    1934:	b2d2      	uxtb	r2, r2
    1936:	429a      	cmp	r2, r3
    1938:	d905      	bls.n	1946 <sim808_parse_response+0x4a>
		SIM808_buf.command[resp_len] = '\0';
    193a:	466b      	mov	r3, sp
    193c:	3305      	adds	r3, #5
    193e:	781b      	ldrb	r3, [r3, #0]
    1940:	b2db      	uxtb	r3, r3
    1942:	2100      	movs	r1, #0
    1944:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
    1946:	4815      	ldr	r0, [pc, #84]	; (199c <sim808_parse_response+0xa0>)
    1948:	1c29      	adds	r1, r5, #0
    194a:	4b17      	ldr	r3, [pc, #92]	; (19a8 <sim808_parse_response+0xac>)
    194c:	4798      	blx	r3
    194e:	2800      	cmp	r0, #0
    1950:	d102      	bne.n	1958 <sim808_parse_response+0x5c>
		result = 1;
    1952:	2201      	movs	r2, #1
    1954:	466b      	mov	r3, sp
    1956:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
    1958:	466b      	mov	r3, sp
    195a:	3305      	adds	r3, #5
    195c:	781b      	ldrb	r3, [r3, #0]
    195e:	b2db      	uxtb	r3, r3
    1960:	aa01      	add	r2, sp, #4
    1962:	7811      	ldrb	r1, [r2, #0]
    1964:	b2c9      	uxtb	r1, r1
    1966:	4a0d      	ldr	r2, [pc, #52]	; (199c <sim808_parse_response+0xa0>)
    1968:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
    196a:	4b0d      	ldr	r3, [pc, #52]	; (19a0 <sim808_parse_response+0xa4>)
    196c:	7a1b      	ldrb	r3, [r3, #8]
    196e:	2b00      	cmp	r3, #0
    1970:	d006      	beq.n	1980 <sim808_parse_response+0x84>
		(*last_command.response_cb)(result, SIM808_buf.command);	
    1972:	466b      	mov	r3, sp
    1974:	79d8      	ldrb	r0, [r3, #7]
    1976:	b2c0      	uxtb	r0, r0
    1978:	4b09      	ldr	r3, [pc, #36]	; (19a0 <sim808_parse_response+0xa4>)
    197a:	68db      	ldr	r3, [r3, #12]
    197c:	1c11      	adds	r1, r2, #0
    197e:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
    1980:	4806      	ldr	r0, [pc, #24]	; (199c <sim808_parse_response+0xa0>)
    1982:	2300      	movs	r3, #0
    1984:	2281      	movs	r2, #129	; 0x81
    1986:	5483      	strb	r3, [r0, r2]
	SIM808_buf.position = 0;
    1988:	2280      	movs	r2, #128	; 0x80
    198a:	5483      	strb	r3, [r0, r2]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    198c:	2100      	movs	r1, #0
    198e:	4b07      	ldr	r3, [pc, #28]	; (19ac <sim808_parse_response+0xb0>)
    1990:	4798      	blx	r3
	
	return result;
    1992:	466b      	mov	r3, sp
    1994:	79d8      	ldrb	r0, [r3, #7]
    1996:	b2c0      	uxtb	r0, r0
}
    1998:	b002      	add	sp, #8
    199a:	bd70      	pop	{r4, r5, r6, pc}
    199c:	20000b4c 	.word	0x20000b4c
    19a0:	200006d0 	.word	0x200006d0
    19a4:	000047b9 	.word	0x000047b9
    19a8:	000047a5 	.word	0x000047a5
    19ac:	00004627 	.word	0x00004627

000019b0 <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
    19b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    19b2:	b083      	sub	sp, #12
    19b4:	1c05      	adds	r5, r0, #0
	volatile uint16_t i = 0;
    19b6:	466b      	mov	r3, sp
    19b8:	2200      	movs	r2, #0
    19ba:	80da      	strh	r2, [r3, #6]
    19bc:	3306      	adds	r3, #6
	
	while(i < timeout) {
    19be:	881b      	ldrh	r3, [r3, #0]
    19c0:	b29b      	uxth	r3, r3
    19c2:	4298      	cmp	r0, r3
    19c4:	d91c      	bls.n	1a00 <sim808_parse_response_wait+0x50>
		if(SIM808_buf.available == 1) {
    19c6:	2381      	movs	r3, #129	; 0x81
    19c8:	4a0f      	ldr	r2, [pc, #60]	; (1a08 <sim808_parse_response_wait+0x58>)
    19ca:	5cd3      	ldrb	r3, [r2, r3]
    19cc:	2b01      	cmp	r3, #1
    19ce:	d107      	bne.n	19e0 <sim808_parse_response_wait+0x30>
    19d0:	e003      	b.n	19da <sim808_parse_response_wait+0x2a>
    19d2:	2381      	movs	r3, #129	; 0x81
    19d4:	5cfb      	ldrb	r3, [r7, r3]
    19d6:	2b01      	cmp	r3, #1
    19d8:	d106      	bne.n	19e8 <sim808_parse_response_wait+0x38>
			return sim808_parse_response();
    19da:	4b0c      	ldr	r3, [pc, #48]	; (1a0c <sim808_parse_response_wait+0x5c>)
    19dc:	4798      	blx	r3
    19de:	e010      	b.n	1a02 <sim808_parse_response_wait+0x52>
		}
		delay_ms(1);
    19e0:	4e0b      	ldr	r6, [pc, #44]	; (1a10 <sim808_parse_response_wait+0x60>)
		i++;
    19e2:	466c      	mov	r4, sp
    19e4:	3406      	adds	r4, #6

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
		if(SIM808_buf.available == 1) {
    19e6:	4f08      	ldr	r7, [pc, #32]	; (1a08 <sim808_parse_response_wait+0x58>)
			return sim808_parse_response();
		}
		delay_ms(1);
    19e8:	2001      	movs	r0, #1
    19ea:	47b0      	blx	r6
		i++;
    19ec:	8823      	ldrh	r3, [r4, #0]
    19ee:	3301      	adds	r3, #1
    19f0:	b29b      	uxth	r3, r3
    19f2:	8023      	strh	r3, [r4, #0]
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
    19f4:	8823      	ldrh	r3, [r4, #0]
    19f6:	b29b      	uxth	r3, r3
    19f8:	42ab      	cmp	r3, r5
    19fa:	d3ea      	bcc.n	19d2 <sim808_parse_response_wait+0x22>
		}
		delay_ms(1);
		i++;
	}
	
	return 0;
    19fc:	2000      	movs	r0, #0
    19fe:	e000      	b.n	1a02 <sim808_parse_response_wait+0x52>
    1a00:	2000      	movs	r0, #0
	
}
    1a02:	b003      	add	sp, #12
    1a04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1a06:	46c0      	nop			; (mov r8, r8)
    1a08:	20000b4c 	.word	0x20000b4c
    1a0c:	000018fd 	.word	0x000018fd
    1a10:	00002105 	.word	0x00002105

00001a14 <sim808_reset>:
		sim808_init_http();
		connection = sim808_connect();	
	} while(connection == 0);
}

void sim808_reset() {
    1a14:	b570      	push	{r4, r5, r6, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1a16:	4d0e      	ldr	r5, [pc, #56]	; (1a50 <sim808_reset+0x3c>)
    1a18:	2680      	movs	r6, #128	; 0x80
    1a1a:	0536      	lsls	r6, r6, #20
    1a1c:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(3000);
    1a1e:	480d      	ldr	r0, [pc, #52]	; (1a54 <sim808_reset+0x40>)
    1a20:	4c0d      	ldr	r4, [pc, #52]	; (1a58 <sim808_reset+0x44>)
    1a22:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1a24:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	delay_ms(100);
    1a26:	2064      	movs	r0, #100	; 0x64
    1a28:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1a2a:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(4000);
    1a2c:	20fa      	movs	r0, #250	; 0xfa
    1a2e:	0100      	lsls	r0, r0, #4
    1a30:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1a32:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    1a34:	4b09      	ldr	r3, [pc, #36]	; (1a5c <sim808_reset+0x48>)
    1a36:	6818      	ldr	r0, [r3, #0]
    1a38:	6859      	ldr	r1, [r3, #4]
    1a3a:	689a      	ldr	r2, [r3, #8]
    1a3c:	68db      	ldr	r3, [r3, #12]
    1a3e:	4d08      	ldr	r5, [pc, #32]	; (1a60 <sim808_reset+0x4c>)
    1a40:	47a8      	blx	r5
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1a42:	20fa      	movs	r0, #250	; 0xfa
    1a44:	0040      	lsls	r0, r0, #1
    1a46:	4b07      	ldr	r3, [pc, #28]	; (1a64 <sim808_reset+0x50>)
    1a48:	4798      	blx	r3
	delay_ms(200);
    1a4a:	20c8      	movs	r0, #200	; 0xc8
    1a4c:	47a0      	blx	r4
}
    1a4e:	bd70      	pop	{r4, r5, r6, pc}
    1a50:	41004400 	.word	0x41004400
    1a54:	00000bb8 	.word	0x00000bb8
    1a58:	00002105 	.word	0x00002105
    1a5c:	200006ac 	.word	0x200006ac
    1a60:	000018cd 	.word	0x000018cd
    1a64:	000019b1 	.word	0x000019b1

00001a68 <sim808_init_http>:

void sim808_init_http() {
    1a68:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a6a:	465f      	mov	r7, fp
    1a6c:	4656      	mov	r6, sl
    1a6e:	464d      	mov	r5, r9
    1a70:	4644      	mov	r4, r8
    1a72:	b4f0      	push	{r4, r5, r6, r7}
    1a74:	b087      	sub	sp, #28
	volatile uint8_t result = 0;
    1a76:	2200      	movs	r2, #0
    1a78:	466b      	mov	r3, sp
    1a7a:	75da      	strb	r2, [r3, #23]
	uint8_t fail_counter = 0;
	command cmd;
	cmd.expected_response = "OK";
    1a7c:	ab01      	add	r3, sp, #4
    1a7e:	4941      	ldr	r1, [pc, #260]	; (1b84 <sim808_init_http+0x11c>)
    1a80:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    1a82:	721a      	strb	r2, [r3, #8]
	
	gprs_send_buf_init(&gprs_log_buf);
    1a84:	4840      	ldr	r0, [pc, #256]	; (1b88 <sim808_init_http+0x120>)
    1a86:	4b41      	ldr	r3, [pc, #260]	; (1b8c <sim808_init_http+0x124>)
    1a88:	4798      	blx	r3
	delay_ms(200);
}

void sim808_init_http() {
	volatile uint8_t result = 0;
	uint8_t fail_counter = 0;
    1a8a:	2300      	movs	r3, #0
    1a8c:	469a      	mov	sl, r3
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    1a8e:	466c      	mov	r4, sp
    1a90:	3417      	adds	r4, #23
    1a92:	2301      	movs	r3, #1
    1a94:	469b      	mov	fp, r3
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    1a96:	4e3e      	ldr	r6, [pc, #248]	; (1b90 <sim808_init_http+0x128>)
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    1a98:	465b      	mov	r3, fp
    1a9a:	7023      	strb	r3, [r4, #0]
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    1a9c:	483d      	ldr	r0, [pc, #244]	; (1b94 <sim808_init_http+0x12c>)
    1a9e:	9902      	ldr	r1, [sp, #8]
    1aa0:	9a03      	ldr	r2, [sp, #12]
    1aa2:	9b04      	ldr	r3, [sp, #16]
    1aa4:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1aa6:	23fa      	movs	r3, #250	; 0xfa
    1aa8:	005b      	lsls	r3, r3, #1
    1aaa:	4699      	mov	r9, r3
    1aac:	1c18      	adds	r0, r3, #0
    1aae:	4d3a      	ldr	r5, [pc, #232]	; (1b98 <sim808_init_http+0x130>)
    1ab0:	47a8      	blx	r5
		delay_ms(400);
    1ab2:	23c8      	movs	r3, #200	; 0xc8
    1ab4:	005b      	lsls	r3, r3, #1
    1ab6:	4698      	mov	r8, r3
    1ab8:	1c18      	adds	r0, r3, #0
    1aba:	4f38      	ldr	r7, [pc, #224]	; (1b9c <sim808_init_http+0x134>)
    1abc:	47b8      	blx	r7
		
		cmd.cmd = "AT+SAPBR=3,1,\"APN\",\"online.telia.se\"";
		sim808_send_command(cmd);
    1abe:	4838      	ldr	r0, [pc, #224]	; (1ba0 <sim808_init_http+0x138>)
    1ac0:	9902      	ldr	r1, [sp, #8]
    1ac2:	9a03      	ldr	r2, [sp, #12]
    1ac4:	9b04      	ldr	r3, [sp, #16]
    1ac6:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1ac8:	4648      	mov	r0, r9
    1aca:	47a8      	blx	r5
		delay_ms(400);
    1acc:	4640      	mov	r0, r8
    1ace:	47b8      	blx	r7
			
		cmd.cmd = "AT+HTTPINIT";
		sim808_send_command(cmd);
    1ad0:	4834      	ldr	r0, [pc, #208]	; (1ba4 <sim808_init_http+0x13c>)
    1ad2:	9902      	ldr	r1, [sp, #8]
    1ad4:	9a03      	ldr	r2, [sp, #12]
    1ad6:	9b04      	ldr	r3, [sp, #16]
    1ad8:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG);
    1ada:	27fa      	movs	r7, #250	; 0xfa
    1adc:	00ff      	lsls	r7, r7, #3
    1ade:	1c38      	adds	r0, r7, #0
    1ae0:	47a8      	blx	r5

		cmd.cmd = "AT+HTTPPARA=\"CID\",1"; 							//Bearer profile identifier
		sim808_send_command(cmd);
    1ae2:	4831      	ldr	r0, [pc, #196]	; (1ba8 <sim808_init_http+0x140>)
    1ae4:	9902      	ldr	r1, [sp, #8]
    1ae6:	9a03      	ldr	r2, [sp, #12]
    1ae8:	9b04      	ldr	r3, [sp, #16]
    1aea:	47b0      	blx	r6
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1aec:	1c38      	adds	r0, r7, #0
    1aee:	47a8      	blx	r5
    1af0:	2800      	cmp	r0, #0
    1af2:	d101      	bne.n	1af8 <sim808_init_http+0x90>
    1af4:	2300      	movs	r3, #0
    1af6:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"UA\",\"FONA\"";					//User agent
		sim808_send_command(cmd);
    1af8:	482c      	ldr	r0, [pc, #176]	; (1bac <sim808_init_http+0x144>)
    1afa:	9902      	ldr	r1, [sp, #8]
    1afc:	9a03      	ldr	r2, [sp, #12]
    1afe:	9b04      	ldr	r3, [sp, #16]
    1b00:	4d23      	ldr	r5, [pc, #140]	; (1b90 <sim808_init_http+0x128>)
    1b02:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1b04:	20fa      	movs	r0, #250	; 0xfa
    1b06:	00c0      	lsls	r0, r0, #3
    1b08:	4b23      	ldr	r3, [pc, #140]	; (1b98 <sim808_init_http+0x130>)
    1b0a:	4798      	blx	r3
    1b0c:	2800      	cmp	r0, #0
    1b0e:	d101      	bne.n	1b14 <sim808_init_http+0xac>
    1b10:	2300      	movs	r3, #0
    1b12:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"URL\",\"http://tripcomputer.azurewebsites.net/api/datalog\"";
		sim808_send_command(cmd);
    1b14:	4826      	ldr	r0, [pc, #152]	; (1bb0 <sim808_init_http+0x148>)
    1b16:	9902      	ldr	r1, [sp, #8]
    1b18:	9a03      	ldr	r2, [sp, #12]
    1b1a:	9b04      	ldr	r3, [sp, #16]
    1b1c:	4d1c      	ldr	r5, [pc, #112]	; (1b90 <sim808_init_http+0x128>)
    1b1e:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1b20:	20fa      	movs	r0, #250	; 0xfa
    1b22:	00c0      	lsls	r0, r0, #3
    1b24:	4b1c      	ldr	r3, [pc, #112]	; (1b98 <sim808_init_http+0x130>)
    1b26:	4798      	blx	r3
    1b28:	2800      	cmp	r0, #0
    1b2a:	d101      	bne.n	1b30 <sim808_init_http+0xc8>
    1b2c:	2300      	movs	r3, #0
    1b2e:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"TIMEOUT\",30";
    1b30:	4820      	ldr	r0, [pc, #128]	; (1bb4 <sim808_init_http+0x14c>)
    1b32:	9001      	str	r0, [sp, #4]
		sim808_send_command(cmd);
    1b34:	9902      	ldr	r1, [sp, #8]
    1b36:	9a03      	ldr	r2, [sp, #12]
    1b38:	9b04      	ldr	r3, [sp, #16]
    1b3a:	4d15      	ldr	r5, [pc, #84]	; (1b90 <sim808_init_http+0x128>)
    1b3c:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1b3e:	20fa      	movs	r0, #250	; 0xfa
    1b40:	00c0      	lsls	r0, r0, #3
    1b42:	4b15      	ldr	r3, [pc, #84]	; (1b98 <sim808_init_http+0x130>)
    1b44:	4798      	blx	r3
    1b46:	2800      	cmp	r0, #0
    1b48:	d101      	bne.n	1b4e <sim808_init_http+0xe6>
    1b4a:	2300      	movs	r3, #0
    1b4c:	7023      	strb	r3, [r4, #0]
		
		if(result == 0) {
    1b4e:	7823      	ldrb	r3, [r4, #0]
    1b50:	2b00      	cmp	r3, #0
    1b52:	d10c      	bne.n	1b6e <sim808_init_http+0x106>
			if(fail_counter >= 3) {		//Could not connect to the network.
    1b54:	4653      	mov	r3, sl
    1b56:	2b02      	cmp	r3, #2
    1b58:	d903      	bls.n	1b62 <sim808_init_http+0xfa>
				sim808_fail_to_connect_platform();
    1b5a:	4b17      	ldr	r3, [pc, #92]	; (1bb8 <sim808_init_http+0x150>)
    1b5c:	4798      	blx	r3
				fail_counter = 0;
    1b5e:	2300      	movs	r3, #0
    1b60:	469a      	mov	sl, r3
			}		
			fail_counter++;
    1b62:	4653      	mov	r3, sl
    1b64:	3301      	adds	r3, #1
    1b66:	b2db      	uxtb	r3, r3
    1b68:	469a      	mov	sl, r3
			sim808_reset();			
    1b6a:	4b14      	ldr	r3, [pc, #80]	; (1bbc <sim808_init_http+0x154>)
    1b6c:	4798      	blx	r3
		}
	} while(result == 0);
    1b6e:	7823      	ldrb	r3, [r4, #0]
    1b70:	2b00      	cmp	r3, #0
    1b72:	d091      	beq.n	1a98 <sim808_init_http+0x30>
}
    1b74:	b007      	add	sp, #28
    1b76:	bc3c      	pop	{r2, r3, r4, r5}
    1b78:	4690      	mov	r8, r2
    1b7a:	4699      	mov	r9, r3
    1b7c:	46a2      	mov	sl, r4
    1b7e:	46ab      	mov	fp, r5
    1b80:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b82:	46c0      	nop			; (mov r8, r8)
    1b84:	0000c2c4 	.word	0x0000c2c4
    1b88:	20000be8 	.word	0x20000be8
    1b8c:	00001315 	.word	0x00001315
    1b90:	000018cd 	.word	0x000018cd
    1b94:	0000c2d0 	.word	0x0000c2d0
    1b98:	000019b1 	.word	0x000019b1
    1b9c:	00002105 	.word	0x00002105
    1ba0:	0000c2f0 	.word	0x0000c2f0
    1ba4:	0000c318 	.word	0x0000c318
    1ba8:	0000c324 	.word	0x0000c324
    1bac:	0000c338 	.word	0x0000c338
    1bb0:	0000c350 	.word	0x0000c350
    1bb4:	0000c398 	.word	0x0000c398
    1bb8:	00001079 	.word	0x00001079
    1bbc:	00001a15 	.word	0x00001a15

00001bc0 <sim808_connect>:

uint8_t sim808_connect() {
    1bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1bc2:	b087      	sub	sp, #28
	volatile uint8_t res = 1;
    1bc4:	2201      	movs	r2, #1
    1bc6:	466b      	mov	r3, sp
    1bc8:	75da      	strb	r2, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
    1bca:	ac01      	add	r4, sp, #4
    1bcc:	4913      	ldr	r1, [pc, #76]	; (1c1c <sim808_connect+0x5c>)
    1bce:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    1bd0:	2300      	movs	r3, #0
    1bd2:	7223      	strb	r3, [r4, #8]
		
	cmd.cmd = "AT+SAPBR=0,1";									//Disconnect if connected
	sim808_send_command(cmd);
    1bd4:	4812      	ldr	r0, [pc, #72]	; (1c20 <sim808_connect+0x60>)
    1bd6:	9a03      	ldr	r2, [sp, #12]
    1bd8:	9b04      	ldr	r3, [sp, #16]
    1bda:	4f12      	ldr	r7, [pc, #72]	; (1c24 <sim808_connect+0x64>)
    1bdc:	47b8      	blx	r7
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG);
    1bde:	4e12      	ldr	r6, [pc, #72]	; (1c28 <sim808_connect+0x68>)
    1be0:	1c30      	adds	r0, r6, #0
    1be2:	4d12      	ldr	r5, [pc, #72]	; (1c2c <sim808_connect+0x6c>)
    1be4:	47a8      	blx	r5
	delay_ms(2000);
    1be6:	20fa      	movs	r0, #250	; 0xfa
    1be8:	00c0      	lsls	r0, r0, #3
    1bea:	4b11      	ldr	r3, [pc, #68]	; (1c30 <sim808_connect+0x70>)
    1bec:	4798      	blx	r3
	
	cmd.cmd = "AT+SAPBR=1,1";									//Connect to network
    1bee:	4811      	ldr	r0, [pc, #68]	; (1c34 <sim808_connect+0x74>)
    1bf0:	9001      	str	r0, [sp, #4]
	sim808_send_command(cmd);
    1bf2:	6861      	ldr	r1, [r4, #4]
    1bf4:	68a2      	ldr	r2, [r4, #8]
    1bf6:	68e3      	ldr	r3, [r4, #12]
    1bf8:	47b8      	blx	r7
	if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG)) res = 0;
    1bfa:	1c30      	adds	r0, r6, #0
    1bfc:	47a8      	blx	r5
    1bfe:	2800      	cmp	r0, #0
    1c00:	d102      	bne.n	1c08 <sim808_connect+0x48>
    1c02:	2200      	movs	r2, #0
    1c04:	466b      	mov	r3, sp
    1c06:	75da      	strb	r2, [r3, #23]
	delay_ms(500);		
    1c08:	20fa      	movs	r0, #250	; 0xfa
    1c0a:	0040      	lsls	r0, r0, #1
    1c0c:	4b08      	ldr	r3, [pc, #32]	; (1c30 <sim808_connect+0x70>)
    1c0e:	4798      	blx	r3

	return res;
    1c10:	466b      	mov	r3, sp
    1c12:	7dd8      	ldrb	r0, [r3, #23]
    1c14:	b2c0      	uxtb	r0, r0
}
    1c16:	b007      	add	sp, #28
    1c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1c1a:	46c0      	nop			; (mov r8, r8)
    1c1c:	0000c2c4 	.word	0x0000c2c4
    1c20:	0000c3b4 	.word	0x0000c3b4
    1c24:	000018cd 	.word	0x000018cd
    1c28:	00002710 	.word	0x00002710
    1c2c:	000019b1 	.word	0x000019b1
    1c30:	00002105 	.word	0x00002105
    1c34:	0000c3c4 	.word	0x0000c3c4

00001c38 <init_SIM808_uart>:
void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}

void init_SIM808_uart(void) {
    1c38:	b570      	push	{r4, r5, r6, lr}
    1c3a:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1c3c:	2380      	movs	r3, #128	; 0x80
    1c3e:	05db      	lsls	r3, r3, #23
    1c40:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1c42:	2300      	movs	r3, #0
    1c44:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1c46:	22ff      	movs	r2, #255	; 0xff
    1c48:	4668      	mov	r0, sp
    1c4a:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    1c4c:	2200      	movs	r2, #0
    1c4e:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1c50:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    1c52:	2101      	movs	r1, #1
    1c54:	2024      	movs	r0, #36	; 0x24
    1c56:	466c      	mov	r4, sp
    1c58:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    1c5a:	2025      	movs	r0, #37	; 0x25
    1c5c:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1c5e:	2126      	movs	r1, #38	; 0x26
    1c60:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1c62:	2127      	movs	r1, #39	; 0x27
    1c64:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1c66:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    1c68:	2188      	movs	r1, #136	; 0x88
    1c6a:	0349      	lsls	r1, r1, #13
    1c6c:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    1c6e:	212c      	movs	r1, #44	; 0x2c
    1c70:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1c72:	212d      	movs	r1, #45	; 0x2d
    1c74:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1c76:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1c78:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1c7a:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    1c7c:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1c7e:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1c80:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1c82:	2313      	movs	r3, #19
    1c84:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1c86:	7762      	strb	r2, [r4, #29]
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    1c88:	4b20      	ldr	r3, [pc, #128]	; (1d0c <init_SIM808_uart+0xd4>)
    1c8a:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    1c8c:	4b20      	ldr	r3, [pc, #128]	; (1d10 <init_SIM808_uart+0xd8>)
    1c8e:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    1c90:	2301      	movs	r3, #1
    1c92:	425b      	negs	r3, r3
    1c94:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    1c96:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 115200;
    1c98:	23e1      	movs	r3, #225	; 0xe1
    1c9a:	025b      	lsls	r3, r3, #9
    1c9c:	9308      	str	r3, [sp, #32]
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    1c9e:	4e1d      	ldr	r6, [pc, #116]	; (1d14 <init_SIM808_uart+0xdc>)
    1ca0:	4d1d      	ldr	r5, [pc, #116]	; (1d18 <init_SIM808_uart+0xe0>)
    1ca2:	4c1e      	ldr	r4, [pc, #120]	; (1d1c <init_SIM808_uart+0xe4>)
    1ca4:	1c30      	adds	r0, r6, #0
    1ca6:	1c29      	adds	r1, r5, #0
    1ca8:	466a      	mov	r2, sp
    1caa:	47a0      	blx	r4
    1cac:	2800      	cmp	r0, #0
    1cae:	d1f9      	bne.n	1ca4 <init_SIM808_uart+0x6c>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    1cb0:	4c18      	ldr	r4, [pc, #96]	; (1d14 <init_SIM808_uart+0xdc>)
    1cb2:	4b1b      	ldr	r3, [pc, #108]	; (1d20 <init_SIM808_uart+0xe8>)
    1cb4:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1cb6:	4a1b      	ldr	r2, [pc, #108]	; (1d24 <init_SIM808_uart+0xec>)
    1cb8:	4b1b      	ldr	r3, [pc, #108]	; (1d28 <init_SIM808_uart+0xf0>)
    1cba:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1cbc:	4a1b      	ldr	r2, [pc, #108]	; (1d2c <init_SIM808_uart+0xf4>)
    1cbe:	4b1c      	ldr	r3, [pc, #112]	; (1d30 <init_SIM808_uart+0xf8>)
    1cc0:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    1cc2:	1c20      	adds	r0, r4, #0
    1cc4:	4914      	ldr	r1, [pc, #80]	; (1d18 <init_SIM808_uart+0xe0>)
    1cc6:	466a      	mov	r2, sp
    1cc8:	4b14      	ldr	r3, [pc, #80]	; (1d1c <init_SIM808_uart+0xe4>)
    1cca:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1ccc:	4e19      	ldr	r6, [pc, #100]	; (1d34 <init_SIM808_uart+0xfc>)
    1cce:	6833      	ldr	r3, [r6, #0]
    1cd0:	6898      	ldr	r0, [r3, #8]
    1cd2:	2100      	movs	r1, #0
    1cd4:	4d18      	ldr	r5, [pc, #96]	; (1d38 <init_SIM808_uart+0x100>)
    1cd6:	47a8      	blx	r5
	setbuf(stdin, NULL);
    1cd8:	6833      	ldr	r3, [r6, #0]
    1cda:	6858      	ldr	r0, [r3, #4]
    1cdc:	2100      	movs	r1, #0
    1cde:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1ce0:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1ce2:	1c28      	adds	r0, r5, #0
    1ce4:	4b15      	ldr	r3, [pc, #84]	; (1d3c <init_SIM808_uart+0x104>)
    1ce6:	4798      	blx	r3
    1ce8:	231f      	movs	r3, #31
    1cea:	4018      	ands	r0, r3
    1cec:	2301      	movs	r3, #1
    1cee:	4083      	lsls	r3, r0
    1cf0:	1c18      	adds	r0, r3, #0
    1cf2:	4b13      	ldr	r3, [pc, #76]	; (1d40 <init_SIM808_uart+0x108>)
    1cf4:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1cf6:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1cf8:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1cfa:	2b00      	cmp	r3, #0
    1cfc:	d1fc      	bne.n	1cf8 <init_SIM808_uart+0xc0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1cfe:	682a      	ldr	r2, [r5, #0]
    1d00:	2302      	movs	r3, #2
    1d02:	4313      	orrs	r3, r2
    1d04:	602b      	str	r3, [r5, #0]
	
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}
    1d06:	b010      	add	sp, #64	; 0x40
    1d08:	bd70      	pop	{r4, r5, r6, pc}
    1d0a:	46c0      	nop			; (mov r8, r8)
    1d0c:	000a0002 	.word	0x000a0002
    1d10:	00090002 	.word	0x00090002
    1d14:	200028d4 	.word	0x200028d4
    1d18:	42000800 	.word	0x42000800
    1d1c:	000032a1 	.word	0x000032a1
    1d20:	200029b0 	.word	0x200029b0
    1d24:	000018b5 	.word	0x000018b5
    1d28:	200029ac 	.word	0x200029ac
    1d2c:	00001889 	.word	0x00001889
    1d30:	200029a8 	.word	0x200029a8
    1d34:	2000016c 	.word	0x2000016c
    1d38:	0000466d 	.word	0x0000466d
    1d3c:	000031c1 	.word	0x000031c1
    1d40:	e000e100 	.word	0xe000e100

00001d44 <init_sim808_usart_callbacks>:

void init_sim808_usart_callbacks(void)
{
    1d44:	b510      	push	{r4, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    1d46:	4c06      	ldr	r4, [pc, #24]	; (1d60 <init_sim808_usart_callbacks+0x1c>)
    1d48:	1c20      	adds	r0, r4, #0
    1d4a:	4906      	ldr	r1, [pc, #24]	; (1d64 <init_sim808_usart_callbacks+0x20>)
    1d4c:	2200      	movs	r2, #0
    1d4e:	4b06      	ldr	r3, [pc, #24]	; (1d68 <init_sim808_usart_callbacks+0x24>)
    1d50:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    1d52:	2331      	movs	r3, #49	; 0x31
    1d54:	5ce1      	ldrb	r1, [r4, r3]
    1d56:	2203      	movs	r2, #3
    1d58:	430a      	orrs	r2, r1
    1d5a:	54e2      	strb	r2, [r4, r3]
	//usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
}
    1d5c:	bd10      	pop	{r4, pc}
    1d5e:	46c0      	nop			; (mov r8, r8)
    1d60:	200028d4 	.word	0x200028d4
    1d64:	0000181d 	.word	0x0000181d
    1d68:	0000368d 	.word	0x0000368d

00001d6c <sim808_init_commands>:

void sim808_init_commands() {
    1d6c:	b510      	push	{r4, lr}
	CMD_RESET.cmd = "ATZ0";
    1d6e:	491c      	ldr	r1, [pc, #112]	; (1de0 <sim808_init_commands+0x74>)
    1d70:	4b1c      	ldr	r3, [pc, #112]	; (1de4 <sim808_init_commands+0x78>)
    1d72:	600b      	str	r3, [r1, #0]
	CMD_RESET.expected_response = "OK";
    1d74:	4b1c      	ldr	r3, [pc, #112]	; (1de8 <sim808_init_commands+0x7c>)
    1d76:	604b      	str	r3, [r1, #4]
	CMD_RESET.callback_enabled = 0;
    1d78:	2200      	movs	r2, #0
    1d7a:	720a      	strb	r2, [r1, #8]
	
	CMD_NO_ECHO.cmd = "ATE0";
    1d7c:	491b      	ldr	r1, [pc, #108]	; (1dec <sim808_init_commands+0x80>)
    1d7e:	481c      	ldr	r0, [pc, #112]	; (1df0 <sim808_init_commands+0x84>)
    1d80:	6008      	str	r0, [r1, #0]
	CMD_NO_ECHO.expected_response = "OK";
    1d82:	604b      	str	r3, [r1, #4]
	CMD_NO_ECHO.callback_enabled = 0;
    1d84:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_ON.cmd = "AT+CGPSPWR=1";
    1d86:	491b      	ldr	r1, [pc, #108]	; (1df4 <sim808_init_commands+0x88>)
    1d88:	481b      	ldr	r0, [pc, #108]	; (1df8 <sim808_init_commands+0x8c>)
    1d8a:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_ON.expected_response = "OK";
    1d8c:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_ON.callback_enabled = 0;
    1d8e:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_OFF.cmd = "AT+CGPSPWR=0";
    1d90:	491a      	ldr	r1, [pc, #104]	; (1dfc <sim808_init_commands+0x90>)
    1d92:	481b      	ldr	r0, [pc, #108]	; (1e00 <sim808_init_commands+0x94>)
    1d94:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_OFF.expected_response = "OK";
    1d96:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_OFF.callback_enabled = 0;
    1d98:	720a      	strb	r2, [r1, #8]
	
	CMD_GET_GPS_DATA.cmd = "AT+CGPSINF=32";
    1d9a:	491a      	ldr	r1, [pc, #104]	; (1e04 <sim808_init_commands+0x98>)
    1d9c:	481a      	ldr	r0, [pc, #104]	; (1e08 <sim808_init_commands+0x9c>)
    1d9e:	6008      	str	r0, [r1, #0]
	CMD_GET_GPS_DATA.callback_enabled = 1;
    1da0:	2001      	movs	r0, #1
    1da2:	7208      	strb	r0, [r1, #8]
	CMD_GET_GPS_DATA.expected_response = "+CGPSINF";
    1da4:	4c19      	ldr	r4, [pc, #100]	; (1e0c <sim808_init_commands+0xa0>)
    1da6:	604c      	str	r4, [r1, #4]
	CMD_GET_GPS_DATA.response_cb = &SIM808_response_gps_data;
    1da8:	4c19      	ldr	r4, [pc, #100]	; (1e10 <sim808_init_commands+0xa4>)
    1daa:	60cc      	str	r4, [r1, #12]
	
	CMD_GET_GPS_FIX.cmd = "AT+CGPSSTATUS?";
    1dac:	4919      	ldr	r1, [pc, #100]	; (1e14 <sim808_init_commands+0xa8>)
    1dae:	4c1a      	ldr	r4, [pc, #104]	; (1e18 <sim808_init_commands+0xac>)
    1db0:	600c      	str	r4, [r1, #0]
	CMD_GET_GPS_FIX.callback_enabled = 0;
    1db2:	720a      	strb	r2, [r1, #8]
	CMD_GET_GPS_FIX.expected_response = "Location 3D";
    1db4:	4c19      	ldr	r4, [pc, #100]	; (1e1c <sim808_init_commands+0xb0>)
    1db6:	604c      	str	r4, [r1, #4]
	
	CMD_GPRS_GET_REQ.cmd = "AT+HTTPACTION=0";
    1db8:	4919      	ldr	r1, [pc, #100]	; (1e20 <sim808_init_commands+0xb4>)
    1dba:	4c1a      	ldr	r4, [pc, #104]	; (1e24 <sim808_init_commands+0xb8>)
    1dbc:	600c      	str	r4, [r1, #0]
	CMD_GPRS_GET_REQ.callback_enabled = 1;
    1dbe:	7208      	strb	r0, [r1, #8]
	CMD_GPRS_GET_REQ.expected_response = "OK";
    1dc0:	604b      	str	r3, [r1, #4]
	CMD_GPRS_GET_REQ.response_cb = &SIM808_response_gprs_get;
    1dc2:	4819      	ldr	r0, [pc, #100]	; (1e28 <sim808_init_commands+0xbc>)
    1dc4:	60c8      	str	r0, [r1, #12]
	
	CMD_GPRS_POST_REQ.cmd = "AT+HTTPACTION=1";
    1dc6:	4919      	ldr	r1, [pc, #100]	; (1e2c <sim808_init_commands+0xc0>)
    1dc8:	4819      	ldr	r0, [pc, #100]	; (1e30 <sim808_init_commands+0xc4>)
    1dca:	6008      	str	r0, [r1, #0]
	CMD_GPRS_POST_REQ.callback_enabled = 0;
    1dcc:	720a      	strb	r2, [r1, #8]
	CMD_GPRS_POST_REQ.expected_response = "OK";
    1dce:	604b      	str	r3, [r1, #4]
	CMD_GPRS_POST_REQ.response_cb = &SIM808_response_gprs_post;
    1dd0:	4818      	ldr	r0, [pc, #96]	; (1e34 <sim808_init_commands+0xc8>)
    1dd2:	60c8      	str	r0, [r1, #12]
	
	CMD_AT.cmd = "AT";
    1dd4:	4918      	ldr	r1, [pc, #96]	; (1e38 <sim808_init_commands+0xcc>)
    1dd6:	4819      	ldr	r0, [pc, #100]	; (1e3c <sim808_init_commands+0xd0>)
    1dd8:	6008      	str	r0, [r1, #0]
	CMD_AT.callback_enabled = 0;
    1dda:	720a      	strb	r2, [r1, #8]
	CMD_AT.expected_response = "OK";
    1ddc:	604b      	str	r3, [r1, #4]
    1dde:	bd10      	pop	{r4, pc}
    1de0:	200006c0 	.word	0x200006c0
    1de4:	0000c3d4 	.word	0x0000c3d4
    1de8:	0000c2c4 	.word	0x0000c2c4
    1dec:	20000234 	.word	0x20000234
    1df0:	0000c3dc 	.word	0x0000c3dc
    1df4:	200006ac 	.word	0x200006ac
    1df8:	0000c3e4 	.word	0x0000c3e4
    1dfc:	20000b10 	.word	0x20000b10
    1e00:	0000c3f4 	.word	0x0000c3f4
    1e04:	20000254 	.word	0x20000254
    1e08:	0000c404 	.word	0x0000c404
    1e0c:	0000c414 	.word	0x0000c414
    1e10:	00001571 	.word	0x00001571
    1e14:	20000244 	.word	0x20000244
    1e18:	0000c420 	.word	0x0000c420
    1e1c:	0000c430 	.word	0x0000c430
    1e20:	20000668 	.word	0x20000668
    1e24:	0000c43c 	.word	0x0000c43c
    1e28:	00001559 	.word	0x00001559
    1e2c:	20000bd0 	.word	0x20000bd0
    1e30:	0000c44c 	.word	0x0000c44c
    1e34:	000014a5 	.word	0x000014a5
    1e38:	20000ae4 	.word	0x20000ae4
    1e3c:	0000c45c 	.word	0x0000c45c

00001e40 <sim808_init>:
 */ 

#include "sim808_uart.h"
#include "platform.h"

void sim808_init() {
    1e40:	b570      	push	{r4, r5, r6, lr}
	uint8_t success;
	gps_logging_enabled = 1;
    1e42:	2401      	movs	r4, #1
    1e44:	4b37      	ldr	r3, [pc, #220]	; (1f24 <sim808_init+0xe4>)
    1e46:	701c      	strb	r4, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1e48:	4937      	ldr	r1, [pc, #220]	; (1f28 <sim808_init+0xe8>)
    1e4a:	704c      	strb	r4, [r1, #1]
	config->powersave  = false;
    1e4c:	2300      	movs	r3, #0
    1e4e:	708b      	strb	r3, [r1, #2]
	
	//Setup GSM key pin
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_OUTPUT;
    1e50:	700c      	strb	r4, [r1, #0]
	port_pin_set_config(SIM808_RESET_PIN, &pin_cfg);
    1e52:	201b      	movs	r0, #27
    1e54:	4b35      	ldr	r3, [pc, #212]	; (1f2c <sim808_init+0xec>)
    1e56:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1e58:	2280      	movs	r2, #128	; 0x80
    1e5a:	0512      	lsls	r2, r2, #20
    1e5c:	4b34      	ldr	r3, [pc, #208]	; (1f30 <sim808_init+0xf0>)
    1e5e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	init_SIM808_uart();
    1e60:	4b34      	ldr	r3, [pc, #208]	; (1f34 <sim808_init+0xf4>)
    1e62:	4798      	blx	r3
	init_sim808_usart_callbacks();
    1e64:	4b34      	ldr	r3, [pc, #208]	; (1f38 <sim808_init+0xf8>)
    1e66:	4798      	blx	r3
	sim808_init_commands();
    1e68:	4b34      	ldr	r3, [pc, #208]	; (1f3c <sim808_init+0xfc>)
    1e6a:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    1e6c:	4b34      	ldr	r3, [pc, #208]	; (1f40 <sim808_init+0x100>)
    1e6e:	701c      	strb	r4, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    1e70:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1e74:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    1e76:	4c33      	ldr	r4, [pc, #204]	; (1f44 <sim808_init+0x104>)
    1e78:	1c20      	adds	r0, r4, #0
    1e7a:	4933      	ldr	r1, [pc, #204]	; (1f48 <sim808_init+0x108>)
    1e7c:	2201      	movs	r2, #1
    1e7e:	4b33      	ldr	r3, [pc, #204]	; (1f4c <sim808_init+0x10c>)
    1e80:	4798      	blx	r3
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    1e82:	1c20      	adds	r0, r4, #0
    1e84:	4932      	ldr	r1, [pc, #200]	; (1f50 <sim808_init+0x110>)
    1e86:	2201      	movs	r2, #1
    1e88:	4b32      	ldr	r3, [pc, #200]	; (1f54 <sim808_init+0x114>)
    1e8a:	4798      	blx	r3
	
	//Check if turned off
	sim808_send_command(CMD_AT);
    1e8c:	4b32      	ldr	r3, [pc, #200]	; (1f58 <sim808_init+0x118>)
    1e8e:	6818      	ldr	r0, [r3, #0]
    1e90:	6859      	ldr	r1, [r3, #4]
    1e92:	689a      	ldr	r2, [r3, #8]
    1e94:	68db      	ldr	r3, [r3, #12]
    1e96:	4c31      	ldr	r4, [pc, #196]	; (1f5c <sim808_init+0x11c>)
    1e98:	47a0      	blx	r4
	if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL) == 0) {
    1e9a:	20fa      	movs	r0, #250	; 0xfa
    1e9c:	0040      	lsls	r0, r0, #1
    1e9e:	4b30      	ldr	r3, [pc, #192]	; (1f60 <sim808_init+0x120>)
    1ea0:	4798      	blx	r3
    1ea2:	2800      	cmp	r0, #0
    1ea4:	d10a      	bne.n	1ebc <sim808_init+0x7c>
		//Enable the module if turned off:
		delay_ms(400);
    1ea6:	20c8      	movs	r0, #200	; 0xc8
    1ea8:	0040      	lsls	r0, r0, #1
    1eaa:	4e2e      	ldr	r6, [pc, #184]	; (1f64 <sim808_init+0x124>)
    1eac:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1eae:	4c20      	ldr	r4, [pc, #128]	; (1f30 <sim808_init+0xf0>)
    1eb0:	2580      	movs	r5, #128	; 0x80
    1eb2:	052d      	lsls	r5, r5, #20
    1eb4:	6165      	str	r5, [r4, #20]
		port_pin_set_output_level(SIM808_RESET_PIN, false);
		delay_ms(10000);
    1eb6:	482c      	ldr	r0, [pc, #176]	; (1f68 <sim808_init+0x128>)
    1eb8:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1eba:	61a5      	str	r5, [r4, #24]
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    1ebc:	4c21      	ldr	r4, [pc, #132]	; (1f44 <sim808_init+0x104>)
    1ebe:	2531      	movs	r5, #49	; 0x31
    1ec0:	5d63      	ldrb	r3, [r4, r5]
    1ec2:	2202      	movs	r2, #2
    1ec4:	4393      	bics	r3, r2
    1ec6:	5563      	strb	r3, [r4, r5]
	}

	do {
		usart_disable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		success = 1;
		sim808_send_command(CMD_RESET);		
    1ec8:	4b28      	ldr	r3, [pc, #160]	; (1f6c <sim808_init+0x12c>)
    1eca:	6818      	ldr	r0, [r3, #0]
    1ecc:	6859      	ldr	r1, [r3, #4]
    1ece:	689a      	ldr	r2, [r3, #8]
    1ed0:	68db      	ldr	r3, [r3, #12]
    1ed2:	4e22      	ldr	r6, [pc, #136]	; (1f5c <sim808_init+0x11c>)
    1ed4:	47b0      	blx	r6
		delay_ms(400);
    1ed6:	20c8      	movs	r0, #200	; 0xc8
    1ed8:	0040      	lsls	r0, r0, #1
    1eda:	4b22      	ldr	r3, [pc, #136]	; (1f64 <sim808_init+0x124>)
    1edc:	4798      	blx	r3
		sim808_send_command(CMD_NO_ECHO);	//Disable echo
    1ede:	4b24      	ldr	r3, [pc, #144]	; (1f70 <sim808_init+0x130>)
    1ee0:	6818      	ldr	r0, [r3, #0]
    1ee2:	6859      	ldr	r1, [r3, #4]
    1ee4:	689a      	ldr	r2, [r3, #8]
    1ee6:	68db      	ldr	r3, [r3, #12]
    1ee8:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    1eea:	5d62      	ldrb	r2, [r4, r5]
    1eec:	2302      	movs	r3, #2
    1eee:	4313      	orrs	r3, r2
    1ef0:	5563      	strb	r3, [r4, r5]
		usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    1ef2:	1c20      	adds	r0, r4, #0
    1ef4:	4916      	ldr	r1, [pc, #88]	; (1f50 <sim808_init+0x110>)
    1ef6:	2201      	movs	r2, #1
    1ef8:	4b16      	ldr	r3, [pc, #88]	; (1f54 <sim808_init+0x114>)
    1efa:	4798      	blx	r3
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1efc:	25fa      	movs	r5, #250	; 0xfa
    1efe:	006d      	lsls	r5, r5, #1
    1f00:	1c28      	adds	r0, r5, #0
    1f02:	4c17      	ldr	r4, [pc, #92]	; (1f60 <sim808_init+0x120>)
    1f04:	47a0      	blx	r4
		sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    1f06:	4b1b      	ldr	r3, [pc, #108]	; (1f74 <sim808_init+0x134>)
    1f08:	6818      	ldr	r0, [r3, #0]
    1f0a:	6859      	ldr	r1, [r3, #4]
    1f0c:	689a      	ldr	r2, [r3, #8]
    1f0e:	68db      	ldr	r3, [r3, #12]
    1f10:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1f12:	1c28      	adds	r0, r5, #0
    1f14:	47a0      	blx	r4
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    1f16:	4d18      	ldr	r5, [pc, #96]	; (1f78 <sim808_init+0x138>)
		connection = sim808_connect();	
    1f18:	4c18      	ldr	r4, [pc, #96]	; (1f7c <sim808_init+0x13c>)
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    1f1a:	47a8      	blx	r5
		connection = sim808_connect();	
    1f1c:	47a0      	blx	r4
	} while(connection == 0);
    1f1e:	2800      	cmp	r0, #0
    1f20:	d0fb      	beq.n	1f1a <sim808_init+0xda>
}
    1f22:	bd70      	pop	{r4, r5, r6, pc}
    1f24:	200006bc 	.word	0x200006bc
    1f28:	2000286c 	.word	0x2000286c
    1f2c:	000026cd 	.word	0x000026cd
    1f30:	41004400 	.word	0x41004400
    1f34:	00001c39 	.word	0x00001c39
    1f38:	00001d45 	.word	0x00001d45
    1f3c:	00001d6d 	.word	0x00001d6d
    1f40:	20000108 	.word	0x20000108
    1f44:	200028d4 	.word	0x200028d4
    1f48:	00001821 	.word	0x00001821
    1f4c:	0000368d 	.word	0x0000368d
    1f50:	20000264 	.word	0x20000264
    1f54:	000036a5 	.word	0x000036a5
    1f58:	20000ae4 	.word	0x20000ae4
    1f5c:	000018cd 	.word	0x000018cd
    1f60:	000019b1 	.word	0x000019b1
    1f64:	00002105 	.word	0x00002105
    1f68:	00002710 	.word	0x00002710
    1f6c:	200006c0 	.word	0x200006c0
    1f70:	20000234 	.word	0x20000234
    1f74:	200006ac 	.word	0x200006ac
    1f78:	00001a69 	.word	0x00001a69
    1f7c:	00001bc1 	.word	0x00001bc1

00001f80 <ssd1306_clear_buffer>:
 *  Author: jiut0001
 */ 

#include "spi_display.h"

void ssd1306_clear_buffer() {
    1f80:	b510      	push	{r4, lr}
    1f82:	b082      	sub	sp, #8
	gfx_mono_draw_filled_rect(0, 0, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);
    1f84:	2300      	movs	r3, #0
    1f86:	9300      	str	r3, [sp, #0]
    1f88:	2000      	movs	r0, #0
    1f8a:	2100      	movs	r1, #0
    1f8c:	2280      	movs	r2, #128	; 0x80
    1f8e:	2340      	movs	r3, #64	; 0x40
    1f90:	4c01      	ldr	r4, [pc, #4]	; (1f98 <ssd1306_clear_buffer+0x18>)
    1f92:	47a0      	blx	r4
    1f94:	b002      	add	sp, #8
    1f96:	bd10      	pop	{r4, pc}
    1f98:	0000082d 	.word	0x0000082d

00001f9c <configure_tc_cadence>:
#include <asf.h>
#include "timer_subsystem.h"

//Set up timer for cadence sensor
void configure_tc_cadence(void )
{
    1f9c:	b510      	push	{r4, lr}
    1f9e:	b08e      	sub	sp, #56	; 0x38
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    1fa0:	aa01      	add	r2, sp, #4
    1fa2:	2300      	movs	r3, #0
    1fa4:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    1fa6:	2100      	movs	r1, #0
    1fa8:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    1faa:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    1fac:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    1fae:	7051      	strb	r1, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1fb0:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1fb2:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1fb4:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    1fb6:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    1fb8:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    1fba:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1fbc:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1fbe:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1fc0:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1fc2:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1fc4:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    1fc6:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    1fc8:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    1fca:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	//Set clocksource 
	config_tc.clock_source	= GCLK_GENERATOR_2;
    1fcc:	2302      	movs	r3, #2
    1fce:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1;
	
	config_tc.counter_16_bit.value = 0x00;
	

	tc_init(&cadence_timer_instance, TC4, &config_tc);
    1fd0:	4c07      	ldr	r4, [pc, #28]	; (1ff0 <configure_tc_cadence+0x54>)
    1fd2:	1c20      	adds	r0, r4, #0
    1fd4:	4907      	ldr	r1, [pc, #28]	; (1ff4 <configure_tc_cadence+0x58>)
    1fd6:	4b08      	ldr	r3, [pc, #32]	; (1ff8 <configure_tc_cadence+0x5c>)
    1fd8:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1fda:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1fdc:	217f      	movs	r1, #127	; 0x7f
    1fde:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1fe0:	438b      	bics	r3, r1
    1fe2:	d1fc      	bne.n	1fde <configure_tc_cadence+0x42>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    1fe4:	8811      	ldrh	r1, [r2, #0]
    1fe6:	2302      	movs	r3, #2
    1fe8:	430b      	orrs	r3, r1
    1fea:	8013      	strh	r3, [r2, #0]
	tc_enable(&cadence_timer_instance);
}
    1fec:	b00e      	add	sp, #56	; 0x38
    1fee:	bd10      	pop	{r4, pc}
    1ff0:	20002908 	.word	0x20002908
    1ff4:	42003000 	.word	0x42003000
    1ff8:	00003f25 	.word	0x00003f25

00001ffc <configure_tc_bg>:

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    1ffc:	b510      	push	{r4, lr}
    1ffe:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    2000:	aa01      	add	r2, sp, #4
    2002:	2300      	movs	r3, #0
    2004:	2100      	movs	r1, #0
    2006:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    2008:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    200a:	2400      	movs	r4, #0
    200c:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    200e:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    2010:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    2012:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    2014:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    2016:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    2018:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    201a:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    201c:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    201e:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    2020:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    2022:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    2024:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    2026:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    2028:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    202a:	2304      	movs	r3, #4
    202c:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    202e:	23a0      	movs	r3, #160	; 0xa0
    2030:	00db      	lsls	r3, r3, #3
    2032:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    2034:	232a      	movs	r3, #42	; 0x2a
    2036:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    2038:	2329      	movs	r3, #41	; 0x29
    203a:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    203c:	2328      	movs	r3, #40	; 0x28
    203e:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    2040:	4c07      	ldr	r4, [pc, #28]	; (2060 <STACK_SIZE+0x60>)
    2042:	1c20      	adds	r0, r4, #0
    2044:	4907      	ldr	r1, [pc, #28]	; (2064 <STACK_SIZE+0x64>)
    2046:	4b08      	ldr	r3, [pc, #32]	; (2068 <STACK_SIZE+0x68>)
    2048:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    204a:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    204c:	217f      	movs	r1, #127	; 0x7f
    204e:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    2050:	438b      	bics	r3, r1
    2052:	d1fc      	bne.n	204e <STACK_SIZE+0x4e>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    2054:	8811      	ldrh	r1, [r2, #0]
    2056:	2302      	movs	r3, #2
    2058:	430b      	orrs	r3, r1
    205a:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    205c:	b00e      	add	sp, #56	; 0x38
    205e:	bd10      	pop	{r4, pc}
    2060:	20002890 	.word	0x20002890
    2064:	42002c00 	.word	0x42002c00
    2068:	00003f25 	.word	0x00003f25

0000206c <configure_tc>:


//Set up timers:
void configure_tc( )
{
    206c:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    206e:	20ff      	movs	r0, #255	; 0xff
    2070:	4b01      	ldr	r3, [pc, #4]	; (2078 <configure_tc+0xc>)
    2072:	4798      	blx	r3
}
    2074:	bd08      	pop	{r3, pc}
    2076:	46c0      	nop			; (mov r8, r8)
    2078:	00001ffd 	.word	0x00001ffd

0000207c <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    207c:	b510      	push	{r4, lr}
    207e:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    2080:	4c0c      	ldr	r4, [pc, #48]	; (20b4 <configure_tc_callbacks+0x38>)
    2082:	1c20      	adds	r0, r4, #0
    2084:	2200      	movs	r2, #0
    2086:	4b0c      	ldr	r3, [pc, #48]	; (20b8 <configure_tc_callbacks+0x3c>)
    2088:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    208a:	6820      	ldr	r0, [r4, #0]
    208c:	4b0b      	ldr	r3, [pc, #44]	; (20bc <configure_tc_callbacks+0x40>)
    208e:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    2090:	4b0b      	ldr	r3, [pc, #44]	; (20c0 <configure_tc_callbacks+0x44>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2092:	5c1b      	ldrb	r3, [r3, r0]
    2094:	211f      	movs	r1, #31
    2096:	4019      	ands	r1, r3
    2098:	2301      	movs	r3, #1
    209a:	1c1a      	adds	r2, r3, #0
    209c:	408a      	lsls	r2, r1
    209e:	1c11      	adds	r1, r2, #0
    20a0:	4a08      	ldr	r2, [pc, #32]	; (20c4 <configure_tc_callbacks+0x48>)
    20a2:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    20a4:	7e61      	ldrb	r1, [r4, #25]
    20a6:	2201      	movs	r2, #1
    20a8:	430a      	orrs	r2, r1
    20aa:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    20ac:	6822      	ldr	r2, [r4, #0]
    20ae:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    20b0:	bd10      	pop	{r4, pc}
    20b2:	46c0      	nop			; (mov r8, r8)
    20b4:	20002890 	.word	0x20002890
    20b8:	000041c9 	.word	0x000041c9
    20bc:	00003eed 	.word	0x00003eed
    20c0:	0000c460 	.word	0x0000c460
    20c4:	e000e100 	.word	0xe000e100

000020c8 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    20c8:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    20ca:	2000      	movs	r0, #0
    20cc:	4b08      	ldr	r3, [pc, #32]	; (20f0 <delay_init+0x28>)
    20ce:	4798      	blx	r3
	cycles_per_ms /= 1000;
    20d0:	4c08      	ldr	r4, [pc, #32]	; (20f4 <delay_init+0x2c>)
    20d2:	21fa      	movs	r1, #250	; 0xfa
    20d4:	0089      	lsls	r1, r1, #2
    20d6:	47a0      	blx	r4
    20d8:	4b07      	ldr	r3, [pc, #28]	; (20f8 <delay_init+0x30>)
    20da:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    20dc:	21fa      	movs	r1, #250	; 0xfa
    20de:	0089      	lsls	r1, r1, #2
    20e0:	47a0      	blx	r4
    20e2:	4b06      	ldr	r3, [pc, #24]	; (20fc <delay_init+0x34>)
    20e4:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    20e6:	2205      	movs	r2, #5
    20e8:	4b05      	ldr	r3, [pc, #20]	; (2100 <delay_init+0x38>)
    20ea:	601a      	str	r2, [r3, #0]
}
    20ec:	bd10      	pop	{r4, pc}
    20ee:	46c0      	nop			; (mov r8, r8)
    20f0:	00003c9d 	.word	0x00003c9d
    20f4:	00008471 	.word	0x00008471
    20f8:	20000104 	.word	0x20000104
    20fc:	20000100 	.word	0x20000100
    2100:	e000e010 	.word	0xe000e010

00002104 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    2104:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    2106:	4b08      	ldr	r3, [pc, #32]	; (2128 <delay_cycles_ms+0x24>)
    2108:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    210a:	4a08      	ldr	r2, [pc, #32]	; (212c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    210c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    210e:	2180      	movs	r1, #128	; 0x80
    2110:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    2112:	e006      	b.n	2122 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    2114:	2c00      	cmp	r4, #0
    2116:	d004      	beq.n	2122 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    2118:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    211a:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    211c:	6813      	ldr	r3, [r2, #0]
    211e:	420b      	tst	r3, r1
    2120:	d0fc      	beq.n	211c <delay_cycles_ms+0x18>
    2122:	3801      	subs	r0, #1
    2124:	d2f6      	bcs.n	2114 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    2126:	bd30      	pop	{r4, r5, pc}
    2128:	20000104 	.word	0x20000104
    212c:	e000e010 	.word	0xe000e010

00002130 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    2130:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    2132:	2200      	movs	r2, #0
    2134:	2300      	movs	r3, #0
    2136:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    2138:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    213a:	2100      	movs	r1, #0
    213c:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    213e:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    2140:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    2142:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
    2144:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    2146:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    2148:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    214a:	24c0      	movs	r4, #192	; 0xc0
    214c:	0164      	lsls	r4, r4, #5
    214e:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    2150:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    2152:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
    2154:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
    2156:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
    2158:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    215a:	242a      	movs	r4, #42	; 0x2a
    215c:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
    215e:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
    2160:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
    2162:	2424      	movs	r4, #36	; 0x24
    2164:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    2166:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    2168:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    216a:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
    216c:	232b      	movs	r3, #43	; 0x2b
    216e:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
    2170:	232c      	movs	r3, #44	; 0x2c
    2172:	54c1      	strb	r1, [r0, r3]
}
    2174:	bd10      	pop	{r4, pc}
    2176:	46c0      	nop			; (mov r8, r8)

00002178 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    2178:	b5f0      	push	{r4, r5, r6, r7, lr}
    217a:	465f      	mov	r7, fp
    217c:	4656      	mov	r6, sl
    217e:	464d      	mov	r5, r9
    2180:	4644      	mov	r4, r8
    2182:	b4f0      	push	{r4, r5, r6, r7}
    2184:	b099      	sub	sp, #100	; 0x64
    2186:	1c06      	adds	r6, r0, #0
    2188:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    218a:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    218c:	4bbc      	ldr	r3, [pc, #752]	; (2480 <adc_init+0x308>)
    218e:	6a18      	ldr	r0, [r3, #32]
    2190:	2280      	movs	r2, #128	; 0x80
    2192:	0252      	lsls	r2, r2, #9
    2194:	4302      	orrs	r2, r0
    2196:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    2198:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    219a:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    219c:	07da      	lsls	r2, r3, #31
    219e:	d500      	bpl.n	21a2 <adc_init+0x2a>
    21a0:	e1f6      	b.n	2590 <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    21a2:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    21a4:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    21a6:	0799      	lsls	r1, r3, #30
    21a8:	d500      	bpl.n	21ac <adc_init+0x34>
    21aa:	e1f1      	b.n	2590 <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    21ac:	7863      	ldrb	r3, [r4, #1]
    21ae:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    21b0:	2b00      	cmp	r3, #0
    21b2:	d000      	beq.n	21b6 <adc_init+0x3e>
    21b4:	e1dc      	b.n	2570 <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    21b6:	4bb3      	ldr	r3, [pc, #716]	; (2484 <adc_init+0x30c>)
    21b8:	6c19      	ldr	r1, [r3, #64]	; 0x40
    21ba:	2204      	movs	r2, #4
    21bc:	430a      	orrs	r2, r1
    21be:	641a      	str	r2, [r3, #64]	; 0x40
    21c0:	e1d6      	b.n	2570 <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    21c2:	7d23      	ldrb	r3, [r4, #20]
    21c4:	2b00      	cmp	r3, #0
    21c6:	d102      	bne.n	21ce <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
    21c8:	2301      	movs	r3, #1
    21ca:	7773      	strb	r3, [r6, #29]
    21cc:	e001      	b.n	21d2 <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
    21ce:	2300      	movs	r3, #0
    21d0:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    21d2:	6832      	ldr	r2, [r6, #0]
    21d4:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    21d6:	7823      	ldrb	r3, [r4, #0]
    21d8:	4668      	mov	r0, sp
    21da:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    21dc:	201e      	movs	r0, #30
    21de:	a902      	add	r1, sp, #8
    21e0:	4ba9      	ldr	r3, [pc, #676]	; (2488 <adc_init+0x310>)
    21e2:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    21e4:	201e      	movs	r0, #30
    21e6:	4ba9      	ldr	r3, [pc, #676]	; (248c <adc_init+0x314>)
    21e8:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    21ea:	232c      	movs	r3, #44	; 0x2c
    21ec:	5ce3      	ldrb	r3, [r4, r3]
    21ee:	2b00      	cmp	r3, #0
    21f0:	d042      	beq.n	2278 <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
    21f2:	222b      	movs	r2, #43	; 0x2b
    21f4:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    21f6:	7b21      	ldrb	r1, [r4, #12]
    21f8:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    21fa:	194a      	adds	r2, r1, r5
    21fc:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    21fe:	18d3      	adds	r3, r2, r3
    2200:	b2db      	uxtb	r3, r3
    2202:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    2204:	429a      	cmp	r2, r3
    2206:	d221      	bcs.n	224c <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    2208:	4aa1      	ldr	r2, [pc, #644]	; (2490 <adc_init+0x318>)
    220a:	4693      	mov	fp, r2
    220c:	4ba1      	ldr	r3, [pc, #644]	; (2494 <adc_init+0x31c>)
    220e:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    2210:	270f      	movs	r7, #15
    2212:	402f      	ands	r7, r5
    2214:	7b23      	ldrb	r3, [r4, #12]
    2216:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    2218:	a804      	add	r0, sp, #16
    221a:	4659      	mov	r1, fp
    221c:	2250      	movs	r2, #80	; 0x50
    221e:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    2220:	2f13      	cmp	r7, #19
    2222:	d80c      	bhi.n	223e <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    2224:	00bf      	lsls	r7, r7, #2
    2226:	ab04      	add	r3, sp, #16
    2228:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    222a:	a903      	add	r1, sp, #12
    222c:	2300      	movs	r3, #0
    222e:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2230:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    2232:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    2234:	2301      	movs	r3, #1
    2236:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    2238:	b2c0      	uxtb	r0, r0
    223a:	4a97      	ldr	r2, [pc, #604]	; (2498 <adc_init+0x320>)
    223c:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
    223e:	3501      	adds	r5, #1
    2240:	b2ed      	uxtb	r5, r5
    2242:	4640      	mov	r0, r8
    2244:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    2246:	b2db      	uxtb	r3, r3
    2248:	454b      	cmp	r3, r9
    224a:	d3e1      	bcc.n	2210 <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    224c:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    224e:	a804      	add	r0, sp, #16
    2250:	498f      	ldr	r1, [pc, #572]	; (2490 <adc_init+0x318>)
    2252:	2250      	movs	r2, #80	; 0x50
    2254:	4b8f      	ldr	r3, [pc, #572]	; (2494 <adc_init+0x31c>)
    2256:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    2258:	2d13      	cmp	r5, #19
    225a:	d837      	bhi.n	22cc <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    225c:	00ad      	lsls	r5, r5, #2
    225e:	ab04      	add	r3, sp, #16
    2260:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2262:	a903      	add	r1, sp, #12
    2264:	2300      	movs	r3, #0
    2266:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2268:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    226a:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    226c:	2301      	movs	r3, #1
    226e:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    2270:	b2c0      	uxtb	r0, r0
    2272:	4b89      	ldr	r3, [pc, #548]	; (2498 <adc_init+0x320>)
    2274:	4798      	blx	r3
    2276:	e029      	b.n	22cc <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
    2278:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    227a:	a804      	add	r0, sp, #16
    227c:	4984      	ldr	r1, [pc, #528]	; (2490 <adc_init+0x318>)
    227e:	2250      	movs	r2, #80	; 0x50
    2280:	4b84      	ldr	r3, [pc, #528]	; (2494 <adc_init+0x31c>)
    2282:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    2284:	2d13      	cmp	r5, #19
    2286:	d80c      	bhi.n	22a2 <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    2288:	00ad      	lsls	r5, r5, #2
    228a:	ab04      	add	r3, sp, #16
    228c:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    228e:	a903      	add	r1, sp, #12
    2290:	2300      	movs	r3, #0
    2292:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2294:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    2296:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    2298:	2301      	movs	r3, #1
    229a:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    229c:	b2c0      	uxtb	r0, r0
    229e:	4b7e      	ldr	r3, [pc, #504]	; (2498 <adc_init+0x320>)
    22a0:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
    22a2:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    22a4:	a804      	add	r0, sp, #16
    22a6:	497a      	ldr	r1, [pc, #488]	; (2490 <adc_init+0x318>)
    22a8:	2250      	movs	r2, #80	; 0x50
    22aa:	4b7a      	ldr	r3, [pc, #488]	; (2494 <adc_init+0x31c>)
    22ac:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    22ae:	2d13      	cmp	r5, #19
    22b0:	d80c      	bhi.n	22cc <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    22b2:	00ad      	lsls	r5, r5, #2
    22b4:	ab04      	add	r3, sp, #16
    22b6:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    22b8:	a903      	add	r1, sp, #12
    22ba:	2300      	movs	r3, #0
    22bc:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    22be:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    22c0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    22c2:	2301      	movs	r3, #1
    22c4:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    22c6:	b2c0      	uxtb	r0, r0
    22c8:	4b73      	ldr	r3, [pc, #460]	; (2498 <adc_init+0x320>)
    22ca:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    22cc:	7d63      	ldrb	r3, [r4, #21]
    22ce:	009b      	lsls	r3, r3, #2
    22d0:	b2db      	uxtb	r3, r3
    22d2:	9901      	ldr	r1, [sp, #4]
    22d4:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    22d6:	7da3      	ldrb	r3, [r4, #22]
    22d8:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    22da:	7862      	ldrb	r2, [r4, #1]
    22dc:	4313      	orrs	r3, r2
    22de:	b2db      	uxtb	r3, r3
    22e0:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    22e2:	7923      	ldrb	r3, [r4, #4]
    22e4:	2b34      	cmp	r3, #52	; 0x34
    22e6:	d900      	bls.n	22ea <adc_init+0x172>
    22e8:	e140      	b.n	256c <adc_init+0x3f4>
    22ea:	009b      	lsls	r3, r3, #2
    22ec:	4a6b      	ldr	r2, [pc, #428]	; (249c <adc_init+0x324>)
    22ee:	58d3      	ldr	r3, [r2, r3]
    22f0:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    22f2:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    22f4:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    22f6:	2301      	movs	r3, #1
    22f8:	e01a      	b.n	2330 <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    22fa:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
    22fc:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    22fe:	2510      	movs	r5, #16
    2300:	e016      	b.n	2330 <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    2302:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2304:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    2306:	2301      	movs	r3, #1
    2308:	e012      	b.n	2330 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    230a:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    230c:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    230e:	2300      	movs	r3, #0
    2310:	e00e      	b.n	2330 <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    2312:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    2314:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    2316:	2300      	movs	r3, #0
    2318:	e00a      	b.n	2330 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    231a:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    231c:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    231e:	2300      	movs	r3, #0
    2320:	e006      	b.n	2330 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    2322:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    2324:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    2326:	2300      	movs	r3, #0
    2328:	e002      	b.n	2330 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    232a:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    232c:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    232e:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    2330:	011b      	lsls	r3, r3, #4
    2332:	2170      	movs	r1, #112	; 0x70
    2334:	400b      	ands	r3, r1
    2336:	4313      	orrs	r3, r2
    2338:	9a01      	ldr	r2, [sp, #4]
    233a:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    233c:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
    233e:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    2340:	2b3f      	cmp	r3, #63	; 0x3f
    2342:	d900      	bls.n	2346 <adc_init+0x1ce>
    2344:	e124      	b.n	2590 <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    2346:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2348:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    234a:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    234c:	b25b      	sxtb	r3, r3
    234e:	2b00      	cmp	r3, #0
    2350:	dbfb      	blt.n	234a <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    2352:	7ce2      	ldrb	r2, [r4, #19]
    2354:	8863      	ldrh	r3, [r4, #2]
    2356:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    2358:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    235a:	5ca2      	ldrb	r2, [r4, r2]
    235c:	00d2      	lsls	r2, r2, #3
    235e:	4313      	orrs	r3, r2
    2360:	7d22      	ldrb	r2, [r4, #20]
    2362:	0092      	lsls	r2, r2, #2
    2364:	4313      	orrs	r3, r2
    2366:	7ca2      	ldrb	r2, [r4, #18]
    2368:	0052      	lsls	r2, r2, #1
    236a:	4313      	orrs	r3, r2
    236c:	432b      	orrs	r3, r5
    236e:	9801      	ldr	r0, [sp, #4]
    2370:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    2372:	7e23      	ldrb	r3, [r4, #24]
    2374:	2b00      	cmp	r3, #0
    2376:	d101      	bne.n	237c <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2378:	6831      	ldr	r1, [r6, #0]
    237a:	e097      	b.n	24ac <adc_init+0x334>
		switch (resolution) {
    237c:	2d10      	cmp	r5, #16
    237e:	d05f      	beq.n	2440 <adc_init+0x2c8>
    2380:	d802      	bhi.n	2388 <adc_init+0x210>
    2382:	2d00      	cmp	r5, #0
    2384:	d03c      	beq.n	2400 <adc_init+0x288>
    2386:	e7f7      	b.n	2378 <adc_init+0x200>
    2388:	2d20      	cmp	r5, #32
    238a:	d019      	beq.n	23c0 <adc_init+0x248>
    238c:	2d30      	cmp	r5, #48	; 0x30
    238e:	d1f3      	bne.n	2378 <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    2390:	7ce2      	ldrb	r2, [r4, #19]
    2392:	2a00      	cmp	r2, #0
    2394:	d00a      	beq.n	23ac <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
    2396:	69e2      	ldr	r2, [r4, #28]
    2398:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    239a:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    239c:	2aff      	cmp	r2, #255	; 0xff
    239e:	d900      	bls.n	23a2 <adc_init+0x22a>
    23a0:	e0f6      	b.n	2590 <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    23a2:	6a22      	ldr	r2, [r4, #32]
    23a4:	3280      	adds	r2, #128	; 0x80
    23a6:	2aff      	cmp	r2, #255	; 0xff
    23a8:	d900      	bls.n	23ac <adc_init+0x234>
    23aa:	e0f1      	b.n	2590 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    23ac:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    23ae:	69e1      	ldr	r1, [r4, #28]
    23b0:	29ff      	cmp	r1, #255	; 0xff
    23b2:	dd00      	ble.n	23b6 <adc_init+0x23e>
    23b4:	e0ec      	b.n	2590 <adc_init+0x418>
    23b6:	6a22      	ldr	r2, [r4, #32]
    23b8:	2aff      	cmp	r2, #255	; 0xff
    23ba:	dd00      	ble.n	23be <adc_init+0x246>
    23bc:	e0e8      	b.n	2590 <adc_init+0x418>
    23be:	e7db      	b.n	2378 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    23c0:	7ce2      	ldrb	r2, [r4, #19]
    23c2:	2a00      	cmp	r2, #0
    23c4:	d011      	beq.n	23ea <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
    23c6:	69e0      	ldr	r0, [r4, #28]
    23c8:	2280      	movs	r2, #128	; 0x80
    23ca:	0092      	lsls	r2, r2, #2
    23cc:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    23ce:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    23d0:	4a33      	ldr	r2, [pc, #204]	; (24a0 <adc_init+0x328>)
    23d2:	4291      	cmp	r1, r2
    23d4:	d900      	bls.n	23d8 <adc_init+0x260>
    23d6:	e0db      	b.n	2590 <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    23d8:	6a20      	ldr	r0, [r4, #32]
    23da:	2280      	movs	r2, #128	; 0x80
    23dc:	0092      	lsls	r2, r2, #2
    23de:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    23e0:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    23e2:	4a2f      	ldr	r2, [pc, #188]	; (24a0 <adc_init+0x328>)
    23e4:	4291      	cmp	r1, r2
    23e6:	d900      	bls.n	23ea <adc_init+0x272>
    23e8:	e0d2      	b.n	2590 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    23ea:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    23ec:	4a2c      	ldr	r2, [pc, #176]	; (24a0 <adc_init+0x328>)
    23ee:	69e1      	ldr	r1, [r4, #28]
    23f0:	4291      	cmp	r1, r2
    23f2:	dd00      	ble.n	23f6 <adc_init+0x27e>
    23f4:	e0cc      	b.n	2590 <adc_init+0x418>
    23f6:	6a21      	ldr	r1, [r4, #32]
    23f8:	4291      	cmp	r1, r2
    23fa:	dd00      	ble.n	23fe <adc_init+0x286>
    23fc:	e0c8      	b.n	2590 <adc_init+0x418>
    23fe:	e7bb      	b.n	2378 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    2400:	7ce2      	ldrb	r2, [r4, #19]
    2402:	2a00      	cmp	r2, #0
    2404:	d011      	beq.n	242a <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
    2406:	69e2      	ldr	r2, [r4, #28]
    2408:	2080      	movs	r0, #128	; 0x80
    240a:	0100      	lsls	r0, r0, #4
    240c:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    240e:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    2410:	4a24      	ldr	r2, [pc, #144]	; (24a4 <adc_init+0x32c>)
    2412:	4291      	cmp	r1, r2
    2414:	d900      	bls.n	2418 <adc_init+0x2a0>
    2416:	e0bb      	b.n	2590 <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    2418:	6a22      	ldr	r2, [r4, #32]
    241a:	2080      	movs	r0, #128	; 0x80
    241c:	0100      	lsls	r0, r0, #4
    241e:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2420:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    2422:	4a20      	ldr	r2, [pc, #128]	; (24a4 <adc_init+0x32c>)
    2424:	4291      	cmp	r1, r2
    2426:	d900      	bls.n	242a <adc_init+0x2b2>
    2428:	e0b2      	b.n	2590 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    242a:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    242c:	4a1d      	ldr	r2, [pc, #116]	; (24a4 <adc_init+0x32c>)
    242e:	69e1      	ldr	r1, [r4, #28]
    2430:	4291      	cmp	r1, r2
    2432:	dd00      	ble.n	2436 <adc_init+0x2be>
    2434:	e0ac      	b.n	2590 <adc_init+0x418>
    2436:	6a21      	ldr	r1, [r4, #32]
    2438:	4291      	cmp	r1, r2
    243a:	dd00      	ble.n	243e <adc_init+0x2c6>
    243c:	e0a8      	b.n	2590 <adc_init+0x418>
    243e:	e79b      	b.n	2378 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    2440:	7ce2      	ldrb	r2, [r4, #19]
    2442:	2a00      	cmp	r2, #0
    2444:	d011      	beq.n	246a <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
    2446:	69e2      	ldr	r2, [r4, #28]
    2448:	2080      	movs	r0, #128	; 0x80
    244a:	0200      	lsls	r0, r0, #8
    244c:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    244e:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    2450:	4a15      	ldr	r2, [pc, #84]	; (24a8 <adc_init+0x330>)
    2452:	4291      	cmp	r1, r2
    2454:	d900      	bls.n	2458 <adc_init+0x2e0>
    2456:	e09b      	b.n	2590 <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    2458:	6a22      	ldr	r2, [r4, #32]
    245a:	2080      	movs	r0, #128	; 0x80
    245c:	0200      	lsls	r0, r0, #8
    245e:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2460:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    2462:	4a11      	ldr	r2, [pc, #68]	; (24a8 <adc_init+0x330>)
    2464:	4291      	cmp	r1, r2
    2466:	d900      	bls.n	246a <adc_init+0x2f2>
    2468:	e092      	b.n	2590 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    246a:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    246c:	4a0e      	ldr	r2, [pc, #56]	; (24a8 <adc_init+0x330>)
    246e:	69e1      	ldr	r1, [r4, #28]
    2470:	4291      	cmp	r1, r2
    2472:	dd00      	ble.n	2476 <adc_init+0x2fe>
    2474:	e08c      	b.n	2590 <adc_init+0x418>
    2476:	6a21      	ldr	r1, [r4, #32]
    2478:	4291      	cmp	r1, r2
    247a:	dd00      	ble.n	247e <adc_init+0x306>
    247c:	e088      	b.n	2590 <adc_init+0x418>
    247e:	e77b      	b.n	2378 <adc_init+0x200>
    2480:	40000400 	.word	0x40000400
    2484:	40000800 	.word	0x40000800
    2488:	00003db5 	.word	0x00003db5
    248c:	00003d29 	.word	0x00003d29
    2490:	0000c538 	.word	0x0000c538
    2494:	00004615 	.word	0x00004615
    2498:	00003e91 	.word	0x00003e91
    249c:	0000c464 	.word	0x0000c464
    24a0:	000003ff 	.word	0x000003ff
    24a4:	00000fff 	.word	0x00000fff
    24a8:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    24ac:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    24ae:	b252      	sxtb	r2, r2
    24b0:	2a00      	cmp	r2, #0
    24b2:	dbfb      	blt.n	24ac <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    24b4:	9a01      	ldr	r2, [sp, #4]
    24b6:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    24b8:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    24ba:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    24bc:	b25b      	sxtb	r3, r3
    24be:	2b00      	cmp	r3, #0
    24c0:	dbfb      	blt.n	24ba <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    24c2:	8ba3      	ldrh	r3, [r4, #28]
    24c4:	9801      	ldr	r0, [sp, #4]
    24c6:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    24c8:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    24ca:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    24cc:	b25b      	sxtb	r3, r3
    24ce:	2b00      	cmp	r3, #0
    24d0:	dbfb      	blt.n	24ca <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    24d2:	8c23      	ldrh	r3, [r4, #32]
    24d4:	9901      	ldr	r1, [sp, #4]
    24d6:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    24d8:	232c      	movs	r3, #44	; 0x2c
    24da:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
    24dc:	2b00      	cmp	r3, #0
    24de:	d004      	beq.n	24ea <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    24e0:	3b01      	subs	r3, #1
    24e2:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    24e4:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    24e6:	2b0f      	cmp	r3, #15
    24e8:	d852      	bhi.n	2590 <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    24ea:	222b      	movs	r2, #43	; 0x2b
    24ec:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    24ee:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    24f0:	2a0f      	cmp	r2, #15
    24f2:	d84d      	bhi.n	2590 <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    24f4:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    24f6:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    24f8:	b240      	sxtb	r0, r0
    24fa:	2800      	cmp	r0, #0
    24fc:	dbfb      	blt.n	24f6 <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    24fe:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    2500:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
    2502:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    2504:	68a0      	ldr	r0, [r4, #8]
    2506:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    2508:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    250a:	430a      	orrs	r2, r1
    250c:	041b      	lsls	r3, r3, #16
			config->negative_input |
    250e:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    2510:	9901      	ldr	r1, [sp, #4]
    2512:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    2514:	232a      	movs	r3, #42	; 0x2a
    2516:	5ce3      	ldrb	r3, [r4, r3]
    2518:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    251a:	230f      	movs	r3, #15
    251c:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    251e:	2324      	movs	r3, #36	; 0x24
    2520:	5ce3      	ldrb	r3, [r4, r3]
    2522:	2b00      	cmp	r3, #0
    2524:	d010      	beq.n	2548 <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    2526:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    2528:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    252a:	4a1d      	ldr	r2, [pc, #116]	; (25a0 <adc_init+0x428>)
    252c:	4293      	cmp	r3, r2
    252e:	d82f      	bhi.n	2590 <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    2530:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    2532:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    2534:	2080      	movs	r0, #128	; 0x80
    2536:	0100      	lsls	r0, r0, #4
    2538:	1819      	adds	r1, r3, r0
    253a:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    253c:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    253e:	4a18      	ldr	r2, [pc, #96]	; (25a0 <adc_init+0x428>)
    2540:	4291      	cmp	r1, r2
    2542:	d825      	bhi.n	2590 <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    2544:	9901      	ldr	r1, [sp, #4]
    2546:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    2548:	4b16      	ldr	r3, [pc, #88]	; (25a4 <adc_init+0x42c>)
    254a:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    254c:	0152      	lsls	r2, r2, #5
    254e:	23e0      	movs	r3, #224	; 0xe0
    2550:	00db      	lsls	r3, r3, #3
    2552:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    2554:	4b14      	ldr	r3, [pc, #80]	; (25a8 <adc_init+0x430>)
    2556:	6858      	ldr	r0, [r3, #4]
    2558:	0141      	lsls	r1, r0, #5
    255a:	681b      	ldr	r3, [r3, #0]
    255c:	0edb      	lsrs	r3, r3, #27
    255e:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    2560:	b2db      	uxtb	r3, r3
    2562:	4313      	orrs	r3, r2
    2564:	9901      	ldr	r1, [sp, #4]
    2566:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    2568:	2000      	movs	r0, #0
    256a:	e011      	b.n	2590 <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    256c:	2017      	movs	r0, #23
    256e:	e00f      	b.n	2590 <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    2570:	2300      	movs	r3, #0
    2572:	60b3      	str	r3, [r6, #8]
    2574:	60f3      	str	r3, [r6, #12]
    2576:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
    2578:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
    257a:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
    257c:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
    257e:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
    2580:	4b0a      	ldr	r3, [pc, #40]	; (25ac <adc_init+0x434>)
    2582:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    2584:	232a      	movs	r3, #42	; 0x2a
    2586:	5ce3      	ldrb	r3, [r4, r3]
    2588:	2b00      	cmp	r3, #0
    258a:	d100      	bne.n	258e <adc_init+0x416>
    258c:	e619      	b.n	21c2 <adc_init+0x4a>
    258e:	e61e      	b.n	21ce <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    2590:	b019      	add	sp, #100	; 0x64
    2592:	bc3c      	pop	{r2, r3, r4, r5}
    2594:	4690      	mov	r8, r2
    2596:	4699      	mov	r9, r3
    2598:	46a2      	mov	sl, r4
    259a:	46ab      	mov	fp, r5
    259c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    259e:	46c0      	nop			; (mov r8, r8)
    25a0:	00000fff 	.word	0x00000fff
    25a4:	00806024 	.word	0x00806024
    25a8:	00806020 	.word	0x00806020
    25ac:	20002984 	.word	0x20002984

000025b0 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    25b0:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    25b2:	4b2d      	ldr	r3, [pc, #180]	; (2668 <ADC_Handler+0xb8>)
    25b4:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    25b6:	6823      	ldr	r3, [r4, #0]
    25b8:	7e1d      	ldrb	r5, [r3, #24]
    25ba:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    25bc:	07e9      	lsls	r1, r5, #31
    25be:	d535      	bpl.n	262c <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    25c0:	7ee2      	ldrb	r2, [r4, #27]
    25c2:	07d1      	lsls	r1, r2, #31
    25c4:	d532      	bpl.n	262c <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    25c6:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    25c8:	07d1      	lsls	r1, r2, #31
    25ca:	d52f      	bpl.n	262c <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    25cc:	2201      	movs	r2, #1
    25ce:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    25d0:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    25d2:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    25d4:	b25b      	sxtb	r3, r3
    25d6:	2b00      	cmp	r3, #0
    25d8:	dbfb      	blt.n	25d2 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    25da:	6963      	ldr	r3, [r4, #20]
    25dc:	1c99      	adds	r1, r3, #2
    25de:	6161      	str	r1, [r4, #20]
    25e0:	8b52      	ldrh	r2, [r2, #26]
    25e2:	b292      	uxth	r2, r2
    25e4:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    25e6:	8b23      	ldrh	r3, [r4, #24]
    25e8:	3b01      	subs	r3, #1
    25ea:	b29b      	uxth	r3, r3
    25ec:	8323      	strh	r3, [r4, #24]
    25ee:	2b00      	cmp	r3, #0
    25f0:	d011      	beq.n	2616 <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    25f2:	7f63      	ldrb	r3, [r4, #29]
    25f4:	2b00      	cmp	r3, #0
    25f6:	d019      	beq.n	262c <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    25f8:	6823      	ldr	r3, [r4, #0]
    25fa:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    25fc:	b252      	sxtb	r2, r2
    25fe:	2a00      	cmp	r2, #0
    2600:	dbfb      	blt.n	25fa <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    2602:	7b19      	ldrb	r1, [r3, #12]
    2604:	2202      	movs	r2, #2
    2606:	430a      	orrs	r2, r1
    2608:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    260a:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    260c:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    260e:	b25b      	sxtb	r3, r3
    2610:	2b00      	cmp	r3, #0
    2612:	dbfb      	blt.n	260c <ADC_Handler+0x5c>
    2614:	e00a      	b.n	262c <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    2616:	7f23      	ldrb	r3, [r4, #28]
    2618:	2b05      	cmp	r3, #5
    261a:	d107      	bne.n	262c <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    261c:	2300      	movs	r3, #0
    261e:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    2620:	2301      	movs	r3, #1
    2622:	6822      	ldr	r2, [r4, #0]
    2624:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    2626:	1c20      	adds	r0, r4, #0
    2628:	68a3      	ldr	r3, [r4, #8]
    262a:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    262c:	0769      	lsls	r1, r5, #29
    262e:	d50b      	bpl.n	2648 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    2630:	2304      	movs	r3, #4
    2632:	6822      	ldr	r2, [r4, #0]
    2634:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    2636:	7ee3      	ldrb	r3, [r4, #27]
    2638:	0799      	lsls	r1, r3, #30
    263a:	d505      	bpl.n	2648 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    263c:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    263e:	079a      	lsls	r2, r3, #30
    2640:	d502      	bpl.n	2648 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    2642:	1c20      	adds	r0, r4, #0
    2644:	68e3      	ldr	r3, [r4, #12]
    2646:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    2648:	07a9      	lsls	r1, r5, #30
    264a:	d50b      	bpl.n	2664 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    264c:	2302      	movs	r3, #2
    264e:	6822      	ldr	r2, [r4, #0]
    2650:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    2652:	7ee3      	ldrb	r3, [r4, #27]
    2654:	0759      	lsls	r1, r3, #29
    2656:	d505      	bpl.n	2664 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    2658:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    265a:	075a      	lsls	r2, r3, #29
    265c:	d502      	bpl.n	2664 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    265e:	6923      	ldr	r3, [r4, #16]
    2660:	1c20      	adds	r0, r4, #0
    2662:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    2664:	bd38      	pop	{r3, r4, r5, pc}
    2666:	46c0      	nop			; (mov r8, r8)
    2668:	20002984 	.word	0x20002984

0000266c <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    266c:	1c93      	adds	r3, r2, #2
    266e:	009b      	lsls	r3, r3, #2
    2670:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
    2672:	2301      	movs	r3, #1
    2674:	4093      	lsls	r3, r2
    2676:	1c1a      	adds	r2, r3, #0
    2678:	7e83      	ldrb	r3, [r0, #26]
    267a:	431a      	orrs	r2, r3
    267c:	7682      	strb	r2, [r0, #26]
}
    267e:	4770      	bx	lr

00002680 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
    2680:	b510      	push	{r4, lr}
    2682:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    2684:	8b04      	ldrh	r4, [r0, #24]
    2686:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
    2688:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    268a:	2c00      	cmp	r4, #0
    268c:	d11d      	bne.n	26ca <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
    268e:	7f18      	ldrb	r0, [r3, #28]
    2690:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    2692:	2805      	cmp	r0, #5
    2694:	d019      	beq.n	26ca <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
    2696:	2005      	movs	r0, #5
    2698:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
    269a:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
    269c:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
    269e:	2201      	movs	r2, #1
    26a0:	6819      	ldr	r1, [r3, #0]
    26a2:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    26a4:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    26a6:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    26a8:	2a00      	cmp	r2, #0
    26aa:	d00e      	beq.n	26ca <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    26ac:	681a      	ldr	r2, [r3, #0]
    26ae:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    26b0:	b249      	sxtb	r1, r1
    26b2:	2900      	cmp	r1, #0
    26b4:	dbfb      	blt.n	26ae <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    26b6:	7b10      	ldrb	r0, [r2, #12]
    26b8:	2102      	movs	r1, #2
    26ba:	4301      	orrs	r1, r0
    26bc:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    26be:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    26c0:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    26c2:	b25b      	sxtb	r3, r3
    26c4:	2b00      	cmp	r3, #0
    26c6:	dbfb      	blt.n	26c0 <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    26c8:	2000      	movs	r0, #0
}
    26ca:	bd10      	pop	{r4, pc}

000026cc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    26cc:	b500      	push	{lr}
    26ce:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    26d0:	ab01      	add	r3, sp, #4
    26d2:	2280      	movs	r2, #128	; 0x80
    26d4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    26d6:	780a      	ldrb	r2, [r1, #0]
    26d8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    26da:	784a      	ldrb	r2, [r1, #1]
    26dc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    26de:	788a      	ldrb	r2, [r1, #2]
    26e0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    26e2:	1c19      	adds	r1, r3, #0
    26e4:	4b01      	ldr	r3, [pc, #4]	; (26ec <port_pin_set_config+0x20>)
    26e6:	4798      	blx	r3
}
    26e8:	b003      	add	sp, #12
    26ea:	bd00      	pop	{pc}
    26ec:	00003e91 	.word	0x00003e91

000026f0 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    26f0:	b510      	push	{r4, lr}
    26f2:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    26f4:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    26f6:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    26f8:	4299      	cmp	r1, r3
    26fa:	d30c      	bcc.n	2716 <_sercom_get_sync_baud_val+0x26>
    26fc:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    26fe:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    2700:	1c60      	adds	r0, r4, #1
    2702:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    2704:	428b      	cmp	r3, r1
    2706:	d801      	bhi.n	270c <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    2708:	1c04      	adds	r4, r0, #0
    270a:	e7f8      	b.n	26fe <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    270c:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    270e:	2cff      	cmp	r4, #255	; 0xff
    2710:	d801      	bhi.n	2716 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    2712:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    2714:	2000      	movs	r0, #0
	}
}
    2716:	bd10      	pop	{r4, pc}

00002718 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    2718:	b5f0      	push	{r4, r5, r6, r7, lr}
    271a:	465f      	mov	r7, fp
    271c:	4656      	mov	r6, sl
    271e:	464d      	mov	r5, r9
    2720:	4644      	mov	r4, r8
    2722:	b4f0      	push	{r4, r5, r6, r7}
    2724:	b087      	sub	sp, #28
    2726:	1c06      	adds	r6, r0, #0
    2728:	1c0d      	adds	r5, r1, #0
    272a:	9204      	str	r2, [sp, #16]
    272c:	aa10      	add	r2, sp, #64	; 0x40
    272e:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2730:	1c32      	adds	r2, r6, #0
    2732:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2734:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2736:	428a      	cmp	r2, r1
    2738:	d900      	bls.n	273c <_sercom_get_async_baud_val+0x24>
    273a:	e0b3      	b.n	28a4 <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    273c:	2b00      	cmp	r3, #0
    273e:	d14b      	bne.n	27d8 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    2740:	2100      	movs	r1, #0
    2742:	1c32      	adds	r2, r6, #0
    2744:	4c5e      	ldr	r4, [pc, #376]	; (28c0 <_sercom_get_async_baud_val+0x1a8>)
    2746:	47a0      	blx	r4
    2748:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    274a:	1c2e      	adds	r6, r5, #0
    274c:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    274e:	2000      	movs	r0, #0
    2750:	2100      	movs	r1, #0
    2752:	2200      	movs	r2, #0
    2754:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    2756:	243f      	movs	r4, #63	; 0x3f
    2758:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    275a:	2501      	movs	r5, #1
    275c:	46a8      	mov	r8, r5
    275e:	9002      	str	r0, [sp, #8]
    2760:	9103      	str	r1, [sp, #12]
    2762:	4661      	mov	r1, ip
    2764:	3920      	subs	r1, #32
    2766:	d403      	bmi.n	2770 <_sercom_get_async_baud_val+0x58>
    2768:	4640      	mov	r0, r8
    276a:	4088      	lsls	r0, r1
    276c:	4681      	mov	r9, r0
    276e:	e005      	b.n	277c <_sercom_get_async_baud_val+0x64>
    2770:	2120      	movs	r1, #32
    2772:	4665      	mov	r5, ip
    2774:	1b4c      	subs	r4, r1, r5
    2776:	4640      	mov	r0, r8
    2778:	40e0      	lsrs	r0, r4
    277a:	4681      	mov	r9, r0
    277c:	4641      	mov	r1, r8
    277e:	4664      	mov	r4, ip
    2780:	40a1      	lsls	r1, r4
    2782:	468a      	mov	sl, r1

		r = r << 1;
    2784:	1c10      	adds	r0, r2, #0
    2786:	1c19      	adds	r1, r3, #0
    2788:	1880      	adds	r0, r0, r2
    278a:	4159      	adcs	r1, r3
    278c:	1c02      	adds	r2, r0, #0
    278e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    2790:	465d      	mov	r5, fp
    2792:	464c      	mov	r4, r9
    2794:	4225      	tst	r5, r4
    2796:	d002      	beq.n	279e <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    2798:	4642      	mov	r2, r8
    279a:	4302      	orrs	r2, r0
    279c:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    279e:	429f      	cmp	r7, r3
    27a0:	d80c      	bhi.n	27bc <_sercom_get_async_baud_val+0xa4>
    27a2:	d101      	bne.n	27a8 <_sercom_get_async_baud_val+0x90>
    27a4:	4296      	cmp	r6, r2
    27a6:	d809      	bhi.n	27bc <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    27a8:	1b92      	subs	r2, r2, r6
    27aa:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    27ac:	4650      	mov	r0, sl
    27ae:	9d02      	ldr	r5, [sp, #8]
    27b0:	4328      	orrs	r0, r5
    27b2:	4649      	mov	r1, r9
    27b4:	9c03      	ldr	r4, [sp, #12]
    27b6:	4321      	orrs	r1, r4
    27b8:	9002      	str	r0, [sp, #8]
    27ba:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    27bc:	4665      	mov	r5, ip
    27be:	3d01      	subs	r5, #1
    27c0:	46ac      	mov	ip, r5
    27c2:	d2ce      	bcs.n	2762 <_sercom_get_async_baud_val+0x4a>
    27c4:	9802      	ldr	r0, [sp, #8]
    27c6:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    27c8:	4b3c      	ldr	r3, [pc, #240]	; (28bc <_sercom_get_async_baud_val+0x1a4>)
    27ca:	4a3b      	ldr	r2, [pc, #236]	; (28b8 <_sercom_get_async_baud_val+0x1a0>)
    27cc:	1a12      	subs	r2, r2, r0
    27ce:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    27d0:	0c12      	lsrs	r2, r2, #16
    27d2:	041b      	lsls	r3, r3, #16
    27d4:	431a      	orrs	r2, r3
    27d6:	e062      	b.n	289e <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    27d8:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    27da:	2b01      	cmp	r3, #1
    27dc:	d15f      	bne.n	289e <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    27de:	0f4f      	lsrs	r7, r1, #29
    27e0:	46b9      	mov	r9, r7
    27e2:	00cd      	lsls	r5, r1, #3
    27e4:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    27e6:	2100      	movs	r1, #0
    27e8:	1c32      	adds	r2, r6, #0
    27ea:	2300      	movs	r3, #0
    27ec:	4c34      	ldr	r4, [pc, #208]	; (28c0 <_sercom_get_async_baud_val+0x1a8>)
    27ee:	47a0      	blx	r4
    27f0:	1c06      	adds	r6, r0, #0
    27f2:	1c0f      	adds	r7, r1, #0
    27f4:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    27f6:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    27f8:	9602      	str	r6, [sp, #8]
    27fa:	9703      	str	r7, [sp, #12]
    27fc:	469a      	mov	sl, r3
    27fe:	4650      	mov	r0, sl
    2800:	b2c0      	uxtb	r0, r0
    2802:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    2804:	2100      	movs	r1, #0
    2806:	4688      	mov	r8, r1
    2808:	2200      	movs	r2, #0
    280a:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    280c:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    280e:	1c27      	adds	r7, r4, #0
    2810:	3f20      	subs	r7, #32
    2812:	d403      	bmi.n	281c <_sercom_get_async_baud_val+0x104>
    2814:	1c2e      	adds	r6, r5, #0
    2816:	40be      	lsls	r6, r7
    2818:	9601      	str	r6, [sp, #4]
    281a:	e004      	b.n	2826 <_sercom_get_async_baud_val+0x10e>
    281c:	2020      	movs	r0, #32
    281e:	1b07      	subs	r7, r0, r4
    2820:	1c29      	adds	r1, r5, #0
    2822:	40f9      	lsrs	r1, r7
    2824:	9101      	str	r1, [sp, #4]
    2826:	1c2e      	adds	r6, r5, #0
    2828:	40a6      	lsls	r6, r4
    282a:	9600      	str	r6, [sp, #0]

		r = r << 1;
    282c:	1c10      	adds	r0, r2, #0
    282e:	1c19      	adds	r1, r3, #0
    2830:	1880      	adds	r0, r0, r2
    2832:	4159      	adcs	r1, r3
    2834:	1c02      	adds	r2, r0, #0
    2836:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    2838:	465f      	mov	r7, fp
    283a:	4037      	ands	r7, r6
    283c:	46bc      	mov	ip, r7
    283e:	9e01      	ldr	r6, [sp, #4]
    2840:	464f      	mov	r7, r9
    2842:	403e      	ands	r6, r7
    2844:	4667      	mov	r7, ip
    2846:	433e      	orrs	r6, r7
    2848:	d002      	beq.n	2850 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    284a:	1c2a      	adds	r2, r5, #0
    284c:	4302      	orrs	r2, r0
    284e:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    2850:	9803      	ldr	r0, [sp, #12]
    2852:	4298      	cmp	r0, r3
    2854:	d80b      	bhi.n	286e <_sercom_get_async_baud_val+0x156>
    2856:	d102      	bne.n	285e <_sercom_get_async_baud_val+0x146>
    2858:	9902      	ldr	r1, [sp, #8]
    285a:	4291      	cmp	r1, r2
    285c:	d807      	bhi.n	286e <_sercom_get_async_baud_val+0x156>
			r = r - d;
    285e:	9e02      	ldr	r6, [sp, #8]
    2860:	9f03      	ldr	r7, [sp, #12]
    2862:	1b92      	subs	r2, r2, r6
    2864:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    2866:	4647      	mov	r7, r8
    2868:	9800      	ldr	r0, [sp, #0]
    286a:	4307      	orrs	r7, r0
    286c:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    286e:	3c01      	subs	r4, #1
    2870:	d2cd      	bcs.n	280e <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    2872:	4641      	mov	r1, r8
    2874:	4652      	mov	r2, sl
    2876:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    2878:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    287a:	4c12      	ldr	r4, [pc, #72]	; (28c4 <_sercom_get_async_baud_val+0x1ac>)
    287c:	42a3      	cmp	r3, r4
    287e:	d908      	bls.n	2892 <_sercom_get_async_baud_val+0x17a>
    2880:	9a05      	ldr	r2, [sp, #20]
    2882:	3201      	adds	r2, #1
    2884:	b2d2      	uxtb	r2, r2
    2886:	9205      	str	r2, [sp, #20]
    2888:	2601      	movs	r6, #1
    288a:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    288c:	4657      	mov	r7, sl
    288e:	2f08      	cmp	r7, #8
    2890:	d1b5      	bne.n	27fe <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2892:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    2894:	9805      	ldr	r0, [sp, #20]
    2896:	2808      	cmp	r0, #8
    2898:	d004      	beq.n	28a4 <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    289a:	0342      	lsls	r2, r0, #13
    289c:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    289e:	9c04      	ldr	r4, [sp, #16]
    28a0:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    28a2:	2400      	movs	r4, #0
}
    28a4:	1c20      	adds	r0, r4, #0
    28a6:	b007      	add	sp, #28
    28a8:	bc3c      	pop	{r2, r3, r4, r5}
    28aa:	4690      	mov	r8, r2
    28ac:	4699      	mov	r9, r3
    28ae:	46a2      	mov	sl, r4
    28b0:	46ab      	mov	fp, r5
    28b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28b4:	46c0      	nop			; (mov r8, r8)
    28b6:	46c0      	nop			; (mov r8, r8)
    28b8:	00000000 	.word	0x00000000
    28bc:	00000001 	.word	0x00000001
    28c0:	000086c1 	.word	0x000086c1
    28c4:	00001fff 	.word	0x00001fff

000028c8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    28c8:	b510      	push	{r4, lr}
    28ca:	b082      	sub	sp, #8
    28cc:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    28ce:	4b0f      	ldr	r3, [pc, #60]	; (290c <sercom_set_gclk_generator+0x44>)
    28d0:	781b      	ldrb	r3, [r3, #0]
    28d2:	2b00      	cmp	r3, #0
    28d4:	d001      	beq.n	28da <sercom_set_gclk_generator+0x12>
    28d6:	2900      	cmp	r1, #0
    28d8:	d00d      	beq.n	28f6 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    28da:	a901      	add	r1, sp, #4
    28dc:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    28de:	2013      	movs	r0, #19
    28e0:	4b0b      	ldr	r3, [pc, #44]	; (2910 <sercom_set_gclk_generator+0x48>)
    28e2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    28e4:	2013      	movs	r0, #19
    28e6:	4b0b      	ldr	r3, [pc, #44]	; (2914 <sercom_set_gclk_generator+0x4c>)
    28e8:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    28ea:	4b08      	ldr	r3, [pc, #32]	; (290c <sercom_set_gclk_generator+0x44>)
    28ec:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    28ee:	2201      	movs	r2, #1
    28f0:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    28f2:	2000      	movs	r0, #0
    28f4:	e007      	b.n	2906 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    28f6:	4b05      	ldr	r3, [pc, #20]	; (290c <sercom_set_gclk_generator+0x44>)
    28f8:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    28fa:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    28fc:	1b14      	subs	r4, r2, r4
    28fe:	1e62      	subs	r2, r4, #1
    2900:	4194      	sbcs	r4, r2
    2902:	4264      	negs	r4, r4
    2904:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    2906:	b002      	add	sp, #8
    2908:	bd10      	pop	{r4, pc}
    290a:	46c0      	nop			; (mov r8, r8)
    290c:	200001e0 	.word	0x200001e0
    2910:	00003db5 	.word	0x00003db5
    2914:	00003d29 	.word	0x00003d29

00002918 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    2918:	4b2e      	ldr	r3, [pc, #184]	; (29d4 <_sercom_get_default_pad+0xbc>)
    291a:	4298      	cmp	r0, r3
    291c:	d01c      	beq.n	2958 <_sercom_get_default_pad+0x40>
    291e:	d803      	bhi.n	2928 <_sercom_get_default_pad+0x10>
    2920:	4b2d      	ldr	r3, [pc, #180]	; (29d8 <_sercom_get_default_pad+0xc0>)
    2922:	4298      	cmp	r0, r3
    2924:	d007      	beq.n	2936 <_sercom_get_default_pad+0x1e>
    2926:	e04a      	b.n	29be <_sercom_get_default_pad+0xa6>
    2928:	4b2c      	ldr	r3, [pc, #176]	; (29dc <_sercom_get_default_pad+0xc4>)
    292a:	4298      	cmp	r0, r3
    292c:	d025      	beq.n	297a <_sercom_get_default_pad+0x62>
    292e:	4b2c      	ldr	r3, [pc, #176]	; (29e0 <_sercom_get_default_pad+0xc8>)
    2930:	4298      	cmp	r0, r3
    2932:	d033      	beq.n	299c <_sercom_get_default_pad+0x84>
    2934:	e043      	b.n	29be <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2936:	2901      	cmp	r1, #1
    2938:	d043      	beq.n	29c2 <_sercom_get_default_pad+0xaa>
    293a:	2900      	cmp	r1, #0
    293c:	d004      	beq.n	2948 <_sercom_get_default_pad+0x30>
    293e:	2902      	cmp	r1, #2
    2940:	d006      	beq.n	2950 <_sercom_get_default_pad+0x38>
    2942:	2903      	cmp	r1, #3
    2944:	d006      	beq.n	2954 <_sercom_get_default_pad+0x3c>
    2946:	e001      	b.n	294c <_sercom_get_default_pad+0x34>
    2948:	4826      	ldr	r0, [pc, #152]	; (29e4 <_sercom_get_default_pad+0xcc>)
    294a:	e041      	b.n	29d0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    294c:	2000      	movs	r0, #0
    294e:	e03f      	b.n	29d0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2950:	4825      	ldr	r0, [pc, #148]	; (29e8 <_sercom_get_default_pad+0xd0>)
    2952:	e03d      	b.n	29d0 <_sercom_get_default_pad+0xb8>
    2954:	4825      	ldr	r0, [pc, #148]	; (29ec <_sercom_get_default_pad+0xd4>)
    2956:	e03b      	b.n	29d0 <_sercom_get_default_pad+0xb8>
    2958:	2901      	cmp	r1, #1
    295a:	d034      	beq.n	29c6 <_sercom_get_default_pad+0xae>
    295c:	2900      	cmp	r1, #0
    295e:	d004      	beq.n	296a <_sercom_get_default_pad+0x52>
    2960:	2902      	cmp	r1, #2
    2962:	d006      	beq.n	2972 <_sercom_get_default_pad+0x5a>
    2964:	2903      	cmp	r1, #3
    2966:	d006      	beq.n	2976 <_sercom_get_default_pad+0x5e>
    2968:	e001      	b.n	296e <_sercom_get_default_pad+0x56>
    296a:	2003      	movs	r0, #3
    296c:	e030      	b.n	29d0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    296e:	2000      	movs	r0, #0
    2970:	e02e      	b.n	29d0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2972:	481f      	ldr	r0, [pc, #124]	; (29f0 <_sercom_get_default_pad+0xd8>)
    2974:	e02c      	b.n	29d0 <_sercom_get_default_pad+0xb8>
    2976:	481f      	ldr	r0, [pc, #124]	; (29f4 <_sercom_get_default_pad+0xdc>)
    2978:	e02a      	b.n	29d0 <_sercom_get_default_pad+0xb8>
    297a:	2901      	cmp	r1, #1
    297c:	d025      	beq.n	29ca <_sercom_get_default_pad+0xb2>
    297e:	2900      	cmp	r1, #0
    2980:	d004      	beq.n	298c <_sercom_get_default_pad+0x74>
    2982:	2902      	cmp	r1, #2
    2984:	d006      	beq.n	2994 <_sercom_get_default_pad+0x7c>
    2986:	2903      	cmp	r1, #3
    2988:	d006      	beq.n	2998 <_sercom_get_default_pad+0x80>
    298a:	e001      	b.n	2990 <_sercom_get_default_pad+0x78>
    298c:	481a      	ldr	r0, [pc, #104]	; (29f8 <_sercom_get_default_pad+0xe0>)
    298e:	e01f      	b.n	29d0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    2990:	2000      	movs	r0, #0
    2992:	e01d      	b.n	29d0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2994:	4819      	ldr	r0, [pc, #100]	; (29fc <_sercom_get_default_pad+0xe4>)
    2996:	e01b      	b.n	29d0 <_sercom_get_default_pad+0xb8>
    2998:	4819      	ldr	r0, [pc, #100]	; (2a00 <_sercom_get_default_pad+0xe8>)
    299a:	e019      	b.n	29d0 <_sercom_get_default_pad+0xb8>
    299c:	2901      	cmp	r1, #1
    299e:	d016      	beq.n	29ce <_sercom_get_default_pad+0xb6>
    29a0:	2900      	cmp	r1, #0
    29a2:	d004      	beq.n	29ae <_sercom_get_default_pad+0x96>
    29a4:	2902      	cmp	r1, #2
    29a6:	d006      	beq.n	29b6 <_sercom_get_default_pad+0x9e>
    29a8:	2903      	cmp	r1, #3
    29aa:	d006      	beq.n	29ba <_sercom_get_default_pad+0xa2>
    29ac:	e001      	b.n	29b2 <_sercom_get_default_pad+0x9a>
    29ae:	4815      	ldr	r0, [pc, #84]	; (2a04 <_sercom_get_default_pad+0xec>)
    29b0:	e00e      	b.n	29d0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    29b2:	2000      	movs	r0, #0
    29b4:	e00c      	b.n	29d0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    29b6:	4814      	ldr	r0, [pc, #80]	; (2a08 <_sercom_get_default_pad+0xf0>)
    29b8:	e00a      	b.n	29d0 <_sercom_get_default_pad+0xb8>
    29ba:	4814      	ldr	r0, [pc, #80]	; (2a0c <_sercom_get_default_pad+0xf4>)
    29bc:	e008      	b.n	29d0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    29be:	2000      	movs	r0, #0
    29c0:	e006      	b.n	29d0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    29c2:	4813      	ldr	r0, [pc, #76]	; (2a10 <_sercom_get_default_pad+0xf8>)
    29c4:	e004      	b.n	29d0 <_sercom_get_default_pad+0xb8>
    29c6:	4813      	ldr	r0, [pc, #76]	; (2a14 <_sercom_get_default_pad+0xfc>)
    29c8:	e002      	b.n	29d0 <_sercom_get_default_pad+0xb8>
    29ca:	4813      	ldr	r0, [pc, #76]	; (2a18 <_sercom_get_default_pad+0x100>)
    29cc:	e000      	b.n	29d0 <_sercom_get_default_pad+0xb8>
    29ce:	4813      	ldr	r0, [pc, #76]	; (2a1c <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    29d0:	4770      	bx	lr
    29d2:	46c0      	nop			; (mov r8, r8)
    29d4:	42000c00 	.word	0x42000c00
    29d8:	42000800 	.word	0x42000800
    29dc:	42001000 	.word	0x42001000
    29e0:	42001400 	.word	0x42001400
    29e4:	00040003 	.word	0x00040003
    29e8:	00060003 	.word	0x00060003
    29ec:	00070003 	.word	0x00070003
    29f0:	001e0003 	.word	0x001e0003
    29f4:	001f0003 	.word	0x001f0003
    29f8:	00080003 	.word	0x00080003
    29fc:	000a0003 	.word	0x000a0003
    2a00:	000b0003 	.word	0x000b0003
    2a04:	00100003 	.word	0x00100003
    2a08:	00120003 	.word	0x00120003
    2a0c:	00130003 	.word	0x00130003
    2a10:	00050003 	.word	0x00050003
    2a14:	00010003 	.word	0x00010003
    2a18:	00090003 	.word	0x00090003
    2a1c:	00110003 	.word	0x00110003

00002a20 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    2a20:	b570      	push	{r4, r5, r6, lr}
    2a22:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    2a24:	4a0e      	ldr	r2, [pc, #56]	; (2a60 <_sercom_get_sercom_inst_index+0x40>)
    2a26:	4669      	mov	r1, sp
    2a28:	ca70      	ldmia	r2!, {r4, r5, r6}
    2a2a:	c170      	stmia	r1!, {r4, r5, r6}
    2a2c:	6812      	ldr	r2, [r2, #0]
    2a2e:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2a30:	1c03      	adds	r3, r0, #0
    2a32:	9a00      	ldr	r2, [sp, #0]
    2a34:	4282      	cmp	r2, r0
    2a36:	d00f      	beq.n	2a58 <_sercom_get_sercom_inst_index+0x38>
    2a38:	9c01      	ldr	r4, [sp, #4]
    2a3a:	4284      	cmp	r4, r0
    2a3c:	d008      	beq.n	2a50 <_sercom_get_sercom_inst_index+0x30>
    2a3e:	9d02      	ldr	r5, [sp, #8]
    2a40:	4285      	cmp	r5, r0
    2a42:	d007      	beq.n	2a54 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    2a44:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2a46:	9e03      	ldr	r6, [sp, #12]
    2a48:	429e      	cmp	r6, r3
    2a4a:	d107      	bne.n	2a5c <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2a4c:	2003      	movs	r0, #3
    2a4e:	e004      	b.n	2a5a <_sercom_get_sercom_inst_index+0x3a>
    2a50:	2001      	movs	r0, #1
    2a52:	e002      	b.n	2a5a <_sercom_get_sercom_inst_index+0x3a>
    2a54:	2002      	movs	r0, #2
    2a56:	e000      	b.n	2a5a <_sercom_get_sercom_inst_index+0x3a>
    2a58:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    2a5a:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    2a5c:	b004      	add	sp, #16
    2a5e:	bd70      	pop	{r4, r5, r6, pc}
    2a60:	0000c588 	.word	0x0000c588

00002a64 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    2a64:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a66:	4647      	mov	r7, r8
    2a68:	b480      	push	{r7}
    2a6a:	b088      	sub	sp, #32
    2a6c:	1c05      	adds	r5, r0, #0
    2a6e:	1c0c      	adds	r4, r1, #0
    2a70:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    2a72:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    2a74:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    2a76:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    2a78:	079a      	lsls	r2, r3, #30
    2a7a:	d500      	bpl.n	2a7e <spi_init+0x1a>
    2a7c:	e0df      	b.n	2c3e <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    2a7e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    2a80:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    2a82:	07da      	lsls	r2, r3, #31
    2a84:	d500      	bpl.n	2a88 <spi_init+0x24>
    2a86:	e0da      	b.n	2c3e <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2a88:	1c08      	adds	r0, r1, #0
    2a8a:	4b6f      	ldr	r3, [pc, #444]	; (2c48 <spi_init+0x1e4>)
    2a8c:	4798      	blx	r3
    2a8e:	4b6f      	ldr	r3, [pc, #444]	; (2c4c <spi_init+0x1e8>)
    2a90:	6a19      	ldr	r1, [r3, #32]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    2a92:	1c82      	adds	r2, r0, #2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2a94:	2701      	movs	r7, #1
    2a96:	4097      	lsls	r7, r2
    2a98:	1c3a      	adds	r2, r7, #0
    2a9a:	430a      	orrs	r2, r1
    2a9c:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    2a9e:	a907      	add	r1, sp, #28
    2aa0:	2724      	movs	r7, #36	; 0x24
    2aa2:	5df3      	ldrb	r3, [r6, r7]
    2aa4:	700b      	strb	r3, [r1, #0]
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2aa6:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2aa8:	b2c0      	uxtb	r0, r0
    2aaa:	4680      	mov	r8, r0
    2aac:	4b68      	ldr	r3, [pc, #416]	; (2c50 <spi_init+0x1ec>)
    2aae:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2ab0:	4640      	mov	r0, r8
    2ab2:	4b68      	ldr	r3, [pc, #416]	; (2c54 <spi_init+0x1f0>)
    2ab4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2ab6:	5df0      	ldrb	r0, [r6, r7]
    2ab8:	2100      	movs	r1, #0
    2aba:	4b67      	ldr	r3, [pc, #412]	; (2c58 <spi_init+0x1f4>)
    2abc:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    2abe:	7833      	ldrb	r3, [r6, #0]
    2ac0:	2b01      	cmp	r3, #1
    2ac2:	d103      	bne.n	2acc <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    2ac4:	6822      	ldr	r2, [r4, #0]
    2ac6:	230c      	movs	r3, #12
    2ac8:	4313      	orrs	r3, r2
    2aca:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    2acc:	7833      	ldrb	r3, [r6, #0]
    2ace:	2b00      	cmp	r3, #0
    2ad0:	d000      	beq.n	2ad4 <spi_init+0x70>
    2ad2:	e0b1      	b.n	2c38 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    2ad4:	6822      	ldr	r2, [r4, #0]
    2ad6:	2308      	movs	r3, #8
    2ad8:	4313      	orrs	r3, r2
    2ada:	6023      	str	r3, [r4, #0]
    2adc:	e0ac      	b.n	2c38 <spi_init+0x1d4>
    2ade:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    2ae0:	60d1      	str	r1, [r2, #12]
    2ae2:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    2ae4:	2b1c      	cmp	r3, #28
    2ae6:	d1fa      	bne.n	2ade <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    2ae8:	2300      	movs	r3, #0
    2aea:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    2aec:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    2aee:	2400      	movs	r4, #0
    2af0:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    2af2:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    2af4:	2336      	movs	r3, #54	; 0x36
    2af6:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    2af8:	2337      	movs	r3, #55	; 0x37
    2afa:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    2afc:	2338      	movs	r3, #56	; 0x38
    2afe:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    2b00:	2303      	movs	r3, #3
    2b02:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    2b04:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    2b06:	6828      	ldr	r0, [r5, #0]
    2b08:	4b4f      	ldr	r3, [pc, #316]	; (2c48 <spi_init+0x1e4>)
    2b0a:	4798      	blx	r3
    2b0c:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    2b0e:	4953      	ldr	r1, [pc, #332]	; (2c5c <spi_init+0x1f8>)
    2b10:	4b53      	ldr	r3, [pc, #332]	; (2c60 <spi_init+0x1fc>)
    2b12:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    2b14:	00bf      	lsls	r7, r7, #2
    2b16:	4b53      	ldr	r3, [pc, #332]	; (2c64 <spi_init+0x200>)
    2b18:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2b1a:	682f      	ldr	r7, [r5, #0]
    2b1c:	ab02      	add	r3, sp, #8
    2b1e:	2280      	movs	r2, #128	; 0x80
    2b20:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2b22:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2b24:	2201      	movs	r2, #1
    2b26:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    2b28:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    2b2a:	7833      	ldrb	r3, [r6, #0]
    2b2c:	2b00      	cmp	r3, #0
    2b2e:	d102      	bne.n	2b36 <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2b30:	2200      	movs	r2, #0
    2b32:	ab02      	add	r3, sp, #8
    2b34:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    2b36:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2b38:	9303      	str	r3, [sp, #12]
    2b3a:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    2b3c:	9004      	str	r0, [sp, #16]
    2b3e:	6b32      	ldr	r2, [r6, #48]	; 0x30
    2b40:	9205      	str	r2, [sp, #20]
    2b42:	6b73      	ldr	r3, [r6, #52]	; 0x34
    2b44:	9306      	str	r3, [sp, #24]
    2b46:	2400      	movs	r4, #0
    2b48:	b2e1      	uxtb	r1, r4
    2b4a:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2b4c:	aa03      	add	r2, sp, #12
    2b4e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    2b50:	2800      	cmp	r0, #0
    2b52:	d102      	bne.n	2b5a <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2b54:	1c38      	adds	r0, r7, #0
    2b56:	4a44      	ldr	r2, [pc, #272]	; (2c68 <spi_init+0x204>)
    2b58:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    2b5a:	1c43      	adds	r3, r0, #1
    2b5c:	d006      	beq.n	2b6c <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2b5e:	466a      	mov	r2, sp
    2b60:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2b62:	0c00      	lsrs	r0, r0, #16
    2b64:	b2c0      	uxtb	r0, r0
    2b66:	a902      	add	r1, sp, #8
    2b68:	4b40      	ldr	r3, [pc, #256]	; (2c6c <spi_init+0x208>)
    2b6a:	4798      	blx	r3
    2b6c:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    2b6e:	2c04      	cmp	r4, #4
    2b70:	d1ea      	bne.n	2b48 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    2b72:	7833      	ldrb	r3, [r6, #0]
    2b74:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    2b76:	7c33      	ldrb	r3, [r6, #16]
    2b78:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    2b7a:	7cb3      	ldrb	r3, [r6, #18]
    2b7c:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    2b7e:	7d33      	ldrb	r3, [r6, #20]
    2b80:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    2b82:	2200      	movs	r2, #0
    2b84:	466b      	mov	r3, sp
    2b86:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    2b88:	7833      	ldrb	r3, [r6, #0]
    2b8a:	2b01      	cmp	r3, #1
    2b8c:	d114      	bne.n	2bb8 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2b8e:	6828      	ldr	r0, [r5, #0]
    2b90:	4b2d      	ldr	r3, [pc, #180]	; (2c48 <spi_init+0x1e4>)
    2b92:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2b94:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    2b96:	b2c0      	uxtb	r0, r0
    2b98:	4b35      	ldr	r3, [pc, #212]	; (2c70 <spi_init+0x20c>)
    2b9a:	4798      	blx	r3
    2b9c:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    2b9e:	69b0      	ldr	r0, [r6, #24]
    2ba0:	466a      	mov	r2, sp
    2ba2:	3206      	adds	r2, #6
    2ba4:	4b33      	ldr	r3, [pc, #204]	; (2c74 <spi_init+0x210>)
    2ba6:	4798      	blx	r3
    2ba8:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    2baa:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    2bac:	2b00      	cmp	r3, #0
    2bae:	d146      	bne.n	2c3e <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    2bb0:	466b      	mov	r3, sp
    2bb2:	3306      	adds	r3, #6
    2bb4:	781b      	ldrb	r3, [r3, #0]
    2bb6:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    2bb8:	7833      	ldrb	r3, [r6, #0]
    2bba:	2b00      	cmp	r3, #0
    2bbc:	d10f      	bne.n	2bde <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    2bbe:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    2bc0:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    2bc2:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    2bc4:	7ff4      	ldrb	r4, [r6, #31]
    2bc6:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    2bc8:	7fb2      	ldrb	r2, [r6, #30]
    2bca:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    2bcc:	4302      	orrs	r2, r0
    2bce:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    2bd0:	2220      	movs	r2, #32
    2bd2:	5cb2      	ldrb	r2, [r6, r2]
    2bd4:	2a00      	cmp	r2, #0
    2bd6:	d004      	beq.n	2be2 <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    2bd8:	2240      	movs	r2, #64	; 0x40
    2bda:	4313      	orrs	r3, r2
    2bdc:	e001      	b.n	2be2 <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    2bde:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    2be0:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    2be2:	68b2      	ldr	r2, [r6, #8]
    2be4:	6870      	ldr	r0, [r6, #4]
    2be6:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    2be8:	68f0      	ldr	r0, [r6, #12]
    2bea:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    2bec:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    2bee:	7c31      	ldrb	r1, [r6, #16]
    2bf0:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    2bf2:	7c71      	ldrb	r1, [r6, #17]
    2bf4:	2900      	cmp	r1, #0
    2bf6:	d103      	bne.n	2c00 <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    2bf8:	491f      	ldr	r1, [pc, #124]	; (2c78 <spi_init+0x214>)
    2bfa:	7889      	ldrb	r1, [r1, #2]
    2bfc:	0788      	lsls	r0, r1, #30
    2bfe:	d501      	bpl.n	2c04 <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    2c00:	2180      	movs	r1, #128	; 0x80
    2c02:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    2c04:	7cb1      	ldrb	r1, [r6, #18]
    2c06:	2900      	cmp	r1, #0
    2c08:	d002      	beq.n	2c10 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    2c0a:	2180      	movs	r1, #128	; 0x80
    2c0c:	0289      	lsls	r1, r1, #10
    2c0e:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    2c10:	7cf1      	ldrb	r1, [r6, #19]
    2c12:	2900      	cmp	r1, #0
    2c14:	d002      	beq.n	2c1c <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    2c16:	2180      	movs	r1, #128	; 0x80
    2c18:	0089      	lsls	r1, r1, #2
    2c1a:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    2c1c:	7d31      	ldrb	r1, [r6, #20]
    2c1e:	2900      	cmp	r1, #0
    2c20:	d002      	beq.n	2c28 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    2c22:	2180      	movs	r1, #128	; 0x80
    2c24:	0189      	lsls	r1, r1, #6
    2c26:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    2c28:	6839      	ldr	r1, [r7, #0]
    2c2a:	430a      	orrs	r2, r1
    2c2c:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    2c2e:	687a      	ldr	r2, [r7, #4]
    2c30:	4313      	orrs	r3, r2
    2c32:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    2c34:	2000      	movs	r0, #0
    2c36:	e002      	b.n	2c3e <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    2c38:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    2c3a:	2100      	movs	r1, #0
    2c3c:	e74f      	b.n	2ade <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    2c3e:	b008      	add	sp, #32
    2c40:	bc04      	pop	{r2}
    2c42:	4690      	mov	r8, r2
    2c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c46:	46c0      	nop			; (mov r8, r8)
    2c48:	00002a21 	.word	0x00002a21
    2c4c:	40000400 	.word	0x40000400
    2c50:	00003db5 	.word	0x00003db5
    2c54:	00003d29 	.word	0x00003d29
    2c58:	000028c9 	.word	0x000028c9
    2c5c:	00002f85 	.word	0x00002f85
    2c60:	00003181 	.word	0x00003181
    2c64:	2000298c 	.word	0x2000298c
    2c68:	00002919 	.word	0x00002919
    2c6c:	00003e91 	.word	0x00003e91
    2c70:	00003dd1 	.word	0x00003dd1
    2c74:	000026f1 	.word	0x000026f1
    2c78:	41002000 	.word	0x41002000

00002c7c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    2c7c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2c7e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    2c80:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2c82:	2c01      	cmp	r4, #1
    2c84:	d16c      	bne.n	2d60 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2c86:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2c88:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2c8a:	2c00      	cmp	r4, #0
    2c8c:	d168      	bne.n	2d60 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    2c8e:	2a00      	cmp	r2, #0
    2c90:	d057      	beq.n	2d42 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    2c92:	784b      	ldrb	r3, [r1, #1]
    2c94:	2b00      	cmp	r3, #0
    2c96:	d044      	beq.n	2d22 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2c98:	6802      	ldr	r2, [r0, #0]
    2c9a:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    2c9c:	07dc      	lsls	r4, r3, #31
    2c9e:	d40f      	bmi.n	2cc0 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    2ca0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2ca2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2ca4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2ca6:	2900      	cmp	r1, #0
    2ca8:	d103      	bne.n	2cb2 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    2caa:	095a      	lsrs	r2, r3, #5
    2cac:	01d2      	lsls	r2, r2, #7
    2cae:	492d      	ldr	r1, [pc, #180]	; (2d64 <spi_select_slave+0xe8>)
    2cb0:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2cb2:	211f      	movs	r1, #31
    2cb4:	400b      	ands	r3, r1
    2cb6:	2101      	movs	r1, #1
    2cb8:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2cba:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    2cbc:	2305      	movs	r3, #5
    2cbe:	e04f      	b.n	2d60 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2cc0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2cc2:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2cc4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2cc6:	2c00      	cmp	r4, #0
    2cc8:	d103      	bne.n	2cd2 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    2cca:	095a      	lsrs	r2, r3, #5
    2ccc:	01d2      	lsls	r2, r2, #7
    2cce:	4c25      	ldr	r4, [pc, #148]	; (2d64 <spi_select_slave+0xe8>)
    2cd0:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2cd2:	241f      	movs	r4, #31
    2cd4:	4023      	ands	r3, r4
    2cd6:	2401      	movs	r4, #1
    2cd8:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2cda:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    2cdc:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2cde:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2ce0:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2ce2:	07d4      	lsls	r4, r2, #31
    2ce4:	d500      	bpl.n	2ce8 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2ce6:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    2ce8:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2cea:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    2cec:	2a00      	cmp	r2, #0
    2cee:	d137      	bne.n	2d60 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2cf0:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2cf2:	2104      	movs	r1, #4
    2cf4:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    2cf6:	420b      	tst	r3, r1
    2cf8:	d0fc      	beq.n	2cf4 <spi_select_slave+0x78>
    2cfa:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2cfc:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2cfe:	074c      	lsls	r4, r1, #29
    2d00:	d52e      	bpl.n	2d60 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2d02:	8b53      	ldrh	r3, [r2, #26]
    2d04:	0759      	lsls	r1, r3, #29
    2d06:	d503      	bpl.n	2d10 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2d08:	8b51      	ldrh	r1, [r2, #26]
    2d0a:	2304      	movs	r3, #4
    2d0c:	430b      	orrs	r3, r1
    2d0e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2d10:	7983      	ldrb	r3, [r0, #6]
    2d12:	2b01      	cmp	r3, #1
    2d14:	d102      	bne.n	2d1c <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2d16:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2d18:	2300      	movs	r3, #0
    2d1a:	e021      	b.n	2d60 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2d1c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2d1e:	2300      	movs	r3, #0
    2d20:	e01e      	b.n	2d60 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2d22:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d24:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2d26:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d28:	2900      	cmp	r1, #0
    2d2a:	d103      	bne.n	2d34 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    2d2c:	095a      	lsrs	r2, r3, #5
    2d2e:	01d2      	lsls	r2, r2, #7
    2d30:	4c0c      	ldr	r4, [pc, #48]	; (2d64 <spi_select_slave+0xe8>)
    2d32:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2d34:	211f      	movs	r1, #31
    2d36:	400b      	ands	r3, r1
    2d38:	2101      	movs	r1, #1
    2d3a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2d3c:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2d3e:	2300      	movs	r3, #0
    2d40:	e00e      	b.n	2d60 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    2d42:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d44:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2d46:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d48:	2900      	cmp	r1, #0
    2d4a:	d103      	bne.n	2d54 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    2d4c:	095a      	lsrs	r2, r3, #5
    2d4e:	01d2      	lsls	r2, r2, #7
    2d50:	4904      	ldr	r1, [pc, #16]	; (2d64 <spi_select_slave+0xe8>)
    2d52:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2d54:	211f      	movs	r1, #31
    2d56:	400b      	ands	r3, r1
    2d58:	2101      	movs	r1, #1
    2d5a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2d5c:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    2d5e:	2300      	movs	r3, #0
}
    2d60:	1c18      	adds	r0, r3, #0
    2d62:	bd10      	pop	{r4, pc}
    2d64:	41004400 	.word	0x41004400

00002d68 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    2d68:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d6a:	465f      	mov	r7, fp
    2d6c:	4656      	mov	r6, sl
    2d6e:	464d      	mov	r5, r9
    2d70:	4644      	mov	r4, r8
    2d72:	b4f0      	push	{r4, r5, r6, r7}
    2d74:	b083      	sub	sp, #12
    2d76:	1c04      	adds	r4, r0, #0
    2d78:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    2d7a:	2338      	movs	r3, #56	; 0x38
    2d7c:	5cc0      	ldrb	r0, [r0, r3]
    2d7e:	b2c0      	uxtb	r0, r0
    2d80:	2805      	cmp	r0, #5
    2d82:	d100      	bne.n	2d86 <spi_write_buffer_wait+0x1e>
    2d84:	e0f1      	b.n	2f6a <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2d86:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    2d88:	2a00      	cmp	r2, #0
    2d8a:	d100      	bne.n	2d8e <spi_write_buffer_wait+0x26>
    2d8c:	e0ed      	b.n	2f6a <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    2d8e:	7963      	ldrb	r3, [r4, #5]
    2d90:	2b00      	cmp	r3, #0
    2d92:	d105      	bne.n	2da0 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2d94:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2d96:	7e18      	ldrb	r0, [r3, #24]
    2d98:	0782      	lsls	r2, r0, #30
    2d9a:	d501      	bpl.n	2da0 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2d9c:	2002      	movs	r0, #2
    2d9e:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    2da0:	4655      	mov	r5, sl
    2da2:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2da4:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2da6:	2602      	movs	r6, #2
    2da8:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2daa:	2704      	movs	r7, #4
    2dac:	46bb      	mov	fp, r7
    2dae:	e08f      	b.n	2ed0 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    2db0:	7962      	ldrb	r2, [r4, #5]
    2db2:	2a00      	cmp	r2, #0
    2db4:	d001      	beq.n	2dba <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2db6:	6826      	ldr	r6, [r4, #0]
    2db8:	e016      	b.n	2de8 <spi_write_buffer_wait+0x80>
    2dba:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2dbc:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    2dbe:	421e      	tst	r6, r3
    2dc0:	d106      	bne.n	2dd0 <spi_write_buffer_wait+0x68>
    2dc2:	4e6d      	ldr	r6, [pc, #436]	; (2f78 <spi_write_buffer_wait+0x210>)
    2dc4:	7e17      	ldrb	r7, [r2, #24]
    2dc6:	421f      	tst	r7, r3
    2dc8:	d102      	bne.n	2dd0 <spi_write_buffer_wait+0x68>
    2dca:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2dcc:	2e00      	cmp	r6, #0
    2dce:	d1f9      	bne.n	2dc4 <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2dd0:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    2dd2:	4667      	mov	r7, ip
    2dd4:	423e      	tst	r6, r7
    2dd6:	d003      	beq.n	2de0 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2dd8:	2302      	movs	r3, #2
    2dda:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    2ddc:	2004      	movs	r0, #4
    2dde:	e0c4      	b.n	2f6a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2de0:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    2de2:	421a      	tst	r2, r3
    2de4:	d1e7      	bne.n	2db6 <spi_write_buffer_wait+0x4e>
    2de6:	e0b3      	b.n	2f50 <spi_write_buffer_wait+0x1e8>
    2de8:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    2dea:	421a      	tst	r2, r3
    2dec:	d0fc      	beq.n	2de8 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    2dee:	1c42      	adds	r2, r0, #1
    2df0:	b292      	uxth	r2, r2
    2df2:	4690      	mov	r8, r2
    2df4:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2df6:	79a2      	ldrb	r2, [r4, #6]
    2df8:	2a01      	cmp	r2, #1
    2dfa:	d001      	beq.n	2e00 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    2dfc:	4640      	mov	r0, r8
    2dfe:	e005      	b.n	2e0c <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    2e00:	3002      	adds	r0, #2
    2e02:	b280      	uxth	r0, r0
    2e04:	4642      	mov	r2, r8
    2e06:	5c8a      	ldrb	r2, [r1, r2]
    2e08:	0212      	lsls	r2, r2, #8
    2e0a:	4317      	orrs	r7, r2
    2e0c:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2e0e:	421a      	tst	r2, r3
    2e10:	d002      	beq.n	2e18 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2e12:	05ff      	lsls	r7, r7, #23
    2e14:	0dff      	lsrs	r7, r7, #23
    2e16:	62b7      	str	r7, [r6, #40]	; 0x28
    2e18:	1e6a      	subs	r2, r5, #1
    2e1a:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    2e1c:	79e2      	ldrb	r2, [r4, #7]
    2e1e:	2a00      	cmp	r2, #0
    2e20:	d101      	bne.n	2e26 <spi_write_buffer_wait+0xbe>
    2e22:	1c35      	adds	r5, r6, #0
    2e24:	e056      	b.n	2ed4 <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    2e26:	7962      	ldrb	r2, [r4, #5]
    2e28:	2a00      	cmp	r2, #0
    2e2a:	d137      	bne.n	2e9c <spi_write_buffer_wait+0x134>
    2e2c:	4a53      	ldr	r2, [pc, #332]	; (2f7c <spi_write_buffer_wait+0x214>)
    2e2e:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2e30:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2e32:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
    2e34:	421f      	tst	r7, r3
    2e36:	d01c      	beq.n	2e72 <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
    2e38:	1c47      	adds	r7, r0, #1
    2e3a:	b2bf      	uxth	r7, r7
    2e3c:	46b9      	mov	r9, r7
    2e3e:	9901      	ldr	r1, [sp, #4]
    2e40:	5c09      	ldrb	r1, [r1, r0]
    2e42:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2e44:	79a7      	ldrb	r7, [r4, #6]
    2e46:	2f01      	cmp	r7, #1
    2e48:	d001      	beq.n	2e4e <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    2e4a:	4648      	mov	r0, r9
    2e4c:	e008      	b.n	2e60 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    2e4e:	3002      	adds	r0, #2
    2e50:	b280      	uxth	r0, r0
    2e52:	9901      	ldr	r1, [sp, #4]
    2e54:	464f      	mov	r7, r9
    2e56:	5dc9      	ldrb	r1, [r1, r7]
    2e58:	0209      	lsls	r1, r1, #8
    2e5a:	4647      	mov	r7, r8
    2e5c:	430f      	orrs	r7, r1
    2e5e:	46b8      	mov	r8, r7
    2e60:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2e62:	421f      	tst	r7, r3
    2e64:	d003      	beq.n	2e6e <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2e66:	4647      	mov	r7, r8
    2e68:	05f9      	lsls	r1, r7, #23
    2e6a:	0dcf      	lsrs	r7, r1, #23
    2e6c:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    2e6e:	3d01      	subs	r5, #1
    2e70:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2e72:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2e74:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    2e76:	4659      	mov	r1, fp
    2e78:	420f      	tst	r7, r1
    2e7a:	d102      	bne.n	2e82 <spi_write_buffer_wait+0x11a>
    2e7c:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2e7e:	2a00      	cmp	r2, #0
    2e80:	d1d6      	bne.n	2e30 <spi_write_buffer_wait+0xc8>
    2e82:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2e84:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    2e86:	4667      	mov	r7, ip
    2e88:	423a      	tst	r2, r7
    2e8a:	d003      	beq.n	2e94 <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2e8c:	2302      	movs	r3, #2
    2e8e:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    2e90:	2004      	movs	r0, #4
    2e92:	e06a      	b.n	2f6a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2e94:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    2e96:	465e      	mov	r6, fp
    2e98:	4232      	tst	r2, r6
    2e9a:	d05b      	beq.n	2f54 <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2e9c:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2e9e:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    2ea0:	465f      	mov	r7, fp
    2ea2:	423a      	tst	r2, r7
    2ea4:	d0fb      	beq.n	2e9e <spi_write_buffer_wait+0x136>
    2ea6:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2ea8:	423a      	tst	r2, r7
    2eaa:	d00d      	beq.n	2ec8 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2eac:	8b72      	ldrh	r2, [r6, #26]
    2eae:	423a      	tst	r2, r7
    2eb0:	d004      	beq.n	2ebc <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2eb2:	8b72      	ldrh	r2, [r6, #26]
    2eb4:	2704      	movs	r7, #4
    2eb6:	433a      	orrs	r2, r7
    2eb8:	b292      	uxth	r2, r2
    2eba:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2ebc:	79a2      	ldrb	r2, [r4, #6]
    2ebe:	2a01      	cmp	r2, #1
    2ec0:	d101      	bne.n	2ec6 <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2ec2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    2ec4:	e000      	b.n	2ec8 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2ec6:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    2ec8:	4652      	mov	r2, sl
    2eca:	3a01      	subs	r2, #1
    2ecc:	b292      	uxth	r2, r2
    2ece:	4692      	mov	sl, r2
    2ed0:	3d01      	subs	r5, #1
    2ed2:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    2ed4:	4a2a      	ldr	r2, [pc, #168]	; (2f80 <spi_write_buffer_wait+0x218>)
    2ed6:	4295      	cmp	r5, r2
    2ed8:	d000      	beq.n	2edc <spi_write_buffer_wait+0x174>
    2eda:	e769      	b.n	2db0 <spi_write_buffer_wait+0x48>
    2edc:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    2ede:	7963      	ldrb	r3, [r4, #5]
    2ee0:	2b01      	cmp	r3, #1
    2ee2:	d105      	bne.n	2ef0 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2ee4:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2ee6:	2202      	movs	r2, #2
    2ee8:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    2eea:	4213      	tst	r3, r2
    2eec:	d0fc      	beq.n	2ee8 <spi_write_buffer_wait+0x180>
    2eee:	e033      	b.n	2f58 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    2ef0:	2b00      	cmp	r3, #0
    2ef2:	d133      	bne.n	2f5c <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
    2ef4:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2ef6:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
    2ef8:	2b00      	cmp	r3, #0
    2efa:	d036      	beq.n	2f6a <spi_write_buffer_wait+0x202>
			while (flush_length) {
    2efc:	2900      	cmp	r1, #0
    2efe:	d02f      	beq.n	2f60 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2f00:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    2f02:	4e1d      	ldr	r6, [pc, #116]	; (2f78 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2f04:	2704      	movs	r7, #4
    2f06:	4650      	mov	r0, sl
    2f08:	e01c      	b.n	2f44 <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2f0a:	7e0a      	ldrb	r2, [r1, #24]
    2f0c:	422a      	tst	r2, r5
    2f0e:	d102      	bne.n	2f16 <spi_write_buffer_wait+0x1ae>
    2f10:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2f12:	2b00      	cmp	r3, #0
    2f14:	d1f9      	bne.n	2f0a <spi_write_buffer_wait+0x1a2>
    2f16:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    2f18:	422b      	tst	r3, r5
    2f1a:	d023      	beq.n	2f64 <spi_write_buffer_wait+0x1fc>
    2f1c:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2f1e:	422b      	tst	r3, r5
    2f20:	d00c      	beq.n	2f3c <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2f22:	8b4b      	ldrh	r3, [r1, #26]
    2f24:	422b      	tst	r3, r5
    2f26:	d003      	beq.n	2f30 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2f28:	8b4b      	ldrh	r3, [r1, #26]
    2f2a:	433b      	orrs	r3, r7
    2f2c:	b29b      	uxth	r3, r3
    2f2e:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2f30:	79a3      	ldrb	r3, [r4, #6]
    2f32:	2b01      	cmp	r3, #1
    2f34:	d101      	bne.n	2f3a <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2f36:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    2f38:	e000      	b.n	2f3c <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2f3a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    2f3c:	3801      	subs	r0, #1
    2f3e:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    2f40:	2800      	cmp	r0, #0
    2f42:	d011      	beq.n	2f68 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2f44:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2f46:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    2f48:	422b      	tst	r3, r5
    2f4a:	d1e4      	bne.n	2f16 <spi_write_buffer_wait+0x1ae>
    2f4c:	1c33      	adds	r3, r6, #0
    2f4e:	e7dc      	b.n	2f0a <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    2f50:	2012      	movs	r0, #18
    2f52:	e00a      	b.n	2f6a <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    2f54:	2012      	movs	r0, #18
    2f56:	e008      	b.n	2f6a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2f58:	2000      	movs	r0, #0
    2f5a:	e006      	b.n	2f6a <spi_write_buffer_wait+0x202>
    2f5c:	2000      	movs	r0, #0
    2f5e:	e004      	b.n	2f6a <spi_write_buffer_wait+0x202>
    2f60:	2000      	movs	r0, #0
    2f62:	e002      	b.n	2f6a <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    2f64:	2012      	movs	r0, #18
    2f66:	e000      	b.n	2f6a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2f68:	2000      	movs	r0, #0
}
    2f6a:	b003      	add	sp, #12
    2f6c:	bc3c      	pop	{r2, r3, r4, r5}
    2f6e:	4690      	mov	r8, r2
    2f70:	4699      	mov	r9, r3
    2f72:	46a2      	mov	sl, r4
    2f74:	46ab      	mov	fp, r5
    2f76:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f78:	00002710 	.word	0x00002710
    2f7c:	00002711 	.word	0x00002711
    2f80:	0000ffff 	.word	0x0000ffff

00002f84 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    2f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    2f86:	0080      	lsls	r0, r0, #2
    2f88:	4b7a      	ldr	r3, [pc, #488]	; (3174 <_spi_interrupt_handler+0x1f0>)
    2f8a:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2f8c:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    2f8e:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    2f90:	5ce3      	ldrb	r3, [r4, r3]
    2f92:	2237      	movs	r2, #55	; 0x37
    2f94:	5ca7      	ldrb	r7, [r4, r2]
    2f96:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    2f98:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    2f9a:	7dae      	ldrb	r6, [r5, #22]
    2f9c:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    2f9e:	07f1      	lsls	r1, r6, #31
    2fa0:	d541      	bpl.n	3026 <_spi_interrupt_handler+0xa2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2fa2:	7963      	ldrb	r3, [r4, #5]
    2fa4:	2b01      	cmp	r3, #1
    2fa6:	d116      	bne.n	2fd6 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    2fa8:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2faa:	2b00      	cmp	r3, #0
    2fac:	d10f      	bne.n	2fce <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    2fae:	4b72      	ldr	r3, [pc, #456]	; (3178 <_spi_interrupt_handler+0x1f4>)
    2fb0:	881b      	ldrh	r3, [r3, #0]
    2fb2:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    2fb4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2fb6:	3b01      	subs	r3, #1
    2fb8:	b29b      	uxth	r3, r3
    2fba:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    2fbc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2fbe:	b29b      	uxth	r3, r3
    2fc0:	2b00      	cmp	r3, #0
    2fc2:	d101      	bne.n	2fc8 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2fc4:	2301      	movs	r3, #1
    2fc6:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    2fc8:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    2fca:	2b01      	cmp	r3, #1
    2fcc:	d103      	bne.n	2fd6 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    2fce:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    2fd0:	2b00      	cmp	r3, #0
    2fd2:	d105      	bne.n	2fe0 <_spi_interrupt_handler+0x5c>
    2fd4:	e027      	b.n	3026 <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    2fd6:	2b00      	cmp	r3, #0
    2fd8:	d125      	bne.n	3026 <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
    2fda:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    2fdc:	2b00      	cmp	r3, #0
    2fde:	d022      	beq.n	3026 <_spi_interrupt_handler+0xa2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2fe0:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    2fe2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    2fe4:	7819      	ldrb	r1, [r3, #0]
    2fe6:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    2fe8:	1c58      	adds	r0, r3, #1
    2fea:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2fec:	79a0      	ldrb	r0, [r4, #6]
    2fee:	2801      	cmp	r0, #1
    2ff0:	d104      	bne.n	2ffc <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    2ff2:	7858      	ldrb	r0, [r3, #1]
    2ff4:	0200      	lsls	r0, r0, #8
    2ff6:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    2ff8:	3302      	adds	r3, #2
    2ffa:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    2ffc:	05cb      	lsls	r3, r1, #23
    2ffe:	0ddb      	lsrs	r3, r3, #23
    3000:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    3002:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    3004:	3b01      	subs	r3, #1
    3006:	b29b      	uxth	r3, r3
    3008:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    300a:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    300c:	b29b      	uxth	r3, r3
    300e:	2b00      	cmp	r3, #0
    3010:	d109      	bne.n	3026 <_spi_interrupt_handler+0xa2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    3012:	2301      	movs	r3, #1
    3014:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    3016:	7a63      	ldrb	r3, [r4, #9]
    3018:	2b01      	cmp	r3, #1
    301a:	d104      	bne.n	3026 <_spi_interrupt_handler+0xa2>
    301c:	79e3      	ldrb	r3, [r4, #7]
    301e:	2b00      	cmp	r3, #0
    3020:	d101      	bne.n	3026 <_spi_interrupt_handler+0xa2>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3022:	2302      	movs	r3, #2
    3024:	75ab      	strb	r3, [r5, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    3026:	0772      	lsls	r2, r6, #29
    3028:	d561      	bpl.n	30ee <_spi_interrupt_handler+0x16a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    302a:	8b6b      	ldrh	r3, [r5, #26]
    302c:	0759      	lsls	r1, r3, #29
    302e:	d514      	bpl.n	305a <_spi_interrupt_handler+0xd6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    3030:	7a63      	ldrb	r3, [r4, #9]
    3032:	2b01      	cmp	r3, #1
    3034:	d00b      	beq.n	304e <_spi_interrupt_handler+0xca>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    3036:	221e      	movs	r2, #30
    3038:	2338      	movs	r3, #56	; 0x38
    303a:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    303c:	2303      	movs	r3, #3
    303e:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    3040:	2305      	movs	r3, #5
    3042:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    3044:	073a      	lsls	r2, r7, #28
    3046:	d502      	bpl.n	304e <_spi_interrupt_handler+0xca>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    3048:	1c20      	adds	r0, r4, #0
    304a:	69a3      	ldr	r3, [r4, #24]
    304c:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    304e:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    3050:	8b6a      	ldrh	r2, [r5, #26]
    3052:	2304      	movs	r3, #4
    3054:	4313      	orrs	r3, r2
    3056:	836b      	strh	r3, [r5, #26]
    3058:	e049      	b.n	30ee <_spi_interrupt_handler+0x16a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    305a:	7a63      	ldrb	r3, [r4, #9]
    305c:	2b01      	cmp	r3, #1
    305e:	d116      	bne.n	308e <_spi_interrupt_handler+0x10a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3060:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    3062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    3064:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3066:	3b01      	subs	r3, #1
    3068:	b29b      	uxth	r3, r3
    306a:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    306c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    306e:	b29b      	uxth	r3, r3
    3070:	2b00      	cmp	r3, #0
    3072:	d13c      	bne.n	30ee <_spi_interrupt_handler+0x16a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    3074:	2304      	movs	r3, #4
    3076:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    3078:	2200      	movs	r2, #0
    307a:	2338      	movs	r3, #56	; 0x38
    307c:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    307e:	2303      	movs	r3, #3
    3080:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    3082:	07f9      	lsls	r1, r7, #31
    3084:	d533      	bpl.n	30ee <_spi_interrupt_handler+0x16a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    3086:	1c20      	adds	r0, r4, #0
    3088:	68e2      	ldr	r2, [r4, #12]
    308a:	4790      	blx	r2
    308c:	e02f      	b.n	30ee <_spi_interrupt_handler+0x16a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    308e:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    3090:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3092:	05d2      	lsls	r2, r2, #23
    3094:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    3096:	b2d3      	uxtb	r3, r2
    3098:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    309a:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    309c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    309e:	1c59      	adds	r1, r3, #1
    30a0:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    30a2:	79a1      	ldrb	r1, [r4, #6]
    30a4:	2901      	cmp	r1, #1
    30a6:	d104      	bne.n	30b2 <_spi_interrupt_handler+0x12e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    30a8:	0a12      	lsrs	r2, r2, #8
    30aa:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    30ac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    30ae:	3301      	adds	r3, #1
    30b0:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    30b2:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    30b4:	3b01      	subs	r3, #1
    30b6:	b29b      	uxth	r3, r3
    30b8:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    30ba:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    30bc:	b29b      	uxth	r3, r3
    30be:	2b00      	cmp	r3, #0
    30c0:	d115      	bne.n	30ee <_spi_interrupt_handler+0x16a>
					module->status = STATUS_OK;
    30c2:	2200      	movs	r2, #0
    30c4:	2338      	movs	r3, #56	; 0x38
    30c6:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    30c8:	2304      	movs	r3, #4
    30ca:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    30cc:	7a63      	ldrb	r3, [r4, #9]
    30ce:	2b02      	cmp	r3, #2
    30d0:	d105      	bne.n	30de <_spi_interrupt_handler+0x15a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    30d2:	077a      	lsls	r2, r7, #29
    30d4:	d50b      	bpl.n	30ee <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    30d6:	1c20      	adds	r0, r4, #0
    30d8:	6963      	ldr	r3, [r4, #20]
    30da:	4798      	blx	r3
    30dc:	e007      	b.n	30ee <_spi_interrupt_handler+0x16a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    30de:	7a63      	ldrb	r3, [r4, #9]
    30e0:	2b00      	cmp	r3, #0
    30e2:	d104      	bne.n	30ee <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    30e4:	07b9      	lsls	r1, r7, #30
    30e6:	d502      	bpl.n	30ee <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    30e8:	1c20      	adds	r0, r4, #0
    30ea:	6922      	ldr	r2, [r4, #16]
    30ec:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    30ee:	07b3      	lsls	r3, r6, #30
    30f0:	d528      	bpl.n	3144 <_spi_interrupt_handler+0x1c0>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    30f2:	7963      	ldrb	r3, [r4, #5]
    30f4:	2b00      	cmp	r3, #0
    30f6:	d110      	bne.n	311a <_spi_interrupt_handler+0x196>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    30f8:	2307      	movs	r3, #7
    30fa:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    30fc:	2302      	movs	r3, #2
    30fe:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    3100:	2303      	movs	r3, #3
    3102:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    3104:	2300      	movs	r3, #0
    3106:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    3108:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    310a:	2338      	movs	r3, #56	; 0x38
    310c:	2200      	movs	r2, #0
    310e:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    3110:	06f9      	lsls	r1, r7, #27
    3112:	d502      	bpl.n	311a <_spi_interrupt_handler+0x196>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    3114:	1c20      	adds	r0, r4, #0
    3116:	69e2      	ldr	r2, [r4, #28]
    3118:	4790      	blx	r2
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    311a:	7963      	ldrb	r3, [r4, #5]
    311c:	2b01      	cmp	r3, #1
    311e:	d111      	bne.n	3144 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    3120:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    3122:	2b01      	cmp	r3, #1
    3124:	d10e      	bne.n	3144 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    3126:	79e3      	ldrb	r3, [r4, #7]
    3128:	2b00      	cmp	r3, #0
    312a:	d10b      	bne.n	3144 <_spi_interrupt_handler+0x1c0>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    312c:	2302      	movs	r3, #2
    312e:	752b      	strb	r3, [r5, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    3130:	2303      	movs	r3, #3
    3132:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    3134:	2200      	movs	r2, #0
    3136:	2338      	movs	r3, #56	; 0x38
    3138:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    313a:	07fb      	lsls	r3, r7, #31
    313c:	d502      	bpl.n	3144 <_spi_interrupt_handler+0x1c0>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
						(module);
    313e:	1c20      	adds	r0, r4, #0
    3140:	68e1      	ldr	r1, [r4, #12]
    3142:	4788      	blx	r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    3144:	0732      	lsls	r2, r6, #28
    3146:	d50a      	bpl.n	315e <_spi_interrupt_handler+0x1da>
			if (module->mode == SPI_MODE_SLAVE) {
    3148:	7963      	ldrb	r3, [r4, #5]
    314a:	2b00      	cmp	r3, #0
    314c:	d107      	bne.n	315e <_spi_interrupt_handler+0x1da>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    314e:	2308      	movs	r3, #8
    3150:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    3152:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    3154:	06bb      	lsls	r3, r7, #26
    3156:	d502      	bpl.n	315e <_spi_interrupt_handler+0x1da>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    3158:	1c20      	adds	r0, r4, #0
    315a:	6a21      	ldr	r1, [r4, #32]
    315c:	4788      	blx	r1
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    315e:	09f6      	lsrs	r6, r6, #7
    3160:	d007      	beq.n	3172 <_spi_interrupt_handler+0x1ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    3162:	2380      	movs	r3, #128	; 0x80
    3164:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    3166:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    3168:	067a      	lsls	r2, r7, #25
    316a:	d502      	bpl.n	3172 <_spi_interrupt_handler+0x1ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    316c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    316e:	1c20      	adds	r0, r4, #0
    3170:	4798      	blx	r3
		}
	}
#  endif
}
    3172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3174:	2000298c 	.word	0x2000298c
    3178:	20002988 	.word	0x20002988

0000317c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    317c:	4770      	bx	lr
    317e:	46c0      	nop			; (mov r8, r8)

00003180 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    3180:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    3182:	4b0b      	ldr	r3, [pc, #44]	; (31b0 <_sercom_set_handler+0x30>)
    3184:	781b      	ldrb	r3, [r3, #0]
    3186:	2b00      	cmp	r3, #0
    3188:	d10e      	bne.n	31a8 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    318a:	4c0a      	ldr	r4, [pc, #40]	; (31b4 <_sercom_set_handler+0x34>)
    318c:	4d0a      	ldr	r5, [pc, #40]	; (31b8 <_sercom_set_handler+0x38>)
    318e:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    3190:	4b0a      	ldr	r3, [pc, #40]	; (31bc <_sercom_set_handler+0x3c>)
    3192:	2200      	movs	r2, #0
    3194:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3196:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    3198:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    319a:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    319c:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    319e:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    31a0:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    31a2:	2201      	movs	r2, #1
    31a4:	4b02      	ldr	r3, [pc, #8]	; (31b0 <_sercom_set_handler+0x30>)
    31a6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    31a8:	0080      	lsls	r0, r0, #2
    31aa:	4b02      	ldr	r3, [pc, #8]	; (31b4 <_sercom_set_handler+0x34>)
    31ac:	50c1      	str	r1, [r0, r3]
}
    31ae:	bd30      	pop	{r4, r5, pc}
    31b0:	200001e4 	.word	0x200001e4
    31b4:	200001e8 	.word	0x200001e8
    31b8:	0000317d 	.word	0x0000317d
    31bc:	2000298c 	.word	0x2000298c

000031c0 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    31c0:	b530      	push	{r4, r5, lr}
    31c2:	b083      	sub	sp, #12
    31c4:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    31c6:	ac01      	add	r4, sp, #4
    31c8:	1c20      	adds	r0, r4, #0
    31ca:	4905      	ldr	r1, [pc, #20]	; (31e0 <_sercom_get_interrupt_vector+0x20>)
    31cc:	2204      	movs	r2, #4
    31ce:	4b05      	ldr	r3, [pc, #20]	; (31e4 <_sercom_get_interrupt_vector+0x24>)
    31d0:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    31d2:	1c28      	adds	r0, r5, #0
    31d4:	4b04      	ldr	r3, [pc, #16]	; (31e8 <_sercom_get_interrupt_vector+0x28>)
    31d6:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    31d8:	5620      	ldrsb	r0, [r4, r0]
}
    31da:	b003      	add	sp, #12
    31dc:	bd30      	pop	{r4, r5, pc}
    31de:	46c0      	nop			; (mov r8, r8)
    31e0:	0000c598 	.word	0x0000c598
    31e4:	00004615 	.word	0x00004615
    31e8:	00002a21 	.word	0x00002a21

000031ec <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    31ec:	b508      	push	{r3, lr}
    31ee:	4b02      	ldr	r3, [pc, #8]	; (31f8 <SERCOM0_Handler+0xc>)
    31f0:	681b      	ldr	r3, [r3, #0]
    31f2:	2000      	movs	r0, #0
    31f4:	4798      	blx	r3
    31f6:	bd08      	pop	{r3, pc}
    31f8:	200001e8 	.word	0x200001e8

000031fc <SERCOM1_Handler>:
    31fc:	b508      	push	{r3, lr}
    31fe:	4b02      	ldr	r3, [pc, #8]	; (3208 <SERCOM1_Handler+0xc>)
    3200:	685b      	ldr	r3, [r3, #4]
    3202:	2001      	movs	r0, #1
    3204:	4798      	blx	r3
    3206:	bd08      	pop	{r3, pc}
    3208:	200001e8 	.word	0x200001e8

0000320c <SERCOM2_Handler>:
    320c:	b508      	push	{r3, lr}
    320e:	4b02      	ldr	r3, [pc, #8]	; (3218 <SERCOM2_Handler+0xc>)
    3210:	689b      	ldr	r3, [r3, #8]
    3212:	2002      	movs	r0, #2
    3214:	4798      	blx	r3
    3216:	bd08      	pop	{r3, pc}
    3218:	200001e8 	.word	0x200001e8

0000321c <SERCOM3_Handler>:
    321c:	b508      	push	{r3, lr}
    321e:	4b02      	ldr	r3, [pc, #8]	; (3228 <SERCOM3_Handler+0xc>)
    3220:	68db      	ldr	r3, [r3, #12]
    3222:	2003      	movs	r0, #3
    3224:	4798      	blx	r3
    3226:	bd08      	pop	{r3, pc}
    3228:	200001e8 	.word	0x200001e8

0000322c <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    322c:	4770      	bx	lr
    322e:	46c0      	nop			; (mov r8, r8)

00003230 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    3230:	4b0c      	ldr	r3, [pc, #48]	; (3264 <cpu_irq_enter_critical+0x34>)
    3232:	681b      	ldr	r3, [r3, #0]
    3234:	2b00      	cmp	r3, #0
    3236:	d110      	bne.n	325a <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3238:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    323c:	2b00      	cmp	r3, #0
    323e:	d109      	bne.n	3254 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3240:	b672      	cpsid	i
    3242:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    3246:	2200      	movs	r2, #0
    3248:	4b07      	ldr	r3, [pc, #28]	; (3268 <cpu_irq_enter_critical+0x38>)
    324a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    324c:	2201      	movs	r2, #1
    324e:	4b07      	ldr	r3, [pc, #28]	; (326c <cpu_irq_enter_critical+0x3c>)
    3250:	701a      	strb	r2, [r3, #0]
    3252:	e002      	b.n	325a <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    3254:	2200      	movs	r2, #0
    3256:	4b05      	ldr	r3, [pc, #20]	; (326c <cpu_irq_enter_critical+0x3c>)
    3258:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    325a:	4b02      	ldr	r3, [pc, #8]	; (3264 <cpu_irq_enter_critical+0x34>)
    325c:	681a      	ldr	r2, [r3, #0]
    325e:	3201      	adds	r2, #1
    3260:	601a      	str	r2, [r3, #0]
}
    3262:	4770      	bx	lr
    3264:	200001f8 	.word	0x200001f8
    3268:	20000108 	.word	0x20000108
    326c:	200001fc 	.word	0x200001fc

00003270 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    3270:	4b08      	ldr	r3, [pc, #32]	; (3294 <cpu_irq_leave_critical+0x24>)
    3272:	681a      	ldr	r2, [r3, #0]
    3274:	3a01      	subs	r2, #1
    3276:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    3278:	681b      	ldr	r3, [r3, #0]
    327a:	2b00      	cmp	r3, #0
    327c:	d109      	bne.n	3292 <cpu_irq_leave_critical+0x22>
    327e:	4b06      	ldr	r3, [pc, #24]	; (3298 <cpu_irq_leave_critical+0x28>)
    3280:	781b      	ldrb	r3, [r3, #0]
    3282:	2b00      	cmp	r3, #0
    3284:	d005      	beq.n	3292 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    3286:	2201      	movs	r2, #1
    3288:	4b04      	ldr	r3, [pc, #16]	; (329c <cpu_irq_leave_critical+0x2c>)
    328a:	701a      	strb	r2, [r3, #0]
    328c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    3290:	b662      	cpsie	i
	}
}
    3292:	4770      	bx	lr
    3294:	200001f8 	.word	0x200001f8
    3298:	200001fc 	.word	0x200001fc
    329c:	20000108 	.word	0x20000108

000032a0 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    32a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    32a2:	465f      	mov	r7, fp
    32a4:	4656      	mov	r6, sl
    32a6:	464d      	mov	r5, r9
    32a8:	4644      	mov	r4, r8
    32aa:	b4f0      	push	{r4, r5, r6, r7}
    32ac:	b093      	sub	sp, #76	; 0x4c
    32ae:	1c05      	adds	r5, r0, #0
    32b0:	1c0c      	adds	r4, r1, #0
    32b2:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    32b4:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    32b6:	1c08      	adds	r0, r1, #0
    32b8:	4ba9      	ldr	r3, [pc, #676]	; (3560 <usart_init+0x2c0>)
    32ba:	4798      	blx	r3
    32bc:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    32be:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    32c0:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    32c2:	07d9      	lsls	r1, r3, #31
    32c4:	d500      	bpl.n	32c8 <usart_init+0x28>
    32c6:	e143      	b.n	3550 <usart_init+0x2b0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    32c8:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    32ca:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    32cc:	079f      	lsls	r7, r3, #30
    32ce:	d500      	bpl.n	32d2 <usart_init+0x32>
    32d0:	e13e      	b.n	3550 <usart_init+0x2b0>
    32d2:	4ba4      	ldr	r3, [pc, #656]	; (3564 <usart_init+0x2c4>)
    32d4:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    32d6:	1c91      	adds	r1, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    32d8:	2701      	movs	r7, #1
    32da:	408f      	lsls	r7, r1
    32dc:	1c39      	adds	r1, r7, #0
    32de:	4301      	orrs	r1, r0
    32e0:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    32e2:	a911      	add	r1, sp, #68	; 0x44
    32e4:	272d      	movs	r7, #45	; 0x2d
    32e6:	5df3      	ldrb	r3, [r6, r7]
    32e8:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    32ea:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    32ec:	b2d2      	uxtb	r2, r2
    32ee:	4690      	mov	r8, r2
    32f0:	1c10      	adds	r0, r2, #0
    32f2:	4b9d      	ldr	r3, [pc, #628]	; (3568 <usart_init+0x2c8>)
    32f4:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    32f6:	4640      	mov	r0, r8
    32f8:	4b9c      	ldr	r3, [pc, #624]	; (356c <usart_init+0x2cc>)
    32fa:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    32fc:	5df0      	ldrb	r0, [r6, r7]
    32fe:	2100      	movs	r1, #0
    3300:	4b9b      	ldr	r3, [pc, #620]	; (3570 <usart_init+0x2d0>)
    3302:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    3304:	7af3      	ldrb	r3, [r6, #11]
    3306:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    3308:	2324      	movs	r3, #36	; 0x24
    330a:	5cf3      	ldrb	r3, [r6, r3]
    330c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    330e:	2325      	movs	r3, #37	; 0x25
    3310:	5cf3      	ldrb	r3, [r6, r3]
    3312:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    3314:	7ef3      	ldrb	r3, [r6, #27]
    3316:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    3318:	7f33      	ldrb	r3, [r6, #28]
    331a:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    331c:	6829      	ldr	r1, [r5, #0]
    331e:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3320:	1c08      	adds	r0, r1, #0
    3322:	4b8f      	ldr	r3, [pc, #572]	; (3560 <usart_init+0x2c0>)
    3324:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3326:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    3328:	2200      	movs	r2, #0
    332a:	466b      	mov	r3, sp
    332c:	85da      	strh	r2, [r3, #46]	; 0x2e

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    332e:	8a32      	ldrh	r2, [r6, #16]
    3330:	9203      	str	r2, [sp, #12]
    3332:	2380      	movs	r3, #128	; 0x80
    3334:	01db      	lsls	r3, r3, #7
    3336:	429a      	cmp	r2, r3
    3338:	d021      	beq.n	337e <usart_init+0xde>
    333a:	2380      	movs	r3, #128	; 0x80
    333c:	01db      	lsls	r3, r3, #7
    333e:	429a      	cmp	r2, r3
    3340:	d804      	bhi.n	334c <usart_init+0xac>
    3342:	2380      	movs	r3, #128	; 0x80
    3344:	019b      	lsls	r3, r3, #6
    3346:	429a      	cmp	r2, r3
    3348:	d011      	beq.n	336e <usart_init+0xce>
    334a:	e008      	b.n	335e <usart_init+0xbe>
    334c:	23c0      	movs	r3, #192	; 0xc0
    334e:	01db      	lsls	r3, r3, #7
    3350:	9f03      	ldr	r7, [sp, #12]
    3352:	429f      	cmp	r7, r3
    3354:	d00f      	beq.n	3376 <usart_init+0xd6>
    3356:	2380      	movs	r3, #128	; 0x80
    3358:	021b      	lsls	r3, r3, #8
    335a:	429f      	cmp	r7, r3
    335c:	d003      	beq.n	3366 <usart_init+0xc6>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    335e:	2710      	movs	r7, #16
    3360:	9708      	str	r7, [sp, #32]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3362:	2700      	movs	r7, #0
    3364:	e00e      	b.n	3384 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    3366:	2703      	movs	r7, #3
    3368:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    336a:	2700      	movs	r7, #0
    336c:	e00a      	b.n	3384 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    336e:	2710      	movs	r7, #16
    3370:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    3372:	2701      	movs	r7, #1
    3374:	e006      	b.n	3384 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    3376:	2708      	movs	r7, #8
    3378:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    337a:	2701      	movs	r7, #1
    337c:	e002      	b.n	3384 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    337e:	2708      	movs	r7, #8
    3380:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3382:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    3384:	6831      	ldr	r1, [r6, #0]
    3386:	9104      	str	r1, [sp, #16]
		(uint32_t)config->mux_setting |
    3388:	68f2      	ldr	r2, [r6, #12]
    338a:	9205      	str	r2, [sp, #20]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    338c:	6973      	ldr	r3, [r6, #20]
    338e:	9306      	str	r3, [sp, #24]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3390:	7e31      	ldrb	r1, [r6, #24]
    3392:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3394:	2326      	movs	r3, #38	; 0x26
    3396:	5cf3      	ldrb	r3, [r6, r3]
    3398:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    339a:	6872      	ldr	r2, [r6, #4]
    339c:	4691      	mov	r9, r2
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    339e:	2a00      	cmp	r2, #0
    33a0:	d013      	beq.n	33ca <usart_init+0x12a>
    33a2:	2380      	movs	r3, #128	; 0x80
    33a4:	055b      	lsls	r3, r3, #21
    33a6:	429a      	cmp	r2, r3
    33a8:	d12e      	bne.n	3408 <usart_init+0x168>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    33aa:	2327      	movs	r3, #39	; 0x27
    33ac:	5cf3      	ldrb	r3, [r6, r3]
    33ae:	2b00      	cmp	r3, #0
    33b0:	d12e      	bne.n	3410 <usart_init+0x170>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    33b2:	6a37      	ldr	r7, [r6, #32]
    33b4:	b2c0      	uxtb	r0, r0
    33b6:	4b6f      	ldr	r3, [pc, #444]	; (3574 <usart_init+0x2d4>)
    33b8:	4798      	blx	r3
    33ba:	1c01      	adds	r1, r0, #0
    33bc:	1c38      	adds	r0, r7, #0
    33be:	466a      	mov	r2, sp
    33c0:	322e      	adds	r2, #46	; 0x2e
    33c2:	4b6d      	ldr	r3, [pc, #436]	; (3578 <usart_init+0x2d8>)
    33c4:	4798      	blx	r3
    33c6:	1c03      	adds	r3, r0, #0
    33c8:	e01f      	b.n	340a <usart_init+0x16a>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    33ca:	2327      	movs	r3, #39	; 0x27
    33cc:	5cf3      	ldrb	r3, [r6, r3]
    33ce:	2b00      	cmp	r3, #0
    33d0:	d00a      	beq.n	33e8 <usart_init+0x148>
				status_code =
    33d2:	9908      	ldr	r1, [sp, #32]
    33d4:	9100      	str	r1, [sp, #0]
    33d6:	6a30      	ldr	r0, [r6, #32]
    33d8:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    33da:	466a      	mov	r2, sp
    33dc:	322e      	adds	r2, #46	; 0x2e
    33de:	1c3b      	adds	r3, r7, #0
    33e0:	4f66      	ldr	r7, [pc, #408]	; (357c <usart_init+0x2dc>)
    33e2:	47b8      	blx	r7
    33e4:	1c03      	adds	r3, r0, #0
    33e6:	e010      	b.n	340a <usart_init+0x16a>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    33e8:	6a31      	ldr	r1, [r6, #32]
    33ea:	9109      	str	r1, [sp, #36]	; 0x24
    33ec:	b2c0      	uxtb	r0, r0
    33ee:	4b61      	ldr	r3, [pc, #388]	; (3574 <usart_init+0x2d4>)
    33f0:	4798      	blx	r3
    33f2:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    33f4:	9a08      	ldr	r2, [sp, #32]
    33f6:	9200      	str	r2, [sp, #0]
    33f8:	9809      	ldr	r0, [sp, #36]	; 0x24
    33fa:	466a      	mov	r2, sp
    33fc:	322e      	adds	r2, #46	; 0x2e
    33fe:	1c3b      	adds	r3, r7, #0
    3400:	4f5e      	ldr	r7, [pc, #376]	; (357c <usart_init+0x2dc>)
    3402:	47b8      	blx	r7
    3404:	1c03      	adds	r3, r0, #0
    3406:	e000      	b.n	340a <usart_init+0x16a>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    3408:	2300      	movs	r3, #0
    340a:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    340c:	d000      	beq.n	3410 <usart_init+0x170>
    340e:	e09f      	b.n	3550 <usart_init+0x2b0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    3410:	7e73      	ldrb	r3, [r6, #25]
    3412:	2b00      	cmp	r3, #0
    3414:	d002      	beq.n	341c <usart_init+0x17c>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    3416:	7eb3      	ldrb	r3, [r6, #26]
    3418:	4641      	mov	r1, r8
    341a:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    341c:	682a      	ldr	r2, [r5, #0]
    341e:	9f03      	ldr	r7, [sp, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3420:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3422:	2b00      	cmp	r3, #0
    3424:	d1fc      	bne.n	3420 <usart_init+0x180>
    3426:	9703      	str	r7, [sp, #12]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    3428:	466b      	mov	r3, sp
    342a:	332e      	adds	r3, #46	; 0x2e
    342c:	881b      	ldrh	r3, [r3, #0]
    342e:	4642      	mov	r2, r8
    3430:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    3432:	9b05      	ldr	r3, [sp, #20]
    3434:	9f04      	ldr	r7, [sp, #16]
    3436:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    3438:	9f06      	ldr	r7, [sp, #24]
    343a:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    343c:	4649      	mov	r1, r9
    343e:	430b      	orrs	r3, r1
		config->sample_rate |
    3440:	9f03      	ldr	r7, [sp, #12]
    3442:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3444:	4652      	mov	r2, sl
    3446:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    3448:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    344a:	4659      	mov	r1, fp
    344c:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    344e:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    3450:	2327      	movs	r3, #39	; 0x27
    3452:	5cf3      	ldrb	r3, [r6, r3]
    3454:	2b00      	cmp	r3, #0
    3456:	d101      	bne.n	345c <usart_init+0x1bc>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    3458:	2304      	movs	r3, #4
    345a:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    345c:	7f31      	ldrb	r1, [r6, #28]
    345e:	0249      	lsls	r1, r1, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    3460:	7e73      	ldrb	r3, [r6, #25]
    3462:	029b      	lsls	r3, r3, #10
    3464:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3466:	7f73      	ldrb	r3, [r6, #29]
    3468:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    346a:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    346c:	2324      	movs	r3, #36	; 0x24
    346e:	5cf3      	ldrb	r3, [r6, r3]
    3470:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3472:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    3474:	2325      	movs	r3, #37	; 0x25
    3476:	5cf3      	ldrb	r3, [r6, r3]
    3478:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    347a:	4319      	orrs	r1, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    347c:	7af3      	ldrb	r3, [r6, #11]
    347e:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    3480:	8933      	ldrh	r3, [r6, #8]
    3482:	2bff      	cmp	r3, #255	; 0xff
    3484:	d004      	beq.n	3490 <usart_init+0x1f0>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    3486:	2280      	movs	r2, #128	; 0x80
    3488:	0452      	lsls	r2, r2, #17
    348a:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    348c:	4319      	orrs	r1, r3
    348e:	e005      	b.n	349c <usart_init+0x1fc>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    3490:	7ef3      	ldrb	r3, [r6, #27]
    3492:	2b00      	cmp	r3, #0
    3494:	d002      	beq.n	349c <usart_init+0x1fc>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    3496:	2380      	movs	r3, #128	; 0x80
    3498:	04db      	lsls	r3, r3, #19
    349a:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    349c:	232c      	movs	r3, #44	; 0x2c
    349e:	5cf3      	ldrb	r3, [r6, r3]
    34a0:	2b00      	cmp	r3, #0
    34a2:	d103      	bne.n	34ac <usart_init+0x20c>
    34a4:	4b36      	ldr	r3, [pc, #216]	; (3580 <usart_init+0x2e0>)
    34a6:	789b      	ldrb	r3, [r3, #2]
    34a8:	079a      	lsls	r2, r3, #30
    34aa:	d501      	bpl.n	34b0 <usart_init+0x210>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    34ac:	2380      	movs	r3, #128	; 0x80
    34ae:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    34b0:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    34b2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    34b4:	2b00      	cmp	r3, #0
    34b6:	d1fc      	bne.n	34b2 <usart_init+0x212>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    34b8:	4643      	mov	r3, r8
    34ba:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    34bc:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    34be:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    34c0:	2b00      	cmp	r3, #0
    34c2:	d1fc      	bne.n	34be <usart_init+0x21e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    34c4:	4641      	mov	r1, r8
    34c6:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    34c8:	ab10      	add	r3, sp, #64	; 0x40
    34ca:	2280      	movs	r2, #128	; 0x80
    34cc:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    34ce:	2200      	movs	r2, #0
    34d0:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    34d2:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    34d4:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    34d6:	6b32      	ldr	r2, [r6, #48]	; 0x30
    34d8:	920c      	str	r2, [sp, #48]	; 0x30
    34da:	6b73      	ldr	r3, [r6, #52]	; 0x34
    34dc:	930d      	str	r3, [sp, #52]	; 0x34
    34de:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    34e0:	970e      	str	r7, [sp, #56]	; 0x38
    34e2:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    34e4:	960f      	str	r6, [sp, #60]	; 0x3c
    34e6:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    34e8:	ae10      	add	r6, sp, #64	; 0x40
    34ea:	b2f9      	uxtb	r1, r7
    34ec:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    34ee:	aa0c      	add	r2, sp, #48	; 0x30
    34f0:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    34f2:	2800      	cmp	r0, #0
    34f4:	d102      	bne.n	34fc <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    34f6:	1c20      	adds	r0, r4, #0
    34f8:	4a22      	ldr	r2, [pc, #136]	; (3584 <usart_init+0x2e4>)
    34fa:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    34fc:	1c43      	adds	r3, r0, #1
    34fe:	d005      	beq.n	350c <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3500:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    3502:	0c00      	lsrs	r0, r0, #16
    3504:	b2c0      	uxtb	r0, r0
    3506:	1c31      	adds	r1, r6, #0
    3508:	4a1f      	ldr	r2, [pc, #124]	; (3588 <usart_init+0x2e8>)
    350a:	4790      	blx	r2
    350c:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    350e:	2f04      	cmp	r7, #4
    3510:	d1eb      	bne.n	34ea <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    3512:	2300      	movs	r3, #0
    3514:	60eb      	str	r3, [r5, #12]
    3516:	612b      	str	r3, [r5, #16]
    3518:	616b      	str	r3, [r5, #20]
    351a:	61ab      	str	r3, [r5, #24]
    351c:	61eb      	str	r3, [r5, #28]
    351e:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    3520:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    3522:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    3524:	2200      	movs	r2, #0
    3526:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    3528:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    352a:	2330      	movs	r3, #48	; 0x30
    352c:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    352e:	2331      	movs	r3, #49	; 0x31
    3530:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    3532:	2332      	movs	r3, #50	; 0x32
    3534:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    3536:	2333      	movs	r3, #51	; 0x33
    3538:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    353a:	6828      	ldr	r0, [r5, #0]
    353c:	4b08      	ldr	r3, [pc, #32]	; (3560 <usart_init+0x2c0>)
    353e:	4798      	blx	r3
    3540:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    3542:	4912      	ldr	r1, [pc, #72]	; (358c <usart_init+0x2ec>)
    3544:	4b12      	ldr	r3, [pc, #72]	; (3590 <usart_init+0x2f0>)
    3546:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    3548:	00a4      	lsls	r4, r4, #2
    354a:	4b12      	ldr	r3, [pc, #72]	; (3594 <usart_init+0x2f4>)
    354c:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    354e:	2000      	movs	r0, #0
}
    3550:	b013      	add	sp, #76	; 0x4c
    3552:	bc3c      	pop	{r2, r3, r4, r5}
    3554:	4690      	mov	r8, r2
    3556:	4699      	mov	r9, r3
    3558:	46a2      	mov	sl, r4
    355a:	46ab      	mov	fp, r5
    355c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    355e:	46c0      	nop			; (mov r8, r8)
    3560:	00002a21 	.word	0x00002a21
    3564:	40000400 	.word	0x40000400
    3568:	00003db5 	.word	0x00003db5
    356c:	00003d29 	.word	0x00003d29
    3570:	000028c9 	.word	0x000028c9
    3574:	00003dd1 	.word	0x00003dd1
    3578:	000026f1 	.word	0x000026f1
    357c:	00002719 	.word	0x00002719
    3580:	41002000 	.word	0x41002000
    3584:	00002919 	.word	0x00002919
    3588:	00003e91 	.word	0x00003e91
    358c:	000036c5 	.word	0x000036c5
    3590:	00003181 	.word	0x00003181
    3594:	2000298c 	.word	0x2000298c

00003598 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    3598:	b510      	push	{r4, lr}
    359a:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    359c:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    359e:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    35a0:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    35a2:	2c00      	cmp	r4, #0
    35a4:	d00d      	beq.n	35c2 <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    35a6:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    35a8:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    35aa:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    35ac:	2a00      	cmp	r2, #0
    35ae:	d108      	bne.n	35c2 <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    35b0:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    35b2:	2a00      	cmp	r2, #0
    35b4:	d1fc      	bne.n	35b0 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    35b6:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    35b8:	2102      	movs	r1, #2
    35ba:	7e1a      	ldrb	r2, [r3, #24]
    35bc:	420a      	tst	r2, r1
    35be:	d0fc      	beq.n	35ba <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    35c0:	2000      	movs	r0, #0
}
    35c2:	bd10      	pop	{r4, pc}

000035c4 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    35c4:	b510      	push	{r4, lr}
    35c6:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    35c8:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    35ca:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    35cc:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    35ce:	2a00      	cmp	r2, #0
    35d0:	d033      	beq.n	363a <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    35d2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    35d4:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    35d6:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    35d8:	2b00      	cmp	r3, #0
    35da:	d12e      	bne.n	363a <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    35dc:	7e23      	ldrb	r3, [r4, #24]
    35de:	075a      	lsls	r2, r3, #29
    35e0:	d52b      	bpl.n	363a <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    35e2:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    35e4:	2b00      	cmp	r3, #0
    35e6:	d1fc      	bne.n	35e2 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    35e8:	8b63      	ldrh	r3, [r4, #26]
    35ea:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    35ec:	069a      	lsls	r2, r3, #26
    35ee:	d021      	beq.n	3634 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    35f0:	079a      	lsls	r2, r3, #30
    35f2:	d503      	bpl.n	35fc <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    35f4:	2302      	movs	r3, #2
    35f6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    35f8:	201a      	movs	r0, #26
    35fa:	e01e      	b.n	363a <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    35fc:	075a      	lsls	r2, r3, #29
    35fe:	d503      	bpl.n	3608 <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    3600:	2304      	movs	r3, #4
    3602:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    3604:	201e      	movs	r0, #30
    3606:	e018      	b.n	363a <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    3608:	07da      	lsls	r2, r3, #31
    360a:	d503      	bpl.n	3614 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    360c:	2301      	movs	r3, #1
    360e:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    3610:	2013      	movs	r0, #19
    3612:	e012      	b.n	363a <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    3614:	06da      	lsls	r2, r3, #27
    3616:	d505      	bpl.n	3624 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    3618:	8b62      	ldrh	r2, [r4, #26]
    361a:	2310      	movs	r3, #16
    361c:	4313      	orrs	r3, r2
    361e:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    3620:	2042      	movs	r0, #66	; 0x42
    3622:	e00a      	b.n	363a <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    3624:	069a      	lsls	r2, r3, #26
    3626:	d505      	bpl.n	3634 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    3628:	8b62      	ldrh	r2, [r4, #26]
    362a:	2320      	movs	r3, #32
    362c:	4313      	orrs	r3, r2
    362e:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    3630:	2041      	movs	r0, #65	; 0x41
    3632:	e002      	b.n	363a <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    3634:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    3636:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    3638:	2000      	movs	r0, #0
}
    363a:	bd10      	pop	{r4, pc}

0000363c <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    363c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    363e:	1c04      	adds	r4, r0, #0
    3640:	1c0e      	adds	r6, r1, #0
    3642:	1c17      	adds	r7, r2, #0
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3644:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3646:	4b0f      	ldr	r3, [pc, #60]	; (3684 <_usart_read_buffer+0x48>)
    3648:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    364a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    364c:	b29b      	uxth	r3, r3
    364e:	2b00      	cmp	r3, #0
    3650:	d003      	beq.n	365a <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3652:	4b0d      	ldr	r3, [pc, #52]	; (3688 <_usart_read_buffer+0x4c>)
    3654:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    3656:	2005      	movs	r0, #5
    3658:	e013      	b.n	3682 <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    365a:	85a7      	strh	r7, [r4, #44]	; 0x2c
    365c:	4b0a      	ldr	r3, [pc, #40]	; (3688 <_usart_read_buffer+0x4c>)
    365e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    3660:	6266      	str	r6, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    3662:	2205      	movs	r2, #5
    3664:	2332      	movs	r3, #50	; 0x32
    3666:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    3668:	2304      	movs	r3, #4
    366a:	75ab      	strb	r3, [r5, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    366c:	7a23      	ldrb	r3, [r4, #8]
    366e:	2b00      	cmp	r3, #0
    3670:	d001      	beq.n	3676 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    3672:	2320      	movs	r3, #32
    3674:	75ab      	strb	r3, [r5, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    3676:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    3678:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    367a:	2b00      	cmp	r3, #0
    367c:	d001      	beq.n	3682 <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    367e:	2308      	movs	r3, #8
    3680:	75ab      	strb	r3, [r5, #22]
	}
#endif

	return STATUS_OK;
}
    3682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3684:	00003231 	.word	0x00003231
    3688:	00003271 	.word	0x00003271

0000368c <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    368c:	1c93      	adds	r3, r2, #2
    368e:	009b      	lsls	r3, r3, #2
    3690:	18c3      	adds	r3, r0, r3
    3692:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    3694:	2301      	movs	r3, #1
    3696:	4093      	lsls	r3, r2
    3698:	1c1a      	adds	r2, r3, #0
    369a:	2330      	movs	r3, #48	; 0x30
    369c:	5cc1      	ldrb	r1, [r0, r3]
    369e:	430a      	orrs	r2, r1
    36a0:	54c2      	strb	r2, [r0, r3]
}
    36a2:	4770      	bx	lr

000036a4 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    36a4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    36a6:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    36a8:	2a00      	cmp	r2, #0
    36aa:	d006      	beq.n	36ba <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    36ac:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    36ae:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    36b0:	2c00      	cmp	r4, #0
    36b2:	d002      	beq.n	36ba <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    36b4:	4b02      	ldr	r3, [pc, #8]	; (36c0 <usart_read_buffer_job+0x1c>)
    36b6:	4798      	blx	r3
    36b8:	1c03      	adds	r3, r0, #0
}
    36ba:	1c18      	adds	r0, r3, #0
    36bc:	bd10      	pop	{r4, pc}
    36be:	46c0      	nop			; (mov r8, r8)
    36c0:	0000363d 	.word	0x0000363d

000036c4 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    36c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    36c6:	0080      	lsls	r0, r0, #2
    36c8:	4b64      	ldr	r3, [pc, #400]	; (385c <_usart_interrupt_handler+0x198>)
    36ca:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    36cc:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    36ce:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    36d0:	2b00      	cmp	r3, #0
    36d2:	d1fc      	bne.n	36ce <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    36d4:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    36d6:	7da6      	ldrb	r6, [r4, #22]
    36d8:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    36da:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    36dc:	5ceb      	ldrb	r3, [r5, r3]
    36de:	2230      	movs	r2, #48	; 0x30
    36e0:	5caf      	ldrb	r7, [r5, r2]
    36e2:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    36e4:	07f1      	lsls	r1, r6, #31
    36e6:	d520      	bpl.n	372a <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    36e8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    36ea:	b29b      	uxth	r3, r3
    36ec:	2b00      	cmp	r3, #0
    36ee:	d01a      	beq.n	3726 <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    36f0:	6aab      	ldr	r3, [r5, #40]	; 0x28
    36f2:	781a      	ldrb	r2, [r3, #0]
    36f4:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    36f6:	1c59      	adds	r1, r3, #1
    36f8:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    36fa:	7969      	ldrb	r1, [r5, #5]
    36fc:	2901      	cmp	r1, #1
    36fe:	d104      	bne.n	370a <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    3700:	7859      	ldrb	r1, [r3, #1]
    3702:	0209      	lsls	r1, r1, #8
    3704:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    3706:	3302      	adds	r3, #2
    3708:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    370a:	05d3      	lsls	r3, r2, #23
    370c:	0ddb      	lsrs	r3, r3, #23
    370e:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    3710:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    3712:	3b01      	subs	r3, #1
    3714:	b29b      	uxth	r3, r3
    3716:	85eb      	strh	r3, [r5, #46]	; 0x2e
    3718:	2b00      	cmp	r3, #0
    371a:	d106      	bne.n	372a <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    371c:	2301      	movs	r3, #1
    371e:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    3720:	2302      	movs	r3, #2
    3722:	75a3      	strb	r3, [r4, #22]
    3724:	e001      	b.n	372a <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    3726:	2301      	movs	r3, #1
    3728:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    372a:	07b2      	lsls	r2, r6, #30
    372c:	d509      	bpl.n	3742 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    372e:	2302      	movs	r3, #2
    3730:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    3732:	2200      	movs	r2, #0
    3734:	2333      	movs	r3, #51	; 0x33
    3736:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    3738:	07fb      	lsls	r3, r7, #31
    373a:	d502      	bpl.n	3742 <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    373c:	1c28      	adds	r0, r5, #0
    373e:	68e9      	ldr	r1, [r5, #12]
    3740:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    3742:	0772      	lsls	r2, r6, #29
    3744:	d56a      	bpl.n	381c <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    3746:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    3748:	b29b      	uxth	r3, r3
    374a:	2b00      	cmp	r3, #0
    374c:	d064      	beq.n	3818 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    374e:	8b63      	ldrh	r3, [r4, #26]
    3750:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    3752:	0719      	lsls	r1, r3, #28
    3754:	d402      	bmi.n	375c <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    3756:	223f      	movs	r2, #63	; 0x3f
    3758:	4013      	ands	r3, r2
    375a:	e001      	b.n	3760 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    375c:	2237      	movs	r2, #55	; 0x37
    375e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    3760:	2b00      	cmp	r3, #0
    3762:	d037      	beq.n	37d4 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    3764:	079a      	lsls	r2, r3, #30
    3766:	d507      	bpl.n	3778 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    3768:	221a      	movs	r2, #26
    376a:	2332      	movs	r3, #50	; 0x32
    376c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    376e:	8b62      	ldrh	r2, [r4, #26]
    3770:	2302      	movs	r3, #2
    3772:	4313      	orrs	r3, r2
    3774:	8363      	strh	r3, [r4, #26]
    3776:	e027      	b.n	37c8 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    3778:	0759      	lsls	r1, r3, #29
    377a:	d507      	bpl.n	378c <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    377c:	221e      	movs	r2, #30
    377e:	2332      	movs	r3, #50	; 0x32
    3780:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    3782:	8b62      	ldrh	r2, [r4, #26]
    3784:	2304      	movs	r3, #4
    3786:	4313      	orrs	r3, r2
    3788:	8363      	strh	r3, [r4, #26]
    378a:	e01d      	b.n	37c8 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    378c:	07da      	lsls	r2, r3, #31
    378e:	d507      	bpl.n	37a0 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    3790:	2213      	movs	r2, #19
    3792:	2332      	movs	r3, #50	; 0x32
    3794:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    3796:	8b62      	ldrh	r2, [r4, #26]
    3798:	2301      	movs	r3, #1
    379a:	4313      	orrs	r3, r2
    379c:	8363      	strh	r3, [r4, #26]
    379e:	e013      	b.n	37c8 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    37a0:	06d9      	lsls	r1, r3, #27
    37a2:	d507      	bpl.n	37b4 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    37a4:	2242      	movs	r2, #66	; 0x42
    37a6:	2332      	movs	r3, #50	; 0x32
    37a8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    37aa:	8b62      	ldrh	r2, [r4, #26]
    37ac:	2310      	movs	r3, #16
    37ae:	4313      	orrs	r3, r2
    37b0:	8363      	strh	r3, [r4, #26]
    37b2:	e009      	b.n	37c8 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    37b4:	2220      	movs	r2, #32
    37b6:	421a      	tst	r2, r3
    37b8:	d006      	beq.n	37c8 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    37ba:	2241      	movs	r2, #65	; 0x41
    37bc:	2332      	movs	r3, #50	; 0x32
    37be:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    37c0:	8b62      	ldrh	r2, [r4, #26]
    37c2:	2320      	movs	r3, #32
    37c4:	4313      	orrs	r3, r2
    37c6:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    37c8:	077a      	lsls	r2, r7, #29
    37ca:	d527      	bpl.n	381c <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    37cc:	1c28      	adds	r0, r5, #0
    37ce:	696b      	ldr	r3, [r5, #20]
    37d0:	4798      	blx	r3
    37d2:	e023      	b.n	381c <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    37d4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    37d6:	05d2      	lsls	r2, r2, #23
    37d8:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    37da:	b2d3      	uxtb	r3, r2
    37dc:	6a69      	ldr	r1, [r5, #36]	; 0x24
    37de:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    37e0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    37e2:	1c59      	adds	r1, r3, #1
    37e4:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    37e6:	7969      	ldrb	r1, [r5, #5]
    37e8:	2901      	cmp	r1, #1
    37ea:	d104      	bne.n	37f6 <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    37ec:	0a12      	lsrs	r2, r2, #8
    37ee:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    37f0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    37f2:	3301      	adds	r3, #1
    37f4:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    37f6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    37f8:	3b01      	subs	r3, #1
    37fa:	b29b      	uxth	r3, r3
    37fc:	85ab      	strh	r3, [r5, #44]	; 0x2c
    37fe:	2b00      	cmp	r3, #0
    3800:	d10c      	bne.n	381c <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    3802:	2304      	movs	r3, #4
    3804:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    3806:	2200      	movs	r2, #0
    3808:	2332      	movs	r3, #50	; 0x32
    380a:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    380c:	07ba      	lsls	r2, r7, #30
    380e:	d505      	bpl.n	381c <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    3810:	1c28      	adds	r0, r5, #0
    3812:	692b      	ldr	r3, [r5, #16]
    3814:	4798      	blx	r3
    3816:	e001      	b.n	381c <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    3818:	2304      	movs	r3, #4
    381a:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    381c:	06f1      	lsls	r1, r6, #27
    381e:	d507      	bpl.n	3830 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    3820:	2310      	movs	r3, #16
    3822:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    3824:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    3826:	06fa      	lsls	r2, r7, #27
    3828:	d502      	bpl.n	3830 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    382a:	1c28      	adds	r0, r5, #0
    382c:	69eb      	ldr	r3, [r5, #28]
    382e:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    3830:	06b1      	lsls	r1, r6, #26
    3832:	d507      	bpl.n	3844 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    3834:	2320      	movs	r3, #32
    3836:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    3838:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    383a:	073a      	lsls	r2, r7, #28
    383c:	d502      	bpl.n	3844 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    383e:	1c28      	adds	r0, r5, #0
    3840:	69ab      	ldr	r3, [r5, #24]
    3842:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    3844:	0731      	lsls	r1, r6, #28
    3846:	d507      	bpl.n	3858 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    3848:	2308      	movs	r3, #8
    384a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    384c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    384e:	06ba      	lsls	r2, r7, #26
    3850:	d502      	bpl.n	3858 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    3852:	6a2b      	ldr	r3, [r5, #32]
    3854:	1c28      	adds	r0, r5, #0
    3856:	4798      	blx	r3
		}
	}
#endif
}
    3858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    385a:	46c0      	nop			; (mov r8, r8)
    385c:	2000298c 	.word	0x2000298c

00003860 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    3860:	b508      	push	{r3, lr}
	switch (clock_source) {
    3862:	2808      	cmp	r0, #8
    3864:	d834      	bhi.n	38d0 <system_clock_source_get_hz+0x70>
    3866:	0080      	lsls	r0, r0, #2
    3868:	4b1b      	ldr	r3, [pc, #108]	; (38d8 <system_clock_source_get_hz+0x78>)
    386a:	581b      	ldr	r3, [r3, r0]
    386c:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    386e:	2080      	movs	r0, #128	; 0x80
    3870:	0200      	lsls	r0, r0, #8
    3872:	e030      	b.n	38d6 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    3874:	4b19      	ldr	r3, [pc, #100]	; (38dc <system_clock_source_get_hz+0x7c>)
    3876:	6918      	ldr	r0, [r3, #16]
    3878:	e02d      	b.n	38d6 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    387a:	4b19      	ldr	r3, [pc, #100]	; (38e0 <system_clock_source_get_hz+0x80>)
    387c:	6a18      	ldr	r0, [r3, #32]
    387e:	0580      	lsls	r0, r0, #22
    3880:	0f80      	lsrs	r0, r0, #30
    3882:	4b18      	ldr	r3, [pc, #96]	; (38e4 <system_clock_source_get_hz+0x84>)
    3884:	40c3      	lsrs	r3, r0
    3886:	1c18      	adds	r0, r3, #0
    3888:	e025      	b.n	38d6 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    388a:	4b14      	ldr	r3, [pc, #80]	; (38dc <system_clock_source_get_hz+0x7c>)
    388c:	6958      	ldr	r0, [r3, #20]
    388e:	e022      	b.n	38d6 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    3890:	4b12      	ldr	r3, [pc, #72]	; (38dc <system_clock_source_get_hz+0x7c>)
    3892:	681b      	ldr	r3, [r3, #0]
    3894:	2002      	movs	r0, #2
    3896:	4018      	ands	r0, r3
    3898:	d01d      	beq.n	38d6 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    389a:	4911      	ldr	r1, [pc, #68]	; (38e0 <system_clock_source_get_hz+0x80>)
    389c:	2210      	movs	r2, #16
    389e:	68cb      	ldr	r3, [r1, #12]
    38a0:	421a      	tst	r2, r3
    38a2:	d0fc      	beq.n	389e <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    38a4:	4b0d      	ldr	r3, [pc, #52]	; (38dc <system_clock_source_get_hz+0x7c>)
    38a6:	681b      	ldr	r3, [r3, #0]
    38a8:	075a      	lsls	r2, r3, #29
    38aa:	d513      	bpl.n	38d4 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    38ac:	2000      	movs	r0, #0
    38ae:	4b0e      	ldr	r3, [pc, #56]	; (38e8 <system_clock_source_get_hz+0x88>)
    38b0:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    38b2:	4b0a      	ldr	r3, [pc, #40]	; (38dc <system_clock_source_get_hz+0x7c>)
    38b4:	689b      	ldr	r3, [r3, #8]
    38b6:	041b      	lsls	r3, r3, #16
    38b8:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    38ba:	4358      	muls	r0, r3
    38bc:	e00b      	b.n	38d6 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    38be:	2350      	movs	r3, #80	; 0x50
    38c0:	4a07      	ldr	r2, [pc, #28]	; (38e0 <system_clock_source_get_hz+0x80>)
    38c2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    38c4:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    38c6:	075a      	lsls	r2, r3, #29
    38c8:	d505      	bpl.n	38d6 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    38ca:	4b04      	ldr	r3, [pc, #16]	; (38dc <system_clock_source_get_hz+0x7c>)
    38cc:	68d8      	ldr	r0, [r3, #12]
    38ce:	e002      	b.n	38d6 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    38d0:	2000      	movs	r0, #0
    38d2:	e000      	b.n	38d6 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    38d4:	4805      	ldr	r0, [pc, #20]	; (38ec <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    38d6:	bd08      	pop	{r3, pc}
    38d8:	0000c59c 	.word	0x0000c59c
    38dc:	20000200 	.word	0x20000200
    38e0:	40000800 	.word	0x40000800
    38e4:	007a1200 	.word	0x007a1200
    38e8:	00003dd1 	.word	0x00003dd1
    38ec:	02dc6c00 	.word	0x02dc6c00

000038f0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    38f0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    38f2:	4b0c      	ldr	r3, [pc, #48]	; (3924 <system_clock_source_osc8m_set_config+0x34>)
    38f4:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    38f6:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    38f8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    38fa:	7840      	ldrb	r0, [r0, #1]
    38fc:	2201      	movs	r2, #1
    38fe:	4010      	ands	r0, r2
    3900:	0180      	lsls	r0, r0, #6
    3902:	2640      	movs	r6, #64	; 0x40
    3904:	43b4      	bics	r4, r6
    3906:	4304      	orrs	r4, r0
    3908:	402a      	ands	r2, r5
    390a:	01d0      	lsls	r0, r2, #7
    390c:	2280      	movs	r2, #128	; 0x80
    390e:	4394      	bics	r4, r2
    3910:	1c22      	adds	r2, r4, #0
    3912:	4302      	orrs	r2, r0
    3914:	2003      	movs	r0, #3
    3916:	4001      	ands	r1, r0
    3918:	0209      	lsls	r1, r1, #8
    391a:	4803      	ldr	r0, [pc, #12]	; (3928 <system_clock_source_osc8m_set_config+0x38>)
    391c:	4002      	ands	r2, r0
    391e:	430a      	orrs	r2, r1
    3920:	621a      	str	r2, [r3, #32]
}
    3922:	bd70      	pop	{r4, r5, r6, pc}
    3924:	40000800 	.word	0x40000800
    3928:	fffffcff 	.word	0xfffffcff

0000392c <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    392c:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    392e:	7a02      	ldrb	r2, [r0, #8]
    3930:	0692      	lsls	r2, r2, #26
    3932:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    3934:	8943      	ldrh	r3, [r0, #10]
    3936:	059b      	lsls	r3, r3, #22
    3938:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    393a:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    393c:	4b18      	ldr	r3, [pc, #96]	; (39a0 <system_clock_source_dfll_set_config+0x74>)
    393e:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    3940:	8881      	ldrh	r1, [r0, #4]
    3942:	8842      	ldrh	r2, [r0, #2]
    3944:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    3946:	79c4      	ldrb	r4, [r0, #7]
    3948:	7982      	ldrb	r2, [r0, #6]
    394a:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    394c:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    394e:	7841      	ldrb	r1, [r0, #1]
    3950:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    3952:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    3954:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    3956:	7803      	ldrb	r3, [r0, #0]
    3958:	2b04      	cmp	r3, #4
    395a:	d10f      	bne.n	397c <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    395c:	7b02      	ldrb	r2, [r0, #12]
    395e:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    3960:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    3962:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    3964:	89c3      	ldrh	r3, [r0, #14]
    3966:	041b      	lsls	r3, r3, #16
    3968:	490e      	ldr	r1, [pc, #56]	; (39a4 <system_clock_source_dfll_set_config+0x78>)
    396a:	400b      	ands	r3, r1
    396c:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    396e:	4b0c      	ldr	r3, [pc, #48]	; (39a0 <system_clock_source_dfll_set_config+0x74>)
    3970:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    3972:	6819      	ldr	r1, [r3, #0]
    3974:	2204      	movs	r2, #4
    3976:	430a      	orrs	r2, r1
    3978:	601a      	str	r2, [r3, #0]
    397a:	e010      	b.n	399e <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    397c:	2b20      	cmp	r3, #32
    397e:	d10e      	bne.n	399e <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    3980:	7b02      	ldrb	r2, [r0, #12]
    3982:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    3984:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    3986:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    3988:	89c3      	ldrh	r3, [r0, #14]
    398a:	041b      	lsls	r3, r3, #16
    398c:	4905      	ldr	r1, [pc, #20]	; (39a4 <system_clock_source_dfll_set_config+0x78>)
    398e:	400b      	ands	r3, r1
    3990:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    3992:	4b03      	ldr	r3, [pc, #12]	; (39a0 <system_clock_source_dfll_set_config+0x74>)
    3994:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    3996:	681a      	ldr	r2, [r3, #0]
    3998:	4903      	ldr	r1, [pc, #12]	; (39a8 <system_clock_source_dfll_set_config+0x7c>)
    399a:	430a      	orrs	r2, r1
    399c:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    399e:	bd10      	pop	{r4, pc}
    39a0:	20000200 	.word	0x20000200
    39a4:	03ff0000 	.word	0x03ff0000
    39a8:	00000424 	.word	0x00000424

000039ac <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    39ac:	2808      	cmp	r0, #8
    39ae:	d849      	bhi.n	3a44 <system_clock_source_enable+0x98>
    39b0:	0080      	lsls	r0, r0, #2
    39b2:	4b25      	ldr	r3, [pc, #148]	; (3a48 <system_clock_source_enable+0x9c>)
    39b4:	581b      	ldr	r3, [r3, r0]
    39b6:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    39b8:	2000      	movs	r0, #0
    39ba:	e044      	b.n	3a46 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    39bc:	4b23      	ldr	r3, [pc, #140]	; (3a4c <system_clock_source_enable+0xa0>)
    39be:	6a19      	ldr	r1, [r3, #32]
    39c0:	2202      	movs	r2, #2
    39c2:	430a      	orrs	r2, r1
    39c4:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    39c6:	2000      	movs	r0, #0
    39c8:	e03d      	b.n	3a46 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    39ca:	4b20      	ldr	r3, [pc, #128]	; (3a4c <system_clock_source_enable+0xa0>)
    39cc:	6999      	ldr	r1, [r3, #24]
    39ce:	2202      	movs	r2, #2
    39d0:	430a      	orrs	r2, r1
    39d2:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    39d4:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    39d6:	e036      	b.n	3a46 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    39d8:	4b1c      	ldr	r3, [pc, #112]	; (3a4c <system_clock_source_enable+0xa0>)
    39da:	8a19      	ldrh	r1, [r3, #16]
    39dc:	2202      	movs	r2, #2
    39de:	430a      	orrs	r2, r1
    39e0:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    39e2:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    39e4:	e02f      	b.n	3a46 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    39e6:	4b19      	ldr	r3, [pc, #100]	; (3a4c <system_clock_source_enable+0xa0>)
    39e8:	8a99      	ldrh	r1, [r3, #20]
    39ea:	2202      	movs	r2, #2
    39ec:	430a      	orrs	r2, r1
    39ee:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    39f0:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    39f2:	e028      	b.n	3a46 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    39f4:	4a16      	ldr	r2, [pc, #88]	; (3a50 <system_clock_source_enable+0xa4>)
    39f6:	6811      	ldr	r1, [r2, #0]
    39f8:	2302      	movs	r3, #2
    39fa:	4319      	orrs	r1, r3
    39fc:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    39fe:	4a13      	ldr	r2, [pc, #76]	; (3a4c <system_clock_source_enable+0xa0>)
    3a00:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    3a02:	1c11      	adds	r1, r2, #0
    3a04:	2210      	movs	r2, #16
    3a06:	68cb      	ldr	r3, [r1, #12]
    3a08:	421a      	tst	r2, r3
    3a0a:	d0fc      	beq.n	3a06 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    3a0c:	4a10      	ldr	r2, [pc, #64]	; (3a50 <system_clock_source_enable+0xa4>)
    3a0e:	6891      	ldr	r1, [r2, #8]
    3a10:	4b0e      	ldr	r3, [pc, #56]	; (3a4c <system_clock_source_enable+0xa0>)
    3a12:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    3a14:	6852      	ldr	r2, [r2, #4]
    3a16:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    3a18:	2200      	movs	r2, #0
    3a1a:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    3a1c:	1c19      	adds	r1, r3, #0
    3a1e:	2210      	movs	r2, #16
    3a20:	68cb      	ldr	r3, [r1, #12]
    3a22:	421a      	tst	r2, r3
    3a24:	d0fc      	beq.n	3a20 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    3a26:	4b0a      	ldr	r3, [pc, #40]	; (3a50 <system_clock_source_enable+0xa4>)
    3a28:	681a      	ldr	r2, [r3, #0]
    3a2a:	b292      	uxth	r2, r2
    3a2c:	4b07      	ldr	r3, [pc, #28]	; (3a4c <system_clock_source_enable+0xa0>)
    3a2e:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    3a30:	2000      	movs	r0, #0
    3a32:	e008      	b.n	3a46 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    3a34:	4a05      	ldr	r2, [pc, #20]	; (3a4c <system_clock_source_enable+0xa0>)
    3a36:	2344      	movs	r3, #68	; 0x44
    3a38:	5cd0      	ldrb	r0, [r2, r3]
    3a3a:	2102      	movs	r1, #2
    3a3c:	4301      	orrs	r1, r0
    3a3e:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    3a40:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    3a42:	e000      	b.n	3a46 <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3a44:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    3a46:	4770      	bx	lr
    3a48:	0000c5c0 	.word	0x0000c5c0
    3a4c:	40000800 	.word	0x40000800
    3a50:	20000200 	.word	0x20000200

00003a54 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    3a54:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a56:	464f      	mov	r7, r9
    3a58:	4646      	mov	r6, r8
    3a5a:	b4c0      	push	{r6, r7}
    3a5c:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    3a5e:	22c2      	movs	r2, #194	; 0xc2
    3a60:	00d2      	lsls	r2, r2, #3
    3a62:	4b3c      	ldr	r3, [pc, #240]	; (3b54 <system_clock_init+0x100>)
    3a64:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    3a66:	4b3c      	ldr	r3, [pc, #240]	; (3b58 <system_clock_init+0x104>)
    3a68:	685a      	ldr	r2, [r3, #4]
    3a6a:	211e      	movs	r1, #30
    3a6c:	438a      	bics	r2, r1
    3a6e:	2102      	movs	r1, #2
    3a70:	430a      	orrs	r2, r1
    3a72:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    3a74:	2201      	movs	r2, #1
    3a76:	ab01      	add	r3, sp, #4
    3a78:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    3a7a:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    3a7c:	4d37      	ldr	r5, [pc, #220]	; (3b5c <system_clock_init+0x108>)
    3a7e:	b2e0      	uxtb	r0, r4
    3a80:	a901      	add	r1, sp, #4
    3a82:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    3a84:	3401      	adds	r4, #1
    3a86:	2c25      	cmp	r4, #37	; 0x25
    3a88:	d1f9      	bne.n	3a7e <system_clock_init+0x2a>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    3a8a:	ab05      	add	r3, sp, #20
    3a8c:	2100      	movs	r1, #0
    3a8e:	7019      	strb	r1, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    3a90:	2200      	movs	r2, #0
    3a92:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    3a94:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    3a96:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    3a98:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    3a9a:	213f      	movs	r1, #63	; 0x3f
    3a9c:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    3a9e:	2106      	movs	r1, #6
    3aa0:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    3aa2:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    3aa4:	4b2e      	ldr	r3, [pc, #184]	; (3b60 <system_clock_init+0x10c>)
    3aa6:	681b      	ldr	r3, [r3, #0]
    3aa8:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    3aaa:	2b3f      	cmp	r3, #63	; 0x3f
    3aac:	d100      	bne.n	3ab0 <system_clock_init+0x5c>
		coarse = 0x1f;
    3aae:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    3ab0:	a805      	add	r0, sp, #20
    3ab2:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    3ab4:	2307      	movs	r3, #7
    3ab6:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    3ab8:	233f      	movs	r3, #63	; 0x3f
    3aba:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    3abc:	4b29      	ldr	r3, [pc, #164]	; (3b64 <system_clock_init+0x110>)
    3abe:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    3ac0:	a804      	add	r0, sp, #16
    3ac2:	2500      	movs	r5, #0
    3ac4:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    3ac6:	2301      	movs	r3, #1
    3ac8:	4699      	mov	r9, r3
    3aca:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    3acc:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    3ace:	4b26      	ldr	r3, [pc, #152]	; (3b68 <system_clock_init+0x114>)
    3ad0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    3ad2:	2006      	movs	r0, #6
    3ad4:	4e25      	ldr	r6, [pc, #148]	; (3b6c <system_clock_init+0x118>)
    3ad6:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    3ad8:	4b25      	ldr	r3, [pc, #148]	; (3b70 <system_clock_init+0x11c>)
    3ada:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    3adc:	ac01      	add	r4, sp, #4
    3ade:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    3ae0:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    3ae2:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    3ae4:	2304      	movs	r3, #4
    3ae6:	7023      	strb	r3, [r4, #0]
    3ae8:	2320      	movs	r3, #32
    3aea:	9302      	str	r3, [sp, #8]
    3aec:	2002      	movs	r0, #2
    3aee:	1c21      	adds	r1, r4, #0
    3af0:	4b20      	ldr	r3, [pc, #128]	; (3b74 <system_clock_init+0x120>)
    3af2:	4698      	mov	r8, r3
    3af4:	4798      	blx	r3
    3af6:	2002      	movs	r0, #2
    3af8:	4f1f      	ldr	r7, [pc, #124]	; (3b78 <system_clock_init+0x124>)
    3afa:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    3afc:	464b      	mov	r3, r9
    3afe:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    3b00:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    3b02:	2306      	movs	r3, #6
    3b04:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    3b06:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    3b08:	7265      	strb	r5, [r4, #9]
    3b0a:	2003      	movs	r0, #3
    3b0c:	1c21      	adds	r1, r4, #0
    3b0e:	47c0      	blx	r8
    3b10:	2003      	movs	r0, #3
    3b12:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    3b14:	2007      	movs	r0, #7
    3b16:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    3b18:	490e      	ldr	r1, [pc, #56]	; (3b54 <system_clock_init+0x100>)
    3b1a:	2210      	movs	r2, #16
    3b1c:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    3b1e:	421a      	tst	r2, r3
    3b20:	d0fc      	beq.n	3b1c <system_clock_init+0xc8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    3b22:	4a16      	ldr	r2, [pc, #88]	; (3b7c <system_clock_init+0x128>)
    3b24:	2300      	movs	r3, #0
    3b26:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    3b28:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    3b2a:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    3b2c:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    3b2e:	a901      	add	r1, sp, #4
    3b30:	2201      	movs	r2, #1
    3b32:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    3b34:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    3b36:	2206      	movs	r2, #6
    3b38:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    3b3a:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    3b3c:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    3b3e:	2000      	movs	r0, #0
    3b40:	4b0c      	ldr	r3, [pc, #48]	; (3b74 <system_clock_init+0x120>)
    3b42:	4798      	blx	r3
    3b44:	2000      	movs	r0, #0
    3b46:	4b0c      	ldr	r3, [pc, #48]	; (3b78 <system_clock_init+0x124>)
    3b48:	4798      	blx	r3
#endif
}
    3b4a:	b00b      	add	sp, #44	; 0x2c
    3b4c:	bc0c      	pop	{r2, r3}
    3b4e:	4690      	mov	r8, r2
    3b50:	4699      	mov	r9, r3
    3b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b54:	40000800 	.word	0x40000800
    3b58:	41004000 	.word	0x41004000
    3b5c:	00003db5 	.word	0x00003db5
    3b60:	00806024 	.word	0x00806024
    3b64:	0000392d 	.word	0x0000392d
    3b68:	000038f1 	.word	0x000038f1
    3b6c:	000039ad 	.word	0x000039ad
    3b70:	00003b81 	.word	0x00003b81
    3b74:	00003ba5 	.word	0x00003ba5
    3b78:	00003c59 	.word	0x00003c59
    3b7c:	40000400 	.word	0x40000400

00003b80 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    3b80:	4b06      	ldr	r3, [pc, #24]	; (3b9c <system_gclk_init+0x1c>)
    3b82:	6999      	ldr	r1, [r3, #24]
    3b84:	2208      	movs	r2, #8
    3b86:	430a      	orrs	r2, r1
    3b88:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    3b8a:	2201      	movs	r2, #1
    3b8c:	4b04      	ldr	r3, [pc, #16]	; (3ba0 <system_gclk_init+0x20>)
    3b8e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    3b90:	1c19      	adds	r1, r3, #0
    3b92:	780b      	ldrb	r3, [r1, #0]
    3b94:	4213      	tst	r3, r2
    3b96:	d1fc      	bne.n	3b92 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    3b98:	4770      	bx	lr
    3b9a:	46c0      	nop			; (mov r8, r8)
    3b9c:	40000400 	.word	0x40000400
    3ba0:	40000c00 	.word	0x40000c00

00003ba4 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    3ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3ba6:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    3ba8:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    3baa:	780d      	ldrb	r5, [r1, #0]
    3bac:	022d      	lsls	r5, r5, #8
    3bae:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    3bb0:	784b      	ldrb	r3, [r1, #1]
    3bb2:	2b00      	cmp	r3, #0
    3bb4:	d002      	beq.n	3bbc <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    3bb6:	2380      	movs	r3, #128	; 0x80
    3bb8:	02db      	lsls	r3, r3, #11
    3bba:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    3bbc:	7a4b      	ldrb	r3, [r1, #9]
    3bbe:	2b00      	cmp	r3, #0
    3bc0:	d002      	beq.n	3bc8 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    3bc2:	2380      	movs	r3, #128	; 0x80
    3bc4:	031b      	lsls	r3, r3, #12
    3bc6:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    3bc8:	684c      	ldr	r4, [r1, #4]
    3bca:	2c01      	cmp	r4, #1
    3bcc:	d917      	bls.n	3bfe <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    3bce:	1e63      	subs	r3, r4, #1
    3bd0:	421c      	tst	r4, r3
    3bd2:	d10f      	bne.n	3bf4 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    3bd4:	2c02      	cmp	r4, #2
    3bd6:	d906      	bls.n	3be6 <system_gclk_gen_set_config+0x42>
    3bd8:	2302      	movs	r3, #2
    3bda:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    3bdc:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    3bde:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    3be0:	429c      	cmp	r4, r3
    3be2:	d8fb      	bhi.n	3bdc <system_gclk_gen_set_config+0x38>
    3be4:	e000      	b.n	3be8 <system_gclk_gen_set_config+0x44>
    3be6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    3be8:	0217      	lsls	r7, r2, #8
    3bea:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    3bec:	2380      	movs	r3, #128	; 0x80
    3bee:	035b      	lsls	r3, r3, #13
    3bf0:	431d      	orrs	r5, r3
    3bf2:	e004      	b.n	3bfe <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    3bf4:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    3bf6:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    3bf8:	2380      	movs	r3, #128	; 0x80
    3bfa:	029b      	lsls	r3, r3, #10
    3bfc:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    3bfe:	7a0b      	ldrb	r3, [r1, #8]
    3c00:	2b00      	cmp	r3, #0
    3c02:	d002      	beq.n	3c0a <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    3c04:	2380      	movs	r3, #128	; 0x80
    3c06:	039b      	lsls	r3, r3, #14
    3c08:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3c0a:	4a0f      	ldr	r2, [pc, #60]	; (3c48 <system_gclk_gen_set_config+0xa4>)
    3c0c:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    3c0e:	b25b      	sxtb	r3, r3
    3c10:	2b00      	cmp	r3, #0
    3c12:	dbfb      	blt.n	3c0c <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3c14:	4b0d      	ldr	r3, [pc, #52]	; (3c4c <system_gclk_gen_set_config+0xa8>)
    3c16:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    3c18:	4b0d      	ldr	r3, [pc, #52]	; (3c50 <system_gclk_gen_set_config+0xac>)
    3c1a:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3c1c:	4a0a      	ldr	r2, [pc, #40]	; (3c48 <system_gclk_gen_set_config+0xa4>)
    3c1e:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    3c20:	b25b      	sxtb	r3, r3
    3c22:	2b00      	cmp	r3, #0
    3c24:	dbfb      	blt.n	3c1e <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    3c26:	4b08      	ldr	r3, [pc, #32]	; (3c48 <system_gclk_gen_set_config+0xa4>)
    3c28:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3c2a:	1c1a      	adds	r2, r3, #0
    3c2c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    3c2e:	b25b      	sxtb	r3, r3
    3c30:	2b00      	cmp	r3, #0
    3c32:	dbfb      	blt.n	3c2c <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    3c34:	4b04      	ldr	r3, [pc, #16]	; (3c48 <system_gclk_gen_set_config+0xa4>)
    3c36:	6859      	ldr	r1, [r3, #4]
    3c38:	2280      	movs	r2, #128	; 0x80
    3c3a:	0252      	lsls	r2, r2, #9
    3c3c:	400a      	ands	r2, r1
    3c3e:	4315      	orrs	r5, r2
    3c40:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3c42:	4b04      	ldr	r3, [pc, #16]	; (3c54 <system_gclk_gen_set_config+0xb0>)
    3c44:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3c48:	40000c00 	.word	0x40000c00
    3c4c:	00003231 	.word	0x00003231
    3c50:	40000c08 	.word	0x40000c08
    3c54:	00003271 	.word	0x00003271

00003c58 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    3c58:	b510      	push	{r4, lr}
    3c5a:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3c5c:	4a0b      	ldr	r2, [pc, #44]	; (3c8c <system_gclk_gen_enable+0x34>)
    3c5e:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    3c60:	b25b      	sxtb	r3, r3
    3c62:	2b00      	cmp	r3, #0
    3c64:	dbfb      	blt.n	3c5e <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3c66:	4b0a      	ldr	r3, [pc, #40]	; (3c90 <system_gclk_gen_enable+0x38>)
    3c68:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3c6a:	4b0a      	ldr	r3, [pc, #40]	; (3c94 <system_gclk_gen_enable+0x3c>)
    3c6c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3c6e:	4a07      	ldr	r2, [pc, #28]	; (3c8c <system_gclk_gen_enable+0x34>)
    3c70:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    3c72:	b25b      	sxtb	r3, r3
    3c74:	2b00      	cmp	r3, #0
    3c76:	dbfb      	blt.n	3c70 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    3c78:	4b04      	ldr	r3, [pc, #16]	; (3c8c <system_gclk_gen_enable+0x34>)
    3c7a:	6859      	ldr	r1, [r3, #4]
    3c7c:	2280      	movs	r2, #128	; 0x80
    3c7e:	0252      	lsls	r2, r2, #9
    3c80:	430a      	orrs	r2, r1
    3c82:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3c84:	4b04      	ldr	r3, [pc, #16]	; (3c98 <system_gclk_gen_enable+0x40>)
    3c86:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3c88:	bd10      	pop	{r4, pc}
    3c8a:	46c0      	nop			; (mov r8, r8)
    3c8c:	40000c00 	.word	0x40000c00
    3c90:	00003231 	.word	0x00003231
    3c94:	40000c04 	.word	0x40000c04
    3c98:	00003271 	.word	0x00003271

00003c9c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    3c9c:	b570      	push	{r4, r5, r6, lr}
    3c9e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3ca0:	4a1a      	ldr	r2, [pc, #104]	; (3d0c <system_gclk_gen_get_hz+0x70>)
    3ca2:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    3ca4:	b25b      	sxtb	r3, r3
    3ca6:	2b00      	cmp	r3, #0
    3ca8:	dbfb      	blt.n	3ca2 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3caa:	4b19      	ldr	r3, [pc, #100]	; (3d10 <system_gclk_gen_get_hz+0x74>)
    3cac:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3cae:	4b19      	ldr	r3, [pc, #100]	; (3d14 <system_gclk_gen_get_hz+0x78>)
    3cb0:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3cb2:	4a16      	ldr	r2, [pc, #88]	; (3d0c <system_gclk_gen_get_hz+0x70>)
    3cb4:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    3cb6:	b25b      	sxtb	r3, r3
    3cb8:	2b00      	cmp	r3, #0
    3cba:	dbfb      	blt.n	3cb4 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    3cbc:	4e13      	ldr	r6, [pc, #76]	; (3d0c <system_gclk_gen_get_hz+0x70>)
    3cbe:	6870      	ldr	r0, [r6, #4]
    3cc0:	04c0      	lsls	r0, r0, #19
    3cc2:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    3cc4:	4b14      	ldr	r3, [pc, #80]	; (3d18 <system_gclk_gen_get_hz+0x7c>)
    3cc6:	4798      	blx	r3
    3cc8:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3cca:	4b12      	ldr	r3, [pc, #72]	; (3d14 <system_gclk_gen_get_hz+0x78>)
    3ccc:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    3cce:	6876      	ldr	r6, [r6, #4]
    3cd0:	02f6      	lsls	r6, r6, #11
    3cd2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    3cd4:	4b11      	ldr	r3, [pc, #68]	; (3d1c <system_gclk_gen_get_hz+0x80>)
    3cd6:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3cd8:	4a0c      	ldr	r2, [pc, #48]	; (3d0c <system_gclk_gen_get_hz+0x70>)
    3cda:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    3cdc:	b25b      	sxtb	r3, r3
    3cde:	2b00      	cmp	r3, #0
    3ce0:	dbfb      	blt.n	3cda <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    3ce2:	4b0a      	ldr	r3, [pc, #40]	; (3d0c <system_gclk_gen_get_hz+0x70>)
    3ce4:	689c      	ldr	r4, [r3, #8]
    3ce6:	0a24      	lsrs	r4, r4, #8
    3ce8:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3cea:	4b0d      	ldr	r3, [pc, #52]	; (3d20 <system_gclk_gen_get_hz+0x84>)
    3cec:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    3cee:	2e00      	cmp	r6, #0
    3cf0:	d107      	bne.n	3d02 <system_gclk_gen_get_hz+0x66>
    3cf2:	2c01      	cmp	r4, #1
    3cf4:	d907      	bls.n	3d06 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    3cf6:	1c28      	adds	r0, r5, #0
    3cf8:	1c21      	adds	r1, r4, #0
    3cfa:	4b0a      	ldr	r3, [pc, #40]	; (3d24 <system_gclk_gen_get_hz+0x88>)
    3cfc:	4798      	blx	r3
    3cfe:	1c05      	adds	r5, r0, #0
    3d00:	e001      	b.n	3d06 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    3d02:	3401      	adds	r4, #1
    3d04:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    3d06:	1c28      	adds	r0, r5, #0
    3d08:	bd70      	pop	{r4, r5, r6, pc}
    3d0a:	46c0      	nop			; (mov r8, r8)
    3d0c:	40000c00 	.word	0x40000c00
    3d10:	00003231 	.word	0x00003231
    3d14:	40000c04 	.word	0x40000c04
    3d18:	00003861 	.word	0x00003861
    3d1c:	40000c08 	.word	0x40000c08
    3d20:	00003271 	.word	0x00003271
    3d24:	00008471 	.word	0x00008471

00003d28 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    3d28:	b510      	push	{r4, lr}
    3d2a:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3d2c:	4b06      	ldr	r3, [pc, #24]	; (3d48 <system_gclk_chan_enable+0x20>)
    3d2e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3d30:	4b06      	ldr	r3, [pc, #24]	; (3d4c <system_gclk_chan_enable+0x24>)
    3d32:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    3d34:	4b06      	ldr	r3, [pc, #24]	; (3d50 <system_gclk_chan_enable+0x28>)
    3d36:	8859      	ldrh	r1, [r3, #2]
    3d38:	2280      	movs	r2, #128	; 0x80
    3d3a:	01d2      	lsls	r2, r2, #7
    3d3c:	430a      	orrs	r2, r1
    3d3e:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3d40:	4b04      	ldr	r3, [pc, #16]	; (3d54 <system_gclk_chan_enable+0x2c>)
    3d42:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3d44:	bd10      	pop	{r4, pc}
    3d46:	46c0      	nop			; (mov r8, r8)
    3d48:	00003231 	.word	0x00003231
    3d4c:	40000c02 	.word	0x40000c02
    3d50:	40000c00 	.word	0x40000c00
    3d54:	00003271 	.word	0x00003271

00003d58 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    3d58:	b510      	push	{r4, lr}
    3d5a:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3d5c:	4b0f      	ldr	r3, [pc, #60]	; (3d9c <system_gclk_chan_disable+0x44>)
    3d5e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3d60:	4b0f      	ldr	r3, [pc, #60]	; (3da0 <system_gclk_chan_disable+0x48>)
    3d62:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    3d64:	4b0f      	ldr	r3, [pc, #60]	; (3da4 <system_gclk_chan_disable+0x4c>)
    3d66:	8858      	ldrh	r0, [r3, #2]
    3d68:	0500      	lsls	r0, r0, #20
    3d6a:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    3d6c:	8859      	ldrh	r1, [r3, #2]
    3d6e:	4a0e      	ldr	r2, [pc, #56]	; (3da8 <system_gclk_chan_disable+0x50>)
    3d70:	400a      	ands	r2, r1
    3d72:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    3d74:	8859      	ldrh	r1, [r3, #2]
    3d76:	4a0d      	ldr	r2, [pc, #52]	; (3dac <system_gclk_chan_disable+0x54>)
    3d78:	400a      	ands	r2, r1
    3d7a:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    3d7c:	1c19      	adds	r1, r3, #0
    3d7e:	2280      	movs	r2, #128	; 0x80
    3d80:	01d2      	lsls	r2, r2, #7
    3d82:	884b      	ldrh	r3, [r1, #2]
    3d84:	4213      	tst	r3, r2
    3d86:	d1fc      	bne.n	3d82 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    3d88:	4b06      	ldr	r3, [pc, #24]	; (3da4 <system_gclk_chan_disable+0x4c>)
    3d8a:	0201      	lsls	r1, r0, #8
    3d8c:	8858      	ldrh	r0, [r3, #2]
    3d8e:	4a06      	ldr	r2, [pc, #24]	; (3da8 <system_gclk_chan_disable+0x50>)
    3d90:	4002      	ands	r2, r0
    3d92:	430a      	orrs	r2, r1
    3d94:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3d96:	4b06      	ldr	r3, [pc, #24]	; (3db0 <system_gclk_chan_disable+0x58>)
    3d98:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3d9a:	bd10      	pop	{r4, pc}
    3d9c:	00003231 	.word	0x00003231
    3da0:	40000c02 	.word	0x40000c02
    3da4:	40000c00 	.word	0x40000c00
    3da8:	fffff0ff 	.word	0xfffff0ff
    3dac:	ffffbfff 	.word	0xffffbfff
    3db0:	00003271 	.word	0x00003271

00003db4 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    3db4:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    3db6:	780c      	ldrb	r4, [r1, #0]
    3db8:	0224      	lsls	r4, r4, #8
    3dba:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    3dbc:	4b02      	ldr	r3, [pc, #8]	; (3dc8 <system_gclk_chan_set_config+0x14>)
    3dbe:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    3dc0:	b2a4      	uxth	r4, r4
    3dc2:	4b02      	ldr	r3, [pc, #8]	; (3dcc <system_gclk_chan_set_config+0x18>)
    3dc4:	805c      	strh	r4, [r3, #2]
}
    3dc6:	bd10      	pop	{r4, pc}
    3dc8:	00003d59 	.word	0x00003d59
    3dcc:	40000c00 	.word	0x40000c00

00003dd0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    3dd0:	b510      	push	{r4, lr}
    3dd2:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3dd4:	4b06      	ldr	r3, [pc, #24]	; (3df0 <system_gclk_chan_get_hz+0x20>)
    3dd6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3dd8:	4b06      	ldr	r3, [pc, #24]	; (3df4 <system_gclk_chan_get_hz+0x24>)
    3dda:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    3ddc:	4b06      	ldr	r3, [pc, #24]	; (3df8 <system_gclk_chan_get_hz+0x28>)
    3dde:	885c      	ldrh	r4, [r3, #2]
    3de0:	0524      	lsls	r4, r4, #20
    3de2:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3de4:	4b05      	ldr	r3, [pc, #20]	; (3dfc <system_gclk_chan_get_hz+0x2c>)
    3de6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    3de8:	1c20      	adds	r0, r4, #0
    3dea:	4b05      	ldr	r3, [pc, #20]	; (3e00 <system_gclk_chan_get_hz+0x30>)
    3dec:	4798      	blx	r3
}
    3dee:	bd10      	pop	{r4, pc}
    3df0:	00003231 	.word	0x00003231
    3df4:	40000c02 	.word	0x40000c02
    3df8:	40000c00 	.word	0x40000c00
    3dfc:	00003271 	.word	0x00003271
    3e00:	00003c9d 	.word	0x00003c9d

00003e04 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    3e04:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    3e06:	78d3      	ldrb	r3, [r2, #3]
    3e08:	2b00      	cmp	r3, #0
    3e0a:	d11e      	bne.n	3e4a <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3e0c:	7813      	ldrb	r3, [r2, #0]
    3e0e:	2b80      	cmp	r3, #128	; 0x80
    3e10:	d004      	beq.n	3e1c <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    3e12:	061b      	lsls	r3, r3, #24
    3e14:	2480      	movs	r4, #128	; 0x80
    3e16:	0264      	lsls	r4, r4, #9
    3e18:	4323      	orrs	r3, r4
    3e1a:	e000      	b.n	3e1e <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3e1c:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    3e1e:	7854      	ldrb	r4, [r2, #1]
    3e20:	2502      	movs	r5, #2
    3e22:	43ac      	bics	r4, r5
    3e24:	d10a      	bne.n	3e3c <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    3e26:	7894      	ldrb	r4, [r2, #2]
    3e28:	2c00      	cmp	r4, #0
    3e2a:	d103      	bne.n	3e34 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    3e2c:	2480      	movs	r4, #128	; 0x80
    3e2e:	02a4      	lsls	r4, r4, #10
    3e30:	4323      	orrs	r3, r4
    3e32:	e002      	b.n	3e3a <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    3e34:	24c0      	movs	r4, #192	; 0xc0
    3e36:	02e4      	lsls	r4, r4, #11
    3e38:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    3e3a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3e3c:	7854      	ldrb	r4, [r2, #1]
    3e3e:	3c01      	subs	r4, #1
    3e40:	2c01      	cmp	r4, #1
    3e42:	d804      	bhi.n	3e4e <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    3e44:	4c11      	ldr	r4, [pc, #68]	; (3e8c <_system_pinmux_config+0x88>)
    3e46:	4023      	ands	r3, r4
    3e48:	e001      	b.n	3e4e <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    3e4a:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3e4c:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    3e4e:	040d      	lsls	r5, r1, #16
    3e50:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3e52:	24a0      	movs	r4, #160	; 0xa0
    3e54:	05e4      	lsls	r4, r4, #23
    3e56:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    3e58:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3e5a:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    3e5c:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3e5e:	24d0      	movs	r4, #208	; 0xd0
    3e60:	0624      	lsls	r4, r4, #24
    3e62:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    3e64:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3e66:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    3e68:	78d4      	ldrb	r4, [r2, #3]
    3e6a:	2c00      	cmp	r4, #0
    3e6c:	d10c      	bne.n	3e88 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    3e6e:	035c      	lsls	r4, r3, #13
    3e70:	d505      	bpl.n	3e7e <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    3e72:	7893      	ldrb	r3, [r2, #2]
    3e74:	2b01      	cmp	r3, #1
    3e76:	d101      	bne.n	3e7c <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    3e78:	6181      	str	r1, [r0, #24]
    3e7a:	e000      	b.n	3e7e <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    3e7c:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3e7e:	7853      	ldrb	r3, [r2, #1]
    3e80:	3b01      	subs	r3, #1
    3e82:	2b01      	cmp	r3, #1
    3e84:	d800      	bhi.n	3e88 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    3e86:	6081      	str	r1, [r0, #8]
		}
	}
}
    3e88:	bd30      	pop	{r4, r5, pc}
    3e8a:	46c0      	nop			; (mov r8, r8)
    3e8c:	fffbffff 	.word	0xfffbffff

00003e90 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    3e90:	b508      	push	{r3, lr}
    3e92:	1c03      	adds	r3, r0, #0
    3e94:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3e96:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3e98:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3e9a:	2900      	cmp	r1, #0
    3e9c:	d103      	bne.n	3ea6 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    3e9e:	0958      	lsrs	r0, r3, #5
    3ea0:	01c0      	lsls	r0, r0, #7
    3ea2:	4904      	ldr	r1, [pc, #16]	; (3eb4 <system_pinmux_pin_set_config+0x24>)
    3ea4:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    3ea6:	211f      	movs	r1, #31
    3ea8:	400b      	ands	r3, r1
    3eaa:	2101      	movs	r1, #1
    3eac:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    3eae:	4b02      	ldr	r3, [pc, #8]	; (3eb8 <system_pinmux_pin_set_config+0x28>)
    3eb0:	4798      	blx	r3
}
    3eb2:	bd08      	pop	{r3, pc}
    3eb4:	41004400 	.word	0x41004400
    3eb8:	00003e05 	.word	0x00003e05

00003ebc <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    3ebc:	4770      	bx	lr
    3ebe:	46c0      	nop			; (mov r8, r8)

00003ec0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    3ec0:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    3ec2:	4b05      	ldr	r3, [pc, #20]	; (3ed8 <system_init+0x18>)
    3ec4:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    3ec6:	4b05      	ldr	r3, [pc, #20]	; (3edc <system_init+0x1c>)
    3ec8:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    3eca:	4b05      	ldr	r3, [pc, #20]	; (3ee0 <system_init+0x20>)
    3ecc:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    3ece:	4b05      	ldr	r3, [pc, #20]	; (3ee4 <system_init+0x24>)
    3ed0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    3ed2:	4b05      	ldr	r3, [pc, #20]	; (3ee8 <system_init+0x28>)
    3ed4:	4798      	blx	r3
}
    3ed6:	bd08      	pop	{r3, pc}
    3ed8:	00003a55 	.word	0x00003a55
    3edc:	0000322d 	.word	0x0000322d
    3ee0:	00003ebd 	.word	0x00003ebd
    3ee4:	00003ebd 	.word	0x00003ebd
    3ee8:	00003ebd 	.word	0x00003ebd

00003eec <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    3eec:	b570      	push	{r4, r5, r6, lr}
    3eee:	b084      	sub	sp, #16
    3ef0:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    3ef2:	ab01      	add	r3, sp, #4
    3ef4:	4a0a      	ldr	r2, [pc, #40]	; (3f20 <_tc_get_inst_index+0x34>)
    3ef6:	ca70      	ldmia	r2!, {r4, r5, r6}
    3ef8:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    3efa:	9b01      	ldr	r3, [sp, #4]
    3efc:	4283      	cmp	r3, r0
    3efe:	d00a      	beq.n	3f16 <_tc_get_inst_index+0x2a>
    3f00:	9c02      	ldr	r4, [sp, #8]
    3f02:	4284      	cmp	r4, r0
    3f04:	d005      	beq.n	3f12 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    3f06:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    3f08:	9d03      	ldr	r5, [sp, #12]
    3f0a:	428d      	cmp	r5, r1
    3f0c:	d105      	bne.n	3f1a <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3f0e:	2002      	movs	r0, #2
    3f10:	e002      	b.n	3f18 <_tc_get_inst_index+0x2c>
    3f12:	2001      	movs	r0, #1
    3f14:	e000      	b.n	3f18 <_tc_get_inst_index+0x2c>
    3f16:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    3f18:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    3f1a:	b004      	add	sp, #16
    3f1c:	bd70      	pop	{r4, r5, r6, pc}
    3f1e:	46c0      	nop			; (mov r8, r8)
    3f20:	0000c5e4 	.word	0x0000c5e4

00003f24 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    3f24:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f26:	464f      	mov	r7, r9
    3f28:	4646      	mov	r6, r8
    3f2a:	b4c0      	push	{r6, r7}
    3f2c:	b087      	sub	sp, #28
    3f2e:	1c04      	adds	r4, r0, #0
    3f30:	1c0d      	adds	r5, r1, #0
    3f32:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    3f34:	1c08      	adds	r0, r1, #0
    3f36:	4b90      	ldr	r3, [pc, #576]	; (4178 <tc_init+0x254>)
    3f38:	4798      	blx	r3
    3f3a:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    3f3c:	4f8f      	ldr	r7, [pc, #572]	; (417c <tc_init+0x258>)
    3f3e:	1c39      	adds	r1, r7, #0
    3f40:	310c      	adds	r1, #12
    3f42:	a805      	add	r0, sp, #20
    3f44:	2203      	movs	r2, #3
    3f46:	4e8e      	ldr	r6, [pc, #568]	; (4180 <tc_init+0x25c>)
    3f48:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    3f4a:	1c39      	adds	r1, r7, #0
    3f4c:	3110      	adds	r1, #16
    3f4e:	a803      	add	r0, sp, #12
    3f50:	2206      	movs	r2, #6
    3f52:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    3f54:	2300      	movs	r3, #0
    3f56:	60a3      	str	r3, [r4, #8]
    3f58:	60e3      	str	r3, [r4, #12]
    3f5a:	6123      	str	r3, [r4, #16]
    3f5c:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    3f5e:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    3f60:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    3f62:	4648      	mov	r0, r9
    3f64:	0082      	lsls	r2, r0, #2
    3f66:	4b87      	ldr	r3, [pc, #540]	; (4184 <tc_init+0x260>)
    3f68:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    3f6a:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3f6c:	4641      	mov	r1, r8
    3f6e:	788b      	ldrb	r3, [r1, #2]
    3f70:	2b08      	cmp	r3, #8
    3f72:	d104      	bne.n	3f7e <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3f74:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3f76:	464a      	mov	r2, r9
    3f78:	07d2      	lsls	r2, r2, #31
    3f7a:	d400      	bmi.n	3f7e <tc_init+0x5a>
    3f7c:	e0f6      	b.n	416c <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    3f7e:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    3f80:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    3f82:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    3f84:	07d9      	lsls	r1, r3, #31
    3f86:	d500      	bpl.n	3f8a <tc_init+0x66>
    3f88:	e0f0      	b.n	416c <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3f8a:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    3f8c:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3f8e:	06da      	lsls	r2, r3, #27
    3f90:	d500      	bpl.n	3f94 <tc_init+0x70>
    3f92:	e0eb      	b.n	416c <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    3f94:	882b      	ldrh	r3, [r5, #0]
    3f96:	0799      	lsls	r1, r3, #30
    3f98:	d500      	bpl.n	3f9c <tc_init+0x78>
    3f9a:	e0e7      	b.n	416c <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    3f9c:	4642      	mov	r2, r8
    3f9e:	7c13      	ldrb	r3, [r2, #16]
    3fa0:	2b00      	cmp	r3, #0
    3fa2:	d00c      	beq.n	3fbe <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3fa4:	a902      	add	r1, sp, #8
    3fa6:	2301      	movs	r3, #1
    3fa8:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3faa:	2200      	movs	r2, #0
    3fac:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    3fae:	4640      	mov	r0, r8
    3fb0:	6980      	ldr	r0, [r0, #24]
    3fb2:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3fb4:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    3fb6:	4642      	mov	r2, r8
    3fb8:	7d10      	ldrb	r0, [r2, #20]
    3fba:	4b73      	ldr	r3, [pc, #460]	; (4188 <tc_init+0x264>)
    3fbc:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    3fbe:	4640      	mov	r0, r8
    3fc0:	7f03      	ldrb	r3, [r0, #28]
    3fc2:	2b00      	cmp	r3, #0
    3fc4:	d00b      	beq.n	3fde <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3fc6:	a902      	add	r1, sp, #8
    3fc8:	2301      	movs	r3, #1
    3fca:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3fcc:	2200      	movs	r2, #0
    3fce:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    3fd0:	6a42      	ldr	r2, [r0, #36]	; 0x24
    3fd2:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3fd4:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    3fd6:	6a03      	ldr	r3, [r0, #32]
    3fd8:	b2d8      	uxtb	r0, r3
    3fda:	4b6b      	ldr	r3, [pc, #428]	; (4188 <tc_init+0x264>)
    3fdc:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3fde:	4b6b      	ldr	r3, [pc, #428]	; (418c <tc_init+0x268>)
    3fe0:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    3fe2:	4648      	mov	r0, r9
    3fe4:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    3fe6:	a803      	add	r0, sp, #12
    3fe8:	5a12      	ldrh	r2, [r2, r0]
    3fea:	430a      	orrs	r2, r1
    3fec:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    3fee:	4641      	mov	r1, r8
    3ff0:	788b      	ldrb	r3, [r1, #2]
    3ff2:	2b08      	cmp	r3, #8
    3ff4:	d108      	bne.n	4008 <tc_init+0xe4>
    3ff6:	4b65      	ldr	r3, [pc, #404]	; (418c <tc_init+0x268>)
    3ff8:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    3ffa:	4648      	mov	r0, r9
    3ffc:	3001      	adds	r0, #1
    3ffe:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    4000:	a903      	add	r1, sp, #12
    4002:	5a41      	ldrh	r1, [r0, r1]
    4004:	430a      	orrs	r2, r1
    4006:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    4008:	a901      	add	r1, sp, #4
    400a:	4642      	mov	r2, r8
    400c:	7813      	ldrb	r3, [r2, #0]
    400e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    4010:	ab05      	add	r3, sp, #20
    4012:	4648      	mov	r0, r9
    4014:	5c1e      	ldrb	r6, [r3, r0]
    4016:	1c30      	adds	r0, r6, #0
    4018:	4b5d      	ldr	r3, [pc, #372]	; (4190 <tc_init+0x26c>)
    401a:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    401c:	1c30      	adds	r0, r6, #0
    401e:	4b5d      	ldr	r3, [pc, #372]	; (4194 <tc_init+0x270>)
    4020:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    4022:	4641      	mov	r1, r8
    4024:	8888      	ldrh	r0, [r1, #4]
    4026:	890b      	ldrh	r3, [r1, #8]
    4028:	4303      	orrs	r3, r0
    402a:	7988      	ldrb	r0, [r1, #6]
    402c:	788a      	ldrb	r2, [r1, #2]
    402e:	4310      	orrs	r0, r2
    4030:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    4032:	784b      	ldrb	r3, [r1, #1]
    4034:	2b00      	cmp	r3, #0
    4036:	d002      	beq.n	403e <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    4038:	2380      	movs	r3, #128	; 0x80
    403a:	011b      	lsls	r3, r3, #4
    403c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    403e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4040:	227f      	movs	r2, #127	; 0x7f
    4042:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    4044:	4393      	bics	r3, r2
    4046:	d1fc      	bne.n	4042 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    4048:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    404a:	4642      	mov	r2, r8
    404c:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    404e:	1e43      	subs	r3, r0, #1
    4050:	4198      	sbcs	r0, r3
    4052:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    4054:	7b93      	ldrb	r3, [r2, #14]
    4056:	2b00      	cmp	r3, #0
    4058:	d001      	beq.n	405e <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    405a:	2301      	movs	r3, #1
    405c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    405e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4060:	227f      	movs	r2, #127	; 0x7f
    4062:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    4064:	4393      	bics	r3, r2
    4066:	d1fc      	bne.n	4062 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    4068:	23ff      	movs	r3, #255	; 0xff
    406a:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    406c:	2800      	cmp	r0, #0
    406e:	d005      	beq.n	407c <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4070:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4072:	227f      	movs	r2, #127	; 0x7f
    4074:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    4076:	4393      	bics	r3, r2
    4078:	d1fc      	bne.n	4074 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    407a:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    407c:	4643      	mov	r3, r8
    407e:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    4080:	7adb      	ldrb	r3, [r3, #11]
    4082:	2b00      	cmp	r3, #0
    4084:	d001      	beq.n	408a <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    4086:	2310      	movs	r3, #16
    4088:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    408a:	4641      	mov	r1, r8
    408c:	7b0b      	ldrb	r3, [r1, #12]
    408e:	2b00      	cmp	r3, #0
    4090:	d001      	beq.n	4096 <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    4092:	2320      	movs	r3, #32
    4094:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4096:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4098:	227f      	movs	r2, #127	; 0x7f
    409a:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    409c:	4393      	bics	r3, r2
    409e:	d1fc      	bne.n	409a <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    40a0:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    40a2:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    40a4:	217f      	movs	r1, #127	; 0x7f
    40a6:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    40a8:	438b      	bics	r3, r1
    40aa:	d1fc      	bne.n	40a6 <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    40ac:	7923      	ldrb	r3, [r4, #4]
    40ae:	2b04      	cmp	r3, #4
    40b0:	d005      	beq.n	40be <tc_init+0x19a>
    40b2:	2b08      	cmp	r3, #8
    40b4:	d041      	beq.n	413a <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    40b6:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    40b8:	2b00      	cmp	r3, #0
    40ba:	d157      	bne.n	416c <tc_init+0x248>
    40bc:	e024      	b.n	4108 <tc_init+0x1e4>
    40be:	217f      	movs	r1, #127	; 0x7f
    40c0:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    40c2:	438b      	bics	r3, r1
    40c4:	d1fc      	bne.n	40c0 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    40c6:	2328      	movs	r3, #40	; 0x28
    40c8:	4642      	mov	r2, r8
    40ca:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    40cc:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    40ce:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    40d0:	227f      	movs	r2, #127	; 0x7f
    40d2:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    40d4:	4393      	bics	r3, r2
    40d6:	d1fc      	bne.n	40d2 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    40d8:	2329      	movs	r3, #41	; 0x29
    40da:	4640      	mov	r0, r8
    40dc:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    40de:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    40e0:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    40e2:	227f      	movs	r2, #127	; 0x7f
    40e4:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    40e6:	4393      	bics	r3, r2
    40e8:	d1fc      	bne.n	40e4 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    40ea:	232a      	movs	r3, #42	; 0x2a
    40ec:	4641      	mov	r1, r8
    40ee:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    40f0:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    40f2:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    40f4:	227f      	movs	r2, #127	; 0x7f
    40f6:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    40f8:	4393      	bics	r3, r2
    40fa:	d1fc      	bne.n	40f6 <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    40fc:	232b      	movs	r3, #43	; 0x2b
    40fe:	4642      	mov	r2, r8
    4100:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    4102:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    4104:	2000      	movs	r0, #0
    4106:	e031      	b.n	416c <tc_init+0x248>
    4108:	217f      	movs	r1, #127	; 0x7f
    410a:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    410c:	438b      	bics	r3, r1
    410e:	d1fc      	bne.n	410a <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    4110:	4640      	mov	r0, r8
    4112:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    4114:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4116:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4118:	227f      	movs	r2, #127	; 0x7f
    411a:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    411c:	4393      	bics	r3, r2
    411e:	d1fc      	bne.n	411a <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    4120:	4641      	mov	r1, r8
    4122:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    4124:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4126:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4128:	227f      	movs	r2, #127	; 0x7f
    412a:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    412c:	4393      	bics	r3, r2
    412e:	d1fc      	bne.n	412a <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    4130:	4642      	mov	r2, r8
    4132:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    4134:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    4136:	2000      	movs	r0, #0
    4138:	e018      	b.n	416c <tc_init+0x248>
    413a:	217f      	movs	r1, #127	; 0x7f
    413c:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    413e:	438b      	bics	r3, r1
    4140:	d1fc      	bne.n	413c <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    4142:	4643      	mov	r3, r8
    4144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4146:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4148:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    414a:	227f      	movs	r2, #127	; 0x7f
    414c:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    414e:	4393      	bics	r3, r2
    4150:	d1fc      	bne.n	414c <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    4152:	4640      	mov	r0, r8
    4154:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    4156:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4158:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    415a:	227f      	movs	r2, #127	; 0x7f
    415c:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    415e:	4393      	bics	r3, r2
    4160:	d1fc      	bne.n	415c <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    4162:	4641      	mov	r1, r8
    4164:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    4166:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    4168:	2000      	movs	r0, #0
    416a:	e7ff      	b.n	416c <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    416c:	b007      	add	sp, #28
    416e:	bc0c      	pop	{r2, r3}
    4170:	4690      	mov	r8, r2
    4172:	4699      	mov	r9, r3
    4174:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4176:	46c0      	nop			; (mov r8, r8)
    4178:	00003eed 	.word	0x00003eed
    417c:	0000c5e4 	.word	0x0000c5e4
    4180:	00004615 	.word	0x00004615
    4184:	2000299c 	.word	0x2000299c
    4188:	00003e91 	.word	0x00003e91
    418c:	40000400 	.word	0x40000400
    4190:	00003db5 	.word	0x00003db5
    4194:	00003d29 	.word	0x00003d29

00004198 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    4198:	6802      	ldr	r2, [r0, #0]
    419a:	217f      	movs	r1, #127	; 0x7f
    419c:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    419e:	438b      	bics	r3, r1
    41a0:	d1fc      	bne.n	419c <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    41a2:	7903      	ldrb	r3, [r0, #4]
    41a4:	2b04      	cmp	r3, #4
    41a6:	d005      	beq.n	41b4 <tc_get_count_value+0x1c>
    41a8:	2b08      	cmp	r3, #8
    41aa:	d009      	beq.n	41c0 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    41ac:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    41ae:	2b00      	cmp	r3, #0
    41b0:	d108      	bne.n	41c4 <tc_get_count_value+0x2c>
    41b2:	e002      	b.n	41ba <tc_get_count_value+0x22>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    41b4:	7c10      	ldrb	r0, [r2, #16]
    41b6:	b2c0      	uxtb	r0, r0
    41b8:	e004      	b.n	41c4 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    41ba:	8a10      	ldrh	r0, [r2, #16]
    41bc:	b280      	uxth	r0, r0
    41be:	e001      	b.n	41c4 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    41c0:	6910      	ldr	r0, [r2, #16]
    41c2:	e7ff      	b.n	41c4 <tc_get_count_value+0x2c>
	}

	Assert(false);
	return 0;
}
    41c4:	4770      	bx	lr
    41c6:	46c0      	nop			; (mov r8, r8)

000041c8 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    41c8:	1c93      	adds	r3, r2, #2
    41ca:	009b      	lsls	r3, r3, #2
    41cc:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    41ce:	2a02      	cmp	r2, #2
    41d0:	d104      	bne.n	41dc <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    41d2:	7e02      	ldrb	r2, [r0, #24]
    41d4:	2310      	movs	r3, #16
    41d6:	4313      	orrs	r3, r2
    41d8:	7603      	strb	r3, [r0, #24]
    41da:	e00c      	b.n	41f6 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    41dc:	2a03      	cmp	r2, #3
    41de:	d104      	bne.n	41ea <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    41e0:	7e02      	ldrb	r2, [r0, #24]
    41e2:	2320      	movs	r3, #32
    41e4:	4313      	orrs	r3, r2
    41e6:	7603      	strb	r3, [r0, #24]
    41e8:	e005      	b.n	41f6 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    41ea:	2301      	movs	r3, #1
    41ec:	4093      	lsls	r3, r2
    41ee:	1c1a      	adds	r2, r3, #0
    41f0:	7e03      	ldrb	r3, [r0, #24]
    41f2:	431a      	orrs	r2, r3
    41f4:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    41f6:	2000      	movs	r0, #0
    41f8:	4770      	bx	lr
    41fa:	46c0      	nop			; (mov r8, r8)

000041fc <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    41fc:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    41fe:	0080      	lsls	r0, r0, #2
    4200:	4b14      	ldr	r3, [pc, #80]	; (4254 <_tc_interrupt_handler+0x58>)
    4202:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    4204:	6822      	ldr	r2, [r4, #0]
    4206:	7b95      	ldrb	r5, [r2, #14]
    4208:	7e23      	ldrb	r3, [r4, #24]
    420a:	401d      	ands	r5, r3
    420c:	7e63      	ldrb	r3, [r4, #25]
    420e:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    4210:	07eb      	lsls	r3, r5, #31
    4212:	d505      	bpl.n	4220 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    4214:	1c20      	adds	r0, r4, #0
    4216:	68a2      	ldr	r2, [r4, #8]
    4218:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    421a:	2301      	movs	r3, #1
    421c:	6822      	ldr	r2, [r4, #0]
    421e:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    4220:	07ab      	lsls	r3, r5, #30
    4222:	d505      	bpl.n	4230 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    4224:	1c20      	adds	r0, r4, #0
    4226:	68e2      	ldr	r2, [r4, #12]
    4228:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    422a:	2302      	movs	r3, #2
    422c:	6822      	ldr	r2, [r4, #0]
    422e:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    4230:	06eb      	lsls	r3, r5, #27
    4232:	d505      	bpl.n	4240 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    4234:	1c20      	adds	r0, r4, #0
    4236:	6922      	ldr	r2, [r4, #16]
    4238:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    423a:	2310      	movs	r3, #16
    423c:	6822      	ldr	r2, [r4, #0]
    423e:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    4240:	06ab      	lsls	r3, r5, #26
    4242:	d505      	bpl.n	4250 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    4244:	1c20      	adds	r0, r4, #0
    4246:	6962      	ldr	r2, [r4, #20]
    4248:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    424a:	6823      	ldr	r3, [r4, #0]
    424c:	2220      	movs	r2, #32
    424e:	739a      	strb	r2, [r3, #14]
	}
}
    4250:	bd38      	pop	{r3, r4, r5, pc}
    4252:	46c0      	nop			; (mov r8, r8)
    4254:	2000299c 	.word	0x2000299c

00004258 <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    4258:	b508      	push	{r3, lr}
    425a:	2000      	movs	r0, #0
    425c:	4b01      	ldr	r3, [pc, #4]	; (4264 <TC3_Handler+0xc>)
    425e:	4798      	blx	r3
    4260:	bd08      	pop	{r3, pc}
    4262:	46c0      	nop			; (mov r8, r8)
    4264:	000041fd 	.word	0x000041fd

00004268 <TC4_Handler>:
    4268:	b508      	push	{r3, lr}
    426a:	2001      	movs	r0, #1
    426c:	4b01      	ldr	r3, [pc, #4]	; (4274 <TC4_Handler+0xc>)
    426e:	4798      	blx	r3
    4270:	bd08      	pop	{r3, pc}
    4272:	46c0      	nop			; (mov r8, r8)
    4274:	000041fd 	.word	0x000041fd

00004278 <TC5_Handler>:
    4278:	b508      	push	{r3, lr}
    427a:	2002      	movs	r0, #2
    427c:	4b01      	ldr	r3, [pc, #4]	; (4284 <TC5_Handler+0xc>)
    427e:	4798      	blx	r3
    4280:	bd08      	pop	{r3, pc}
    4282:	46c0      	nop			; (mov r8, r8)
    4284:	000041fd 	.word	0x000041fd

00004288 <Dummy_Handler>:
 */
void Dummy_Handler(void)
{
        while (0) {
        }
}
    4288:	4770      	bx	lr
    428a:	46c0      	nop			; (mov r8, r8)

0000428c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    428c:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    428e:	4b2c      	ldr	r3, [pc, #176]	; (4340 <Reset_Handler+0xb4>)
    4290:	4a2c      	ldr	r2, [pc, #176]	; (4344 <Reset_Handler+0xb8>)
    4292:	429a      	cmp	r2, r3
    4294:	d003      	beq.n	429e <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    4296:	4b2c      	ldr	r3, [pc, #176]	; (4348 <Reset_Handler+0xbc>)
    4298:	4a29      	ldr	r2, [pc, #164]	; (4340 <Reset_Handler+0xb4>)
    429a:	429a      	cmp	r2, r3
    429c:	d304      	bcc.n	42a8 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    429e:	4b2b      	ldr	r3, [pc, #172]	; (434c <Reset_Handler+0xc0>)
    42a0:	4a2b      	ldr	r2, [pc, #172]	; (4350 <Reset_Handler+0xc4>)
    42a2:	429a      	cmp	r2, r3
    42a4:	d310      	bcc.n	42c8 <Reset_Handler+0x3c>
    42a6:	e01b      	b.n	42e0 <Reset_Handler+0x54>
    42a8:	4b2a      	ldr	r3, [pc, #168]	; (4354 <Reset_Handler+0xc8>)
    42aa:	4827      	ldr	r0, [pc, #156]	; (4348 <Reset_Handler+0xbc>)
    42ac:	3003      	adds	r0, #3
    42ae:	1ac0      	subs	r0, r0, r3
    42b0:	0880      	lsrs	r0, r0, #2
    42b2:	3001      	adds	r0, #1
    42b4:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    42b6:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    42b8:	4921      	ldr	r1, [pc, #132]	; (4340 <Reset_Handler+0xb4>)
    42ba:	4a22      	ldr	r2, [pc, #136]	; (4344 <Reset_Handler+0xb8>)
    42bc:	58d4      	ldr	r4, [r2, r3]
    42be:	50cc      	str	r4, [r1, r3]
    42c0:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    42c2:	4283      	cmp	r3, r0
    42c4:	d1fa      	bne.n	42bc <Reset_Handler+0x30>
    42c6:	e7ea      	b.n	429e <Reset_Handler+0x12>
    42c8:	4b21      	ldr	r3, [pc, #132]	; (4350 <Reset_Handler+0xc4>)
    42ca:	1d1a      	adds	r2, r3, #4
    42cc:	491f      	ldr	r1, [pc, #124]	; (434c <Reset_Handler+0xc0>)
    42ce:	3103      	adds	r1, #3
    42d0:	1a89      	subs	r1, r1, r2
    42d2:	0889      	lsrs	r1, r1, #2
    42d4:	0089      	lsls	r1, r1, #2
    42d6:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    42d8:	2100      	movs	r1, #0
    42da:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    42dc:	4293      	cmp	r3, r2
    42de:	d1fc      	bne.n	42da <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    42e0:	4b1d      	ldr	r3, [pc, #116]	; (4358 <Reset_Handler+0xcc>)
    42e2:	21ff      	movs	r1, #255	; 0xff
    42e4:	4a1d      	ldr	r2, [pc, #116]	; (435c <Reset_Handler+0xd0>)
    42e6:	438a      	bics	r2, r1
    42e8:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    42ea:	2102      	movs	r1, #2
    42ec:	2390      	movs	r3, #144	; 0x90
    42ee:	005b      	lsls	r3, r3, #1
    42f0:	4a1b      	ldr	r2, [pc, #108]	; (4360 <Reset_Handler+0xd4>)
    42f2:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    42f4:	4b1b      	ldr	r3, [pc, #108]	; (4364 <Reset_Handler+0xd8>)
    42f6:	78d8      	ldrb	r0, [r3, #3]
    42f8:	2103      	movs	r1, #3
    42fa:	4388      	bics	r0, r1
    42fc:	2202      	movs	r2, #2
    42fe:	4310      	orrs	r0, r2
    4300:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    4302:	78dd      	ldrb	r5, [r3, #3]
    4304:	240c      	movs	r4, #12
    4306:	43a5      	bics	r5, r4
    4308:	2008      	movs	r0, #8
    430a:	4305      	orrs	r5, r0
    430c:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    430e:	4b16      	ldr	r3, [pc, #88]	; (4368 <Reset_Handler+0xdc>)
    4310:	7b9e      	ldrb	r6, [r3, #14]
    4312:	2530      	movs	r5, #48	; 0x30
    4314:	43ae      	bics	r6, r5
    4316:	2520      	movs	r5, #32
    4318:	4335      	orrs	r5, r6
    431a:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    431c:	7b9d      	ldrb	r5, [r3, #14]
    431e:	43a5      	bics	r5, r4
    4320:	4328      	orrs	r0, r5
    4322:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    4324:	7b98      	ldrb	r0, [r3, #14]
    4326:	4388      	bics	r0, r1
    4328:	4302      	orrs	r2, r0
    432a:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    432c:	4b0f      	ldr	r3, [pc, #60]	; (436c <Reset_Handler+0xe0>)
    432e:	6859      	ldr	r1, [r3, #4]
    4330:	2280      	movs	r2, #128	; 0x80
    4332:	430a      	orrs	r2, r1
    4334:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    4336:	4b0e      	ldr	r3, [pc, #56]	; (4370 <Reset_Handler+0xe4>)
    4338:	4798      	blx	r3

        /* Branch to main function */
        main();
    433a:	4b0e      	ldr	r3, [pc, #56]	; (4374 <Reset_Handler+0xe8>)
    433c:	4798      	blx	r3
    433e:	e7fe      	b.n	433e <Reset_Handler+0xb2>
    4340:	20000000 	.word	0x20000000
    4344:	0000c9b4 	.word	0x0000c9b4
    4348:	200001ac 	.word	0x200001ac
    434c:	200029b8 	.word	0x200029b8
    4350:	200001ac 	.word	0x200001ac
    4354:	20000004 	.word	0x20000004
    4358:	e000ed00 	.word	0xe000ed00
    435c:	00000000 	.word	0x00000000
    4360:	41007000 	.word	0x41007000
    4364:	41005000 	.word	0x41005000
    4368:	41004800 	.word	0x41004800
    436c:	41004000 	.word	0x41004000
    4370:	000045c9 	.word	0x000045c9
    4374:	000044b1 	.word	0x000044b1

00004378 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    4378:	b5f0      	push	{r4, r5, r6, r7, lr}
    437a:	4647      	mov	r7, r8
    437c:	b480      	push	{r7}
    437e:	1c0c      	adds	r4, r1, #0
    4380:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    4382:	2800      	cmp	r0, #0
    4384:	d10c      	bne.n	43a0 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    4386:	2a00      	cmp	r2, #0
    4388:	dd0d      	ble.n	43a6 <_read+0x2e>
    438a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    438c:	4e09      	ldr	r6, [pc, #36]	; (43b4 <_read+0x3c>)
    438e:	4d0a      	ldr	r5, [pc, #40]	; (43b8 <_read+0x40>)
    4390:	6830      	ldr	r0, [r6, #0]
    4392:	1c21      	adds	r1, r4, #0
    4394:	682b      	ldr	r3, [r5, #0]
    4396:	4798      	blx	r3
		ptr++;
    4398:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    439a:	42bc      	cmp	r4, r7
    439c:	d1f8      	bne.n	4390 <_read+0x18>
    439e:	e004      	b.n	43aa <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    43a0:	2001      	movs	r0, #1
    43a2:	4240      	negs	r0, r0
    43a4:	e002      	b.n	43ac <_read+0x34>
	}

	for (; len > 0; --len) {
    43a6:	2000      	movs	r0, #0
    43a8:	e000      	b.n	43ac <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    43aa:	4640      	mov	r0, r8
	}
	return nChars;
}
    43ac:	bc04      	pop	{r2}
    43ae:	4690      	mov	r8, r2
    43b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    43b2:	46c0      	nop			; (mov r8, r8)
    43b4:	200029b0 	.word	0x200029b0
    43b8:	200029a8 	.word	0x200029a8

000043bc <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    43bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    43be:	4647      	mov	r7, r8
    43c0:	b480      	push	{r7}
    43c2:	1c0e      	adds	r6, r1, #0
    43c4:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    43c6:	3801      	subs	r0, #1
    43c8:	2802      	cmp	r0, #2
    43ca:	d810      	bhi.n	43ee <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    43cc:	2a00      	cmp	r2, #0
    43ce:	d011      	beq.n	43f4 <_write+0x38>
    43d0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    43d2:	4b0d      	ldr	r3, [pc, #52]	; (4408 <_write+0x4c>)
    43d4:	4698      	mov	r8, r3
    43d6:	4f0d      	ldr	r7, [pc, #52]	; (440c <_write+0x50>)
    43d8:	4643      	mov	r3, r8
    43da:	6818      	ldr	r0, [r3, #0]
    43dc:	5d31      	ldrb	r1, [r6, r4]
    43de:	683b      	ldr	r3, [r7, #0]
    43e0:	4798      	blx	r3
    43e2:	2800      	cmp	r0, #0
    43e4:	db08      	blt.n	43f8 <_write+0x3c>
			return -1;
		}
		++nChars;
    43e6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    43e8:	42a5      	cmp	r5, r4
    43ea:	d1f5      	bne.n	43d8 <_write+0x1c>
    43ec:	e007      	b.n	43fe <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    43ee:	2001      	movs	r0, #1
    43f0:	4240      	negs	r0, r0
    43f2:	e005      	b.n	4400 <_write+0x44>
	}

	for (; len != 0; --len) {
    43f4:	2000      	movs	r0, #0
    43f6:	e003      	b.n	4400 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    43f8:	2001      	movs	r0, #1
    43fa:	4240      	negs	r0, r0
    43fc:	e000      	b.n	4400 <_write+0x44>
		}
		++nChars;
    43fe:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    4400:	bc04      	pop	{r2}
    4402:	4690      	mov	r8, r2
    4404:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4406:	46c0      	nop			; (mov r8, r8)
    4408:	200029b0 	.word	0x200029b0
    440c:	200029ac 	.word	0x200029ac

00004410 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    4410:	4b06      	ldr	r3, [pc, #24]	; (442c <_sbrk+0x1c>)
    4412:	681b      	ldr	r3, [r3, #0]
    4414:	2b00      	cmp	r3, #0
    4416:	d102      	bne.n	441e <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    4418:	4a05      	ldr	r2, [pc, #20]	; (4430 <_sbrk+0x20>)
    441a:	4b04      	ldr	r3, [pc, #16]	; (442c <_sbrk+0x1c>)
    441c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    441e:	4a03      	ldr	r2, [pc, #12]	; (442c <_sbrk+0x1c>)
    4420:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    4422:	1818      	adds	r0, r3, r0
    4424:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    4426:	1c18      	adds	r0, r3, #0
    4428:	4770      	bx	lr
    442a:	46c0      	nop			; (mov r8, r8)
    442c:	20000218 	.word	0x20000218
    4430:	200049b8 	.word	0x200049b8

00004434 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    4434:	2001      	movs	r0, #1
}
    4436:	4240      	negs	r0, r0
    4438:	4770      	bx	lr
    443a:	46c0      	nop			; (mov r8, r8)

0000443c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    443c:	2380      	movs	r3, #128	; 0x80
    443e:	019b      	lsls	r3, r3, #6
    4440:	604b      	str	r3, [r1, #4]

	return 0;
}
    4442:	2000      	movs	r0, #0
    4444:	4770      	bx	lr
    4446:	46c0      	nop			; (mov r8, r8)

00004448 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    4448:	2001      	movs	r0, #1
    444a:	4770      	bx	lr

0000444c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    444c:	2000      	movs	r0, #0
    444e:	4770      	bx	lr

00004450 <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    4450:	4b01      	ldr	r3, [pc, #4]	; (4458 <update_adxl_gforce_x+0x8>)
    4452:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    4454:	4770      	bx	lr
    4456:	46c0      	nop			; (mov r8, r8)
    4458:	20000678 	.word	0x20000678

0000445c <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    445c:	4b01      	ldr	r3, [pc, #4]	; (4464 <update_adxl_gforce_y+0x8>)
    445e:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    4460:	4770      	bx	lr
    4462:	46c0      	nop			; (mov r8, r8)
    4464:	20000678 	.word	0x20000678

00004468 <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    4468:	4b01      	ldr	r3, [pc, #4]	; (4470 <update_adxl_gforce_z+0x8>)
    446a:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    446c:	4770      	bx	lr
    446e:	46c0      	nop			; (mov r8, r8)
    4470:	20000678 	.word	0x20000678

00004474 <tc_callback_logger_service>:
	background_service_platform();
}

//RTC Callback
static void tc_callback_logger_service(void)
{
    4474:	b510      	push	{r4, lr}
	run_every_second_platform();
    4476:	4b07      	ldr	r3, [pc, #28]	; (4494 <tc_callback_logger_service+0x20>)
    4478:	4798      	blx	r3
	
	if(gps_logging_enabled) {
    447a:	4b07      	ldr	r3, [pc, #28]	; (4498 <tc_callback_logger_service+0x24>)
    447c:	781b      	ldrb	r3, [r3, #0]
    447e:	2b00      	cmp	r3, #0
    4480:	d006      	beq.n	4490 <tc_callback_logger_service+0x1c>
		sim808_send_command(CMD_GET_GPS_DATA);
    4482:	4b06      	ldr	r3, [pc, #24]	; (449c <tc_callback_logger_service+0x28>)
    4484:	6818      	ldr	r0, [r3, #0]
    4486:	6859      	ldr	r1, [r3, #4]
    4488:	689a      	ldr	r2, [r3, #8]
    448a:	68db      	ldr	r3, [r3, #12]
    448c:	4c04      	ldr	r4, [pc, #16]	; (44a0 <tc_callback_logger_service+0x2c>)
    448e:	47a0      	blx	r4
	}
	
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
    4490:	bd10      	pop	{r4, pc}
    4492:	46c0      	nop			; (mov r8, r8)
    4494:	00001215 	.word	0x00001215
    4498:	200006bc 	.word	0x200006bc
    449c:	20000254 	.word	0x20000254
    44a0:	000018cd 	.word	0x000018cd

000044a4 <tc_callback_bg_service>:
#include "platform.h"


//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    44a4:	b508      	push	{r3, lr}
	background_service_platform();
    44a6:	4b01      	ldr	r3, [pc, #4]	; (44ac <tc_callback_bg_service+0x8>)
    44a8:	4798      	blx	r3
}
    44aa:	bd08      	pop	{r3, pc}
    44ac:	00001221 	.word	0x00001221

000044b0 <main>:
	//port_pin_toggle_output_level(LED_RTC);
}


int main (void)
{
    44b0:	b570      	push	{r4, r5, r6, lr}
    44b2:	b086      	sub	sp, #24
	//Start and set up system
	system_init();
    44b4:	4b15      	ldr	r3, [pc, #84]	; (450c <main+0x5c>)
    44b6:	4798      	blx	r3
	delay_init();
    44b8:	4b15      	ldr	r3, [pc, #84]	; (4510 <main+0x60>)
    44ba:	4798      	blx	r3
	
	//Timer set up
	configure_tc();
    44bc:	4b15      	ldr	r3, [pc, #84]	; (4514 <main+0x64>)
    44be:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    44c0:	4815      	ldr	r0, [pc, #84]	; (4518 <main+0x68>)
    44c2:	4b16      	ldr	r3, [pc, #88]	; (451c <main+0x6c>)
    44c4:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    44c6:	2300      	movs	r3, #0
    44c8:	9303      	str	r3, [sp, #12]
    44ca:	9304      	str	r3, [sp, #16]
    44cc:	9305      	str	r3, [sp, #20]
    44ce:	4b14      	ldr	r3, [pc, #80]	; (4520 <main+0x70>)
    44d0:	9300      	str	r3, [sp, #0]
    44d2:	4b14      	ldr	r3, [pc, #80]	; (4524 <main+0x74>)
    44d4:	9301      	str	r3, [sp, #4]
    44d6:	4b14      	ldr	r3, [pc, #80]	; (4528 <main+0x78>)
    44d8:	9302      	str	r3, [sp, #8]
	configure_adc(3, adc_callbacks);
    44da:	2003      	movs	r0, #3
    44dc:	4669      	mov	r1, sp
    44de:	4b13      	ldr	r3, [pc, #76]	; (452c <main+0x7c>)
    44e0:	4798      	blx	r3
	
	//setup for platform
 	init_platform();
    44e2:	4b13      	ldr	r3, [pc, #76]	; (4530 <main+0x80>)
    44e4:	4798      	blx	r3
	 
	//Setup SIM808 module
	sim808_init();
    44e6:	4b13      	ldr	r3, [pc, #76]	; (4534 <main+0x84>)
    44e8:	4798      	blx	r3
	
	//Wait some for button read and then calibrate adxl
	//init_adxl_calibration(adxl_calibrate_button_platform);
	
	//Start rtc for logging interval
	rtc_simple_configuration(1, tc_callback_logger_service);
    44ea:	2001      	movs	r0, #1
    44ec:	4912      	ldr	r1, [pc, #72]	; (4538 <main+0x88>)
    44ee:	4b13      	ldr	r3, [pc, #76]	; (453c <main+0x8c>)
    44f0:	4798      	blx	r3
		/* Infinite loop */

		//Update floats from accelerometer
		//recalculate_accelerometer_values();
			
		if(SIM808_buf.available == 1) {
    44f2:	4d13      	ldr	r5, [pc, #76]	; (4540 <main+0x90>)
			sim808_parse_response();
    44f4:	4e13      	ldr	r6, [pc, #76]	; (4544 <main+0x94>)
		}
		SIM808_handle_data_transfer();
    44f6:	4c14      	ldr	r4, [pc, #80]	; (4548 <main+0x98>)
		/* Infinite loop */

		//Update floats from accelerometer
		//recalculate_accelerometer_values();
			
		if(SIM808_buf.available == 1) {
    44f8:	2381      	movs	r3, #129	; 0x81
    44fa:	5ceb      	ldrb	r3, [r5, r3]
    44fc:	2b01      	cmp	r3, #1
    44fe:	d100      	bne.n	4502 <main+0x52>
			sim808_parse_response();
    4500:	47b0      	blx	r6
		}
		SIM808_handle_data_transfer();
    4502:	47a0      	blx	r4
			
		//Run platform specifics
		main_platform();
    4504:	4b11      	ldr	r3, [pc, #68]	; (454c <main+0x9c>)
    4506:	4798      	blx	r3
	
		
	}
    4508:	e7f6      	b.n	44f8 <main+0x48>
    450a:	46c0      	nop			; (mov r8, r8)
    450c:	00003ec1 	.word	0x00003ec1
    4510:	000020c9 	.word	0x000020c9
    4514:	0000206d 	.word	0x0000206d
    4518:	000044a5 	.word	0x000044a5
    451c:	0000207d 	.word	0x0000207d
    4520:	00004469 	.word	0x00004469
    4524:	0000445d 	.word	0x0000445d
    4528:	00004451 	.word	0x00004451
    452c:	00000185 	.word	0x00000185
    4530:	00001189 	.word	0x00001189
    4534:	00001e41 	.word	0x00001e41
    4538:	00004475 	.word	0x00004475
    453c:	000017bd 	.word	0x000017bd
    4540:	20000b4c 	.word	0x20000b4c
    4544:	000018fd 	.word	0x000018fd
    4548:	000012e5 	.word	0x000012e5
    454c:	00001085 	.word	0x00001085

00004550 <__fpclassifyd>:
    4550:	1c0b      	adds	r3, r1, #0
    4552:	1c01      	adds	r1, r0, #0
    4554:	1c02      	adds	r2, r0, #0
    4556:	b530      	push	{r4, r5, lr}
    4558:	4319      	orrs	r1, r3
    455a:	2002      	movs	r0, #2
    455c:	2900      	cmp	r1, #0
    455e:	d100      	bne.n	4562 <__fpclassifyd+0x12>
    4560:	bd30      	pop	{r4, r5, pc}
    4562:	2180      	movs	r1, #128	; 0x80
    4564:	0609      	lsls	r1, r1, #24
    4566:	428b      	cmp	r3, r1
    4568:	d016      	beq.n	4598 <__fpclassifyd+0x48>
    456a:	490d      	ldr	r1, [pc, #52]	; (45a0 <__fpclassifyd+0x50>)
    456c:	2004      	movs	r0, #4
    456e:	185c      	adds	r4, r3, r1
    4570:	490c      	ldr	r1, [pc, #48]	; (45a4 <__fpclassifyd+0x54>)
    4572:	428c      	cmp	r4, r1
    4574:	d9f4      	bls.n	4560 <__fpclassifyd+0x10>
    4576:	4d0c      	ldr	r5, [pc, #48]	; (45a8 <__fpclassifyd+0x58>)
    4578:	195c      	adds	r4, r3, r5
    457a:	428c      	cmp	r4, r1
    457c:	d9f0      	bls.n	4560 <__fpclassifyd+0x10>
    457e:	4c0b      	ldr	r4, [pc, #44]	; (45ac <__fpclassifyd+0x5c>)
    4580:	0059      	lsls	r1, r3, #1
    4582:	0849      	lsrs	r1, r1, #1
    4584:	2003      	movs	r0, #3
    4586:	42a1      	cmp	r1, r4
    4588:	d9ea      	bls.n	4560 <__fpclassifyd+0x10>
    458a:	4c07      	ldr	r4, [pc, #28]	; (45a8 <__fpclassifyd+0x58>)
    458c:	2000      	movs	r0, #0
    458e:	42a1      	cmp	r1, r4
    4590:	d1e6      	bne.n	4560 <__fpclassifyd+0x10>
    4592:	4250      	negs	r0, r2
    4594:	4150      	adcs	r0, r2
    4596:	e7e3      	b.n	4560 <__fpclassifyd+0x10>
    4598:	2a00      	cmp	r2, #0
    459a:	d0e1      	beq.n	4560 <__fpclassifyd+0x10>
    459c:	e7ef      	b.n	457e <__fpclassifyd+0x2e>
    459e:	46c0      	nop			; (mov r8, r8)
    45a0:	fff00000 	.word	0xfff00000
    45a4:	7fdfffff 	.word	0x7fdfffff
    45a8:	7ff00000 	.word	0x7ff00000
    45ac:	000fffff 	.word	0x000fffff

000045b0 <atof>:
    45b0:	b508      	push	{r3, lr}
    45b2:	2100      	movs	r1, #0
    45b4:	f000 ff70 	bl	5498 <strtod>
    45b8:	bd08      	pop	{r3, pc}

000045ba <atoi>:
    45ba:	b508      	push	{r3, lr}
    45bc:	2100      	movs	r1, #0
    45be:	220a      	movs	r2, #10
    45c0:	f001 f800 	bl	55c4 <strtol>
    45c4:	bd08      	pop	{r3, pc}
	...

000045c8 <__libc_init_array>:
    45c8:	b570      	push	{r4, r5, r6, lr}
    45ca:	4b0e      	ldr	r3, [pc, #56]	; (4604 <__libc_init_array+0x3c>)
    45cc:	4d0e      	ldr	r5, [pc, #56]	; (4608 <__libc_init_array+0x40>)
    45ce:	2400      	movs	r4, #0
    45d0:	1aed      	subs	r5, r5, r3
    45d2:	10ad      	asrs	r5, r5, #2
    45d4:	1c1e      	adds	r6, r3, #0
    45d6:	42ac      	cmp	r4, r5
    45d8:	d004      	beq.n	45e4 <__libc_init_array+0x1c>
    45da:	00a3      	lsls	r3, r4, #2
    45dc:	58f3      	ldr	r3, [r6, r3]
    45de:	4798      	blx	r3
    45e0:	3401      	adds	r4, #1
    45e2:	e7f8      	b.n	45d6 <__libc_init_array+0xe>
    45e4:	f008 f9d6 	bl	c994 <_init>
    45e8:	4b08      	ldr	r3, [pc, #32]	; (460c <__libc_init_array+0x44>)
    45ea:	4d09      	ldr	r5, [pc, #36]	; (4610 <__libc_init_array+0x48>)
    45ec:	2400      	movs	r4, #0
    45ee:	1aed      	subs	r5, r5, r3
    45f0:	10ad      	asrs	r5, r5, #2
    45f2:	1c1e      	adds	r6, r3, #0
    45f4:	42ac      	cmp	r4, r5
    45f6:	d004      	beq.n	4602 <__libc_init_array+0x3a>
    45f8:	00a3      	lsls	r3, r4, #2
    45fa:	58f3      	ldr	r3, [r6, r3]
    45fc:	4798      	blx	r3
    45fe:	3401      	adds	r4, #1
    4600:	e7f8      	b.n	45f4 <__libc_init_array+0x2c>
    4602:	bd70      	pop	{r4, r5, r6, pc}
    4604:	0000c9a0 	.word	0x0000c9a0
    4608:	0000c9a0 	.word	0x0000c9a0
    460c:	0000c9a0 	.word	0x0000c9a0
    4610:	0000c9a4 	.word	0x0000c9a4

00004614 <memcpy>:
    4614:	b510      	push	{r4, lr}
    4616:	2300      	movs	r3, #0
    4618:	4293      	cmp	r3, r2
    461a:	d003      	beq.n	4624 <memcpy+0x10>
    461c:	5ccc      	ldrb	r4, [r1, r3]
    461e:	54c4      	strb	r4, [r0, r3]
    4620:	3301      	adds	r3, #1
    4622:	e7f9      	b.n	4618 <memcpy+0x4>
    4624:	bd10      	pop	{r4, pc}

00004626 <memset>:
    4626:	1c03      	adds	r3, r0, #0
    4628:	1882      	adds	r2, r0, r2
    462a:	4293      	cmp	r3, r2
    462c:	d002      	beq.n	4634 <memset+0xe>
    462e:	7019      	strb	r1, [r3, #0]
    4630:	3301      	adds	r3, #1
    4632:	e7fa      	b.n	462a <memset+0x4>
    4634:	4770      	bx	lr
	...

00004638 <iprintf>:
    4638:	b40f      	push	{r0, r1, r2, r3}
    463a:	4b0b      	ldr	r3, [pc, #44]	; (4668 <iprintf+0x30>)
    463c:	b513      	push	{r0, r1, r4, lr}
    463e:	681c      	ldr	r4, [r3, #0]
    4640:	2c00      	cmp	r4, #0
    4642:	d005      	beq.n	4650 <iprintf+0x18>
    4644:	69a3      	ldr	r3, [r4, #24]
    4646:	2b00      	cmp	r3, #0
    4648:	d102      	bne.n	4650 <iprintf+0x18>
    464a:	1c20      	adds	r0, r4, #0
    464c:	f002 fd8a 	bl	7164 <__sinit>
    4650:	ab05      	add	r3, sp, #20
    4652:	68a1      	ldr	r1, [r4, #8]
    4654:	1c20      	adds	r0, r4, #0
    4656:	9a04      	ldr	r2, [sp, #16]
    4658:	9301      	str	r3, [sp, #4]
    465a:	f000 ffe9 	bl	5630 <_vfiprintf_r>
    465e:	bc16      	pop	{r1, r2, r4}
    4660:	bc08      	pop	{r3}
    4662:	b004      	add	sp, #16
    4664:	4718      	bx	r3
    4666:	46c0      	nop			; (mov r8, r8)
    4668:	2000016c 	.word	0x2000016c

0000466c <setbuf>:
    466c:	b508      	push	{r3, lr}
    466e:	424a      	negs	r2, r1
    4670:	414a      	adcs	r2, r1
    4672:	2380      	movs	r3, #128	; 0x80
    4674:	0052      	lsls	r2, r2, #1
    4676:	00db      	lsls	r3, r3, #3
    4678:	f000 f802 	bl	4680 <setvbuf>
    467c:	bd08      	pop	{r3, pc}
	...

00004680 <setvbuf>:
    4680:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4682:	1c1e      	adds	r6, r3, #0
    4684:	4b3c      	ldr	r3, [pc, #240]	; (4778 <setvbuf+0xf8>)
    4686:	1c04      	adds	r4, r0, #0
    4688:	681d      	ldr	r5, [r3, #0]
    468a:	1c0f      	adds	r7, r1, #0
    468c:	9201      	str	r2, [sp, #4]
    468e:	2d00      	cmp	r5, #0
    4690:	d005      	beq.n	469e <setvbuf+0x1e>
    4692:	69aa      	ldr	r2, [r5, #24]
    4694:	2a00      	cmp	r2, #0
    4696:	d102      	bne.n	469e <setvbuf+0x1e>
    4698:	1c28      	adds	r0, r5, #0
    469a:	f002 fd63 	bl	7164 <__sinit>
    469e:	4b37      	ldr	r3, [pc, #220]	; (477c <setvbuf+0xfc>)
    46a0:	429c      	cmp	r4, r3
    46a2:	d101      	bne.n	46a8 <setvbuf+0x28>
    46a4:	686c      	ldr	r4, [r5, #4]
    46a6:	e008      	b.n	46ba <setvbuf+0x3a>
    46a8:	4b35      	ldr	r3, [pc, #212]	; (4780 <setvbuf+0x100>)
    46aa:	429c      	cmp	r4, r3
    46ac:	d101      	bne.n	46b2 <setvbuf+0x32>
    46ae:	68ac      	ldr	r4, [r5, #8]
    46b0:	e003      	b.n	46ba <setvbuf+0x3a>
    46b2:	4b34      	ldr	r3, [pc, #208]	; (4784 <setvbuf+0x104>)
    46b4:	429c      	cmp	r4, r3
    46b6:	d100      	bne.n	46ba <setvbuf+0x3a>
    46b8:	68ec      	ldr	r4, [r5, #12]
    46ba:	9b01      	ldr	r3, [sp, #4]
    46bc:	2b02      	cmp	r3, #2
    46be:	d857      	bhi.n	4770 <setvbuf+0xf0>
    46c0:	2e00      	cmp	r6, #0
    46c2:	db55      	blt.n	4770 <setvbuf+0xf0>
    46c4:	1c28      	adds	r0, r5, #0
    46c6:	1c21      	adds	r1, r4, #0
    46c8:	f002 fccc 	bl	7064 <_fflush_r>
    46cc:	2300      	movs	r3, #0
    46ce:	6063      	str	r3, [r4, #4]
    46d0:	61a3      	str	r3, [r4, #24]
    46d2:	89a3      	ldrh	r3, [r4, #12]
    46d4:	061a      	lsls	r2, r3, #24
    46d6:	d503      	bpl.n	46e0 <setvbuf+0x60>
    46d8:	1c28      	adds	r0, r5, #0
    46da:	6921      	ldr	r1, [r4, #16]
    46dc:	f003 fd3c 	bl	8158 <_free_r>
    46e0:	89a3      	ldrh	r3, [r4, #12]
    46e2:	2283      	movs	r2, #131	; 0x83
    46e4:	4393      	bics	r3, r2
    46e6:	81a3      	strh	r3, [r4, #12]
    46e8:	9b01      	ldr	r3, [sp, #4]
    46ea:	2b02      	cmp	r3, #2
    46ec:	d013      	beq.n	4716 <setvbuf+0x96>
    46ee:	2f00      	cmp	r7, #0
    46f0:	d125      	bne.n	473e <setvbuf+0xbe>
    46f2:	2e00      	cmp	r6, #0
    46f4:	d101      	bne.n	46fa <setvbuf+0x7a>
    46f6:	2680      	movs	r6, #128	; 0x80
    46f8:	00f6      	lsls	r6, r6, #3
    46fa:	1c30      	adds	r0, r6, #0
    46fc:	f003 f90a 	bl	7914 <malloc>
    4700:	1e07      	subs	r7, r0, #0
    4702:	d118      	bne.n	4736 <setvbuf+0xb6>
    4704:	2080      	movs	r0, #128	; 0x80
    4706:	00c0      	lsls	r0, r0, #3
    4708:	f003 f904 	bl	7914 <malloc>
    470c:	1e07      	subs	r7, r0, #0
    470e:	d110      	bne.n	4732 <setvbuf+0xb2>
    4710:	2001      	movs	r0, #1
    4712:	4240      	negs	r0, r0
    4714:	e000      	b.n	4718 <setvbuf+0x98>
    4716:	2000      	movs	r0, #0
    4718:	89a3      	ldrh	r3, [r4, #12]
    471a:	2202      	movs	r2, #2
    471c:	4313      	orrs	r3, r2
    471e:	81a3      	strh	r3, [r4, #12]
    4720:	2300      	movs	r3, #0
    4722:	60a3      	str	r3, [r4, #8]
    4724:	1c23      	adds	r3, r4, #0
    4726:	3347      	adds	r3, #71	; 0x47
    4728:	6023      	str	r3, [r4, #0]
    472a:	6123      	str	r3, [r4, #16]
    472c:	2301      	movs	r3, #1
    472e:	6163      	str	r3, [r4, #20]
    4730:	e020      	b.n	4774 <setvbuf+0xf4>
    4732:	2680      	movs	r6, #128	; 0x80
    4734:	00f6      	lsls	r6, r6, #3
    4736:	89a3      	ldrh	r3, [r4, #12]
    4738:	2280      	movs	r2, #128	; 0x80
    473a:	4313      	orrs	r3, r2
    473c:	81a3      	strh	r3, [r4, #12]
    473e:	9a01      	ldr	r2, [sp, #4]
    4740:	2a01      	cmp	r2, #1
    4742:	d104      	bne.n	474e <setvbuf+0xce>
    4744:	89a3      	ldrh	r3, [r4, #12]
    4746:	4313      	orrs	r3, r2
    4748:	81a3      	strh	r3, [r4, #12]
    474a:	4273      	negs	r3, r6
    474c:	61a3      	str	r3, [r4, #24]
    474e:	4b0e      	ldr	r3, [pc, #56]	; (4788 <setvbuf+0x108>)
    4750:	2000      	movs	r0, #0
    4752:	62ab      	str	r3, [r5, #40]	; 0x28
    4754:	89a3      	ldrh	r3, [r4, #12]
    4756:	6027      	str	r7, [r4, #0]
    4758:	6127      	str	r7, [r4, #16]
    475a:	6166      	str	r6, [r4, #20]
    475c:	071a      	lsls	r2, r3, #28
    475e:	d509      	bpl.n	4774 <setvbuf+0xf4>
    4760:	2203      	movs	r2, #3
    4762:	4013      	ands	r3, r2
    4764:	425a      	negs	r2, r3
    4766:	4153      	adcs	r3, r2
    4768:	425b      	negs	r3, r3
    476a:	401e      	ands	r6, r3
    476c:	60a6      	str	r6, [r4, #8]
    476e:	e001      	b.n	4774 <setvbuf+0xf4>
    4770:	2001      	movs	r0, #1
    4772:	4240      	negs	r0, r0
    4774:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4776:	46c0      	nop			; (mov r8, r8)
    4778:	2000016c 	.word	0x2000016c
    477c:	0000c7ac 	.word	0x0000c7ac
    4780:	0000c7cc 	.word	0x0000c7cc
    4784:	0000c7ec 	.word	0x0000c7ec
    4788:	000070bd 	.word	0x000070bd

0000478c <strchr>:
    478c:	b2c9      	uxtb	r1, r1
    478e:	7803      	ldrb	r3, [r0, #0]
    4790:	2b00      	cmp	r3, #0
    4792:	d003      	beq.n	479c <strchr+0x10>
    4794:	428b      	cmp	r3, r1
    4796:	d004      	beq.n	47a2 <strchr+0x16>
    4798:	3001      	adds	r0, #1
    479a:	e7f8      	b.n	478e <strchr+0x2>
    479c:	2900      	cmp	r1, #0
    479e:	d000      	beq.n	47a2 <strchr+0x16>
    47a0:	1c18      	adds	r0, r3, #0
    47a2:	4770      	bx	lr

000047a4 <strcmp>:
    47a4:	7802      	ldrb	r2, [r0, #0]
    47a6:	780b      	ldrb	r3, [r1, #0]
    47a8:	3001      	adds	r0, #1
    47aa:	3101      	adds	r1, #1
    47ac:	2a00      	cmp	r2, #0
    47ae:	d001      	beq.n	47b4 <strcmp+0x10>
    47b0:	429a      	cmp	r2, r3
    47b2:	d0f7      	beq.n	47a4 <strcmp>
    47b4:	1ad0      	subs	r0, r2, r3
    47b6:	4770      	bx	lr

000047b8 <strlen>:
    47b8:	2300      	movs	r3, #0
    47ba:	5cc2      	ldrb	r2, [r0, r3]
    47bc:	3301      	adds	r3, #1
    47be:	2a00      	cmp	r2, #0
    47c0:	d1fb      	bne.n	47ba <strlen+0x2>
    47c2:	1e58      	subs	r0, r3, #1
    47c4:	4770      	bx	lr

000047c6 <strncpy>:
    47c6:	b530      	push	{r4, r5, lr}
    47c8:	1c03      	adds	r3, r0, #0
    47ca:	2a00      	cmp	r2, #0
    47cc:	d007      	beq.n	47de <strncpy+0x18>
    47ce:	780c      	ldrb	r4, [r1, #0]
    47d0:	3301      	adds	r3, #1
    47d2:	1e5d      	subs	r5, r3, #1
    47d4:	3a01      	subs	r2, #1
    47d6:	702c      	strb	r4, [r5, #0]
    47d8:	3101      	adds	r1, #1
    47da:	2c00      	cmp	r4, #0
    47dc:	d1f5      	bne.n	47ca <strncpy+0x4>
    47de:	189a      	adds	r2, r3, r2
    47e0:	4293      	cmp	r3, r2
    47e2:	d003      	beq.n	47ec <strncpy+0x26>
    47e4:	2100      	movs	r1, #0
    47e6:	7019      	strb	r1, [r3, #0]
    47e8:	3301      	adds	r3, #1
    47ea:	e7f9      	b.n	47e0 <strncpy+0x1a>
    47ec:	bd30      	pop	{r4, r5, pc}

000047ee <match>:
    47ee:	b530      	push	{r4, r5, lr}
    47f0:	6802      	ldr	r2, [r0, #0]
    47f2:	780c      	ldrb	r4, [r1, #0]
    47f4:	3201      	adds	r2, #1
    47f6:	2c00      	cmp	r4, #0
    47f8:	d00a      	beq.n	4810 <match+0x22>
    47fa:	7813      	ldrb	r3, [r2, #0]
    47fc:	1c1d      	adds	r5, r3, #0
    47fe:	3d41      	subs	r5, #65	; 0x41
    4800:	2d19      	cmp	r5, #25
    4802:	d800      	bhi.n	4806 <match+0x18>
    4804:	3320      	adds	r3, #32
    4806:	3101      	adds	r1, #1
    4808:	42a3      	cmp	r3, r4
    480a:	d0f2      	beq.n	47f2 <match+0x4>
    480c:	2000      	movs	r0, #0
    480e:	e001      	b.n	4814 <match+0x26>
    4810:	6002      	str	r2, [r0, #0]
    4812:	2001      	movs	r0, #1
    4814:	bd30      	pop	{r4, r5, pc}
	...

00004818 <sulp>:
    4818:	b570      	push	{r4, r5, r6, lr}
    481a:	1c16      	adds	r6, r2, #0
    481c:	1c0d      	adds	r5, r1, #0
    481e:	f003 fb65 	bl	7eec <__ulp>
    4822:	2e00      	cmp	r6, #0
    4824:	d00b      	beq.n	483e <sulp+0x26>
    4826:	006b      	lsls	r3, r5, #1
    4828:	0d5b      	lsrs	r3, r3, #21
    482a:	226b      	movs	r2, #107	; 0x6b
    482c:	1ad3      	subs	r3, r2, r3
    482e:	2b00      	cmp	r3, #0
    4830:	dd05      	ble.n	483e <sulp+0x26>
    4832:	4d03      	ldr	r5, [pc, #12]	; (4840 <sulp+0x28>)
    4834:	051c      	lsls	r4, r3, #20
    4836:	1963      	adds	r3, r4, r5
    4838:	2200      	movs	r2, #0
    483a:	f005 f9d9 	bl	9bf0 <__aeabi_dmul>
    483e:	bd70      	pop	{r4, r5, r6, pc}
    4840:	3ff00000 	.word	0x3ff00000
    4844:	00000000 	.word	0x00000000

00004848 <_strtod_r>:
    4848:	b5f0      	push	{r4, r5, r6, r7, lr}
    484a:	4fbe      	ldr	r7, [pc, #760]	; (4b44 <_strtod_r+0x2fc>)
    484c:	4ebc      	ldr	r6, [pc, #752]	; (4b40 <_strtod_r+0x2f8>)
    484e:	b0a1      	sub	sp, #132	; 0x84
    4850:	2300      	movs	r3, #0
    4852:	9008      	str	r0, [sp, #32]
    4854:	910a      	str	r1, [sp, #40]	; 0x28
    4856:	9219      	str	r2, [sp, #100]	; 0x64
    4858:	931c      	str	r3, [sp, #112]	; 0x70
    485a:	911b      	str	r1, [sp, #108]	; 0x6c
    485c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    485e:	7813      	ldrb	r3, [r2, #0]
    4860:	2b0d      	cmp	r3, #13
    4862:	d805      	bhi.n	4870 <_strtod_r+0x28>
    4864:	2b09      	cmp	r3, #9
    4866:	d215      	bcs.n	4894 <_strtod_r+0x4c>
    4868:	2b00      	cmp	r3, #0
    486a:	d100      	bne.n	486e <_strtod_r+0x26>
    486c:	e1c1      	b.n	4bf2 <_strtod_r+0x3aa>
    486e:	e014      	b.n	489a <_strtod_r+0x52>
    4870:	2b2b      	cmp	r3, #43	; 0x2b
    4872:	d007      	beq.n	4884 <_strtod_r+0x3c>
    4874:	2b2d      	cmp	r3, #45	; 0x2d
    4876:	d002      	beq.n	487e <_strtod_r+0x36>
    4878:	2b20      	cmp	r3, #32
    487a:	d10e      	bne.n	489a <_strtod_r+0x52>
    487c:	e00a      	b.n	4894 <_strtod_r+0x4c>
    487e:	2401      	movs	r4, #1
    4880:	9416      	str	r4, [sp, #88]	; 0x58
    4882:	e001      	b.n	4888 <_strtod_r+0x40>
    4884:	2500      	movs	r5, #0
    4886:	9516      	str	r5, [sp, #88]	; 0x58
    4888:	1c53      	adds	r3, r2, #1
    488a:	931b      	str	r3, [sp, #108]	; 0x6c
    488c:	7853      	ldrb	r3, [r2, #1]
    488e:	2b00      	cmp	r3, #0
    4890:	d105      	bne.n	489e <_strtod_r+0x56>
    4892:	e1ae      	b.n	4bf2 <_strtod_r+0x3aa>
    4894:	3201      	adds	r2, #1
    4896:	921b      	str	r2, [sp, #108]	; 0x6c
    4898:	e7e0      	b.n	485c <_strtod_r+0x14>
    489a:	2400      	movs	r4, #0
    489c:	9416      	str	r4, [sp, #88]	; 0x58
    489e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    48a0:	2400      	movs	r4, #0
    48a2:	782b      	ldrb	r3, [r5, #0]
    48a4:	940d      	str	r4, [sp, #52]	; 0x34
    48a6:	2b30      	cmp	r3, #48	; 0x30
    48a8:	d15a      	bne.n	4960 <_strtod_r+0x118>
    48aa:	786b      	ldrb	r3, [r5, #1]
    48ac:	2b58      	cmp	r3, #88	; 0x58
    48ae:	d001      	beq.n	48b4 <_strtod_r+0x6c>
    48b0:	2b78      	cmp	r3, #120	; 0x78
    48b2:	d149      	bne.n	4948 <_strtod_r+0x100>
    48b4:	9c16      	ldr	r4, [sp, #88]	; 0x58
    48b6:	ab1c      	add	r3, sp, #112	; 0x70
    48b8:	9300      	str	r3, [sp, #0]
    48ba:	9401      	str	r4, [sp, #4]
    48bc:	9808      	ldr	r0, [sp, #32]
    48be:	a91b      	add	r1, sp, #108	; 0x6c
    48c0:	4aa1      	ldr	r2, [pc, #644]	; (4b48 <_strtod_r+0x300>)
    48c2:	ab1d      	add	r3, sp, #116	; 0x74
    48c4:	f002 fd09 	bl	72da <__gethex>
    48c8:	2407      	movs	r4, #7
    48ca:	9007      	str	r0, [sp, #28]
    48cc:	4004      	ands	r4, r0
    48ce:	d101      	bne.n	48d4 <_strtod_r+0x8c>
    48d0:	f000 fdb0 	bl	5434 <_strtod_r+0xbec>
    48d4:	2c06      	cmp	r4, #6
    48d6:	d102      	bne.n	48de <_strtod_r+0x96>
    48d8:	3501      	adds	r5, #1
    48da:	951b      	str	r5, [sp, #108]	; 0x6c
    48dc:	e18b      	b.n	4bf6 <_strtod_r+0x3ae>
    48de:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    48e0:	2a00      	cmp	r2, #0
    48e2:	d007      	beq.n	48f4 <_strtod_r+0xac>
    48e4:	a81e      	add	r0, sp, #120	; 0x78
    48e6:	2135      	movs	r1, #53	; 0x35
    48e8:	f003 fbf0 	bl	80cc <__copybits>
    48ec:	9808      	ldr	r0, [sp, #32]
    48ee:	991c      	ldr	r1, [sp, #112]	; 0x70
    48f0:	f003 f85d 	bl	79ae <_Bfree>
    48f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    48f6:	2c06      	cmp	r4, #6
    48f8:	d81c      	bhi.n	4934 <_strtod_r+0xec>
    48fa:	1c20      	adds	r0, r4, #0
    48fc:	f003 fdae 	bl	845c <__gnu_thumb1_case_uqi>
    4900:	14070a04 	.word	0x14070a04
    4904:	0a17      	.short	0x0a17
    4906:	04          	.byte	0x04
    4907:	00          	.byte	0x00
    4908:	2700      	movs	r7, #0
    490a:	1c3e      	adds	r6, r7, #0
    490c:	e012      	b.n	4934 <_strtod_r+0xec>
    490e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    4910:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    4912:	e00f      	b.n	4934 <_strtod_r+0xec>
    4914:	488d      	ldr	r0, [pc, #564]	; (4b4c <_strtod_r+0x304>)
    4916:	4a8e      	ldr	r2, [pc, #568]	; (4b50 <_strtod_r+0x308>)
    4918:	181b      	adds	r3, r3, r0
    491a:	991f      	ldr	r1, [sp, #124]	; 0x7c
    491c:	051b      	lsls	r3, r3, #20
    491e:	400a      	ands	r2, r1
    4920:	1c1f      	adds	r7, r3, #0
    4922:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    4924:	4317      	orrs	r7, r2
    4926:	e005      	b.n	4934 <_strtod_r+0xec>
    4928:	4f8a      	ldr	r7, [pc, #552]	; (4b54 <_strtod_r+0x30c>)
    492a:	2600      	movs	r6, #0
    492c:	e002      	b.n	4934 <_strtod_r+0xec>
    492e:	2301      	movs	r3, #1
    4930:	4f89      	ldr	r7, [pc, #548]	; (4b58 <_strtod_r+0x310>)
    4932:	425e      	negs	r6, r3
    4934:	9c07      	ldr	r4, [sp, #28]
    4936:	0724      	lsls	r4, r4, #28
    4938:	d401      	bmi.n	493e <_strtod_r+0xf6>
    493a:	f000 fd7b 	bl	5434 <_strtod_r+0xbec>
    493e:	2380      	movs	r3, #128	; 0x80
    4940:	061b      	lsls	r3, r3, #24
    4942:	431f      	orrs	r7, r3
    4944:	f000 fd76 	bl	5434 <_strtod_r+0xbec>
    4948:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    494a:	1c5a      	adds	r2, r3, #1
    494c:	921b      	str	r2, [sp, #108]	; 0x6c
    494e:	785b      	ldrb	r3, [r3, #1]
    4950:	2b30      	cmp	r3, #48	; 0x30
    4952:	d0f9      	beq.n	4948 <_strtod_r+0x100>
    4954:	2b00      	cmp	r3, #0
    4956:	d101      	bne.n	495c <_strtod_r+0x114>
    4958:	f000 fd6c 	bl	5434 <_strtod_r+0xbec>
    495c:	2501      	movs	r5, #1
    495e:	950d      	str	r5, [sp, #52]	; 0x34
    4960:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    4962:	2500      	movs	r5, #0
    4964:	9410      	str	r4, [sp, #64]	; 0x40
    4966:	950b      	str	r5, [sp, #44]	; 0x2c
    4968:	950e      	str	r5, [sp, #56]	; 0x38
    496a:	9509      	str	r5, [sp, #36]	; 0x24
    496c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    496e:	7825      	ldrb	r5, [r4, #0]
    4970:	1c2b      	adds	r3, r5, #0
    4972:	3b30      	subs	r3, #48	; 0x30
    4974:	b2da      	uxtb	r2, r3
    4976:	2a09      	cmp	r2, #9
    4978:	d812      	bhi.n	49a0 <_strtod_r+0x158>
    497a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    497c:	220a      	movs	r2, #10
    497e:	2d08      	cmp	r5, #8
    4980:	dc04      	bgt.n	498c <_strtod_r+0x144>
    4982:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    4984:	436a      	muls	r2, r5
    4986:	189b      	adds	r3, r3, r2
    4988:	930e      	str	r3, [sp, #56]	; 0x38
    498a:	e003      	b.n	4994 <_strtod_r+0x14c>
    498c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    498e:	436a      	muls	r2, r5
    4990:	189b      	adds	r3, r3, r2
    4992:	930b      	str	r3, [sp, #44]	; 0x2c
    4994:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4996:	3401      	adds	r4, #1
    4998:	3501      	adds	r5, #1
    499a:	9509      	str	r5, [sp, #36]	; 0x24
    499c:	941b      	str	r4, [sp, #108]	; 0x6c
    499e:	e7e5      	b.n	496c <_strtod_r+0x124>
    49a0:	9808      	ldr	r0, [sp, #32]
    49a2:	f002 ff63 	bl	786c <_localeconv_r>
    49a6:	6800      	ldr	r0, [r0, #0]
    49a8:	9007      	str	r0, [sp, #28]
    49aa:	9808      	ldr	r0, [sp, #32]
    49ac:	f002 ff5e 	bl	786c <_localeconv_r>
    49b0:	6800      	ldr	r0, [r0, #0]
    49b2:	f7ff ff01 	bl	47b8 <strlen>
    49b6:	9907      	ldr	r1, [sp, #28]
    49b8:	1c02      	adds	r2, r0, #0
    49ba:	1c20      	adds	r0, r4, #0
    49bc:	f003 fcc6 	bl	834c <strncmp>
    49c0:	1e04      	subs	r4, r0, #0
    49c2:	d006      	beq.n	49d2 <_strtod_r+0x18a>
    49c4:	9c09      	ldr	r4, [sp, #36]	; 0x24
    49c6:	2000      	movs	r0, #0
    49c8:	1c2b      	adds	r3, r5, #0
    49ca:	9407      	str	r4, [sp, #28]
    49cc:	4684      	mov	ip, r0
    49ce:	900c      	str	r0, [sp, #48]	; 0x30
    49d0:	e063      	b.n	4a9a <_strtod_r+0x252>
    49d2:	9808      	ldr	r0, [sp, #32]
    49d4:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    49d6:	f002 ff49 	bl	786c <_localeconv_r>
    49da:	6800      	ldr	r0, [r0, #0]
    49dc:	f7ff feec 	bl	47b8 <strlen>
    49e0:	182d      	adds	r5, r5, r0
    49e2:	951b      	str	r5, [sp, #108]	; 0x6c
    49e4:	782b      	ldrb	r3, [r5, #0]
    49e6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    49e8:	1e28      	subs	r0, r5, #0
    49ea:	d148      	bne.n	4a7e <_strtod_r+0x236>
    49ec:	2b30      	cmp	r3, #48	; 0x30
    49ee:	d105      	bne.n	49fc <_strtod_r+0x1b4>
    49f0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    49f2:	3001      	adds	r0, #1
    49f4:	1c5a      	adds	r2, r3, #1
    49f6:	921b      	str	r2, [sp, #108]	; 0x6c
    49f8:	785b      	ldrb	r3, [r3, #1]
    49fa:	e7f7      	b.n	49ec <_strtod_r+0x1a4>
    49fc:	1c1a      	adds	r2, r3, #0
    49fe:	3a31      	subs	r2, #49	; 0x31
    4a00:	2a08      	cmp	r2, #8
    4a02:	d845      	bhi.n	4a90 <_strtod_r+0x248>
    4a04:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    4a06:	4684      	mov	ip, r0
    4a08:	2000      	movs	r0, #0
    4a0a:	9410      	str	r4, [sp, #64]	; 0x40
    4a0c:	9007      	str	r0, [sp, #28]
    4a0e:	3b30      	subs	r3, #48	; 0x30
    4a10:	1c42      	adds	r2, r0, #1
    4a12:	2b00      	cmp	r3, #0
    4a14:	d02d      	beq.n	4a72 <_strtod_r+0x22a>
    4a16:	9907      	ldr	r1, [sp, #28]
    4a18:	4494      	add	ip, r2
    4a1a:	9d07      	ldr	r5, [sp, #28]
    4a1c:	3101      	adds	r1, #1
    4a1e:	1b4c      	subs	r4, r1, r5
    4a20:	4294      	cmp	r4, r2
    4a22:	da0e      	bge.n	4a42 <_strtod_r+0x1fa>
    4a24:	1e4c      	subs	r4, r1, #1
    4a26:	2c08      	cmp	r4, #8
    4a28:	dc04      	bgt.n	4a34 <_strtod_r+0x1ec>
    4a2a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    4a2c:	240a      	movs	r4, #10
    4a2e:	4365      	muls	r5, r4
    4a30:	950e      	str	r5, [sp, #56]	; 0x38
    4a32:	e7f2      	b.n	4a1a <_strtod_r+0x1d2>
    4a34:	2910      	cmp	r1, #16
    4a36:	dcf0      	bgt.n	4a1a <_strtod_r+0x1d2>
    4a38:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4a3a:	240a      	movs	r4, #10
    4a3c:	4365      	muls	r5, r4
    4a3e:	950b      	str	r5, [sp, #44]	; 0x2c
    4a40:	e7eb      	b.n	4a1a <_strtod_r+0x1d2>
    4a42:	43c2      	mvns	r2, r0
    4a44:	17d2      	asrs	r2, r2, #31
    4a46:	4010      	ands	r0, r2
    4a48:	1828      	adds	r0, r5, r0
    4a4a:	1c44      	adds	r4, r0, #1
    4a4c:	9407      	str	r4, [sp, #28]
    4a4e:	2808      	cmp	r0, #8
    4a50:	dc06      	bgt.n	4a60 <_strtod_r+0x218>
    4a52:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    4a54:	220a      	movs	r2, #10
    4a56:	436a      	muls	r2, r5
    4a58:	18d2      	adds	r2, r2, r3
    4a5a:	920e      	str	r2, [sp, #56]	; 0x38
    4a5c:	2200      	movs	r2, #0
    4a5e:	e008      	b.n	4a72 <_strtod_r+0x22a>
    4a60:	9c07      	ldr	r4, [sp, #28]
    4a62:	2200      	movs	r2, #0
    4a64:	2c10      	cmp	r4, #16
    4a66:	dc04      	bgt.n	4a72 <_strtod_r+0x22a>
    4a68:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4a6a:	210a      	movs	r1, #10
    4a6c:	4369      	muls	r1, r5
    4a6e:	18c9      	adds	r1, r1, r3
    4a70:	910b      	str	r1, [sp, #44]	; 0x2c
    4a72:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4a74:	1c10      	adds	r0, r2, #0
    4a76:	1c59      	adds	r1, r3, #1
    4a78:	911b      	str	r1, [sp, #108]	; 0x6c
    4a7a:	785b      	ldrb	r3, [r3, #1]
    4a7c:	e003      	b.n	4a86 <_strtod_r+0x23e>
    4a7e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4a80:	1c20      	adds	r0, r4, #0
    4a82:	9507      	str	r5, [sp, #28]
    4a84:	46a4      	mov	ip, r4
    4a86:	1c1a      	adds	r2, r3, #0
    4a88:	3a30      	subs	r2, #48	; 0x30
    4a8a:	2a09      	cmp	r2, #9
    4a8c:	d9bf      	bls.n	4a0e <_strtod_r+0x1c6>
    4a8e:	e002      	b.n	4a96 <_strtod_r+0x24e>
    4a90:	2400      	movs	r4, #0
    4a92:	9407      	str	r4, [sp, #28]
    4a94:	46a4      	mov	ip, r4
    4a96:	2101      	movs	r1, #1
    4a98:	910c      	str	r1, [sp, #48]	; 0x30
    4a9a:	2220      	movs	r2, #32
    4a9c:	1c19      	adds	r1, r3, #0
    4a9e:	4391      	bics	r1, r2
    4aa0:	2200      	movs	r2, #0
    4aa2:	2945      	cmp	r1, #69	; 0x45
    4aa4:	d15f      	bne.n	4b66 <_strtod_r+0x31e>
    4aa6:	9b07      	ldr	r3, [sp, #28]
    4aa8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4aaa:	4303      	orrs	r3, r0
    4aac:	4323      	orrs	r3, r4
    4aae:	4293      	cmp	r3, r2
    4ab0:	d100      	bne.n	4ab4 <_strtod_r+0x26c>
    4ab2:	e09e      	b.n	4bf2 <_strtod_r+0x3aa>
    4ab4:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    4ab6:	1c2b      	adds	r3, r5, #0
    4ab8:	3301      	adds	r3, #1
    4aba:	931b      	str	r3, [sp, #108]	; 0x6c
    4abc:	786b      	ldrb	r3, [r5, #1]
    4abe:	950a      	str	r5, [sp, #40]	; 0x28
    4ac0:	2b2b      	cmp	r3, #43	; 0x2b
    4ac2:	d003      	beq.n	4acc <_strtod_r+0x284>
    4ac4:	2b2d      	cmp	r3, #45	; 0x2d
    4ac6:	d003      	beq.n	4ad0 <_strtod_r+0x288>
    4ac8:	9211      	str	r2, [sp, #68]	; 0x44
    4aca:	e008      	b.n	4ade <_strtod_r+0x296>
    4acc:	9211      	str	r2, [sp, #68]	; 0x44
    4ace:	e001      	b.n	4ad4 <_strtod_r+0x28c>
    4ad0:	2101      	movs	r1, #1
    4ad2:	9111      	str	r1, [sp, #68]	; 0x44
    4ad4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4ad6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4ad8:	3302      	adds	r3, #2
    4ada:	931b      	str	r3, [sp, #108]	; 0x6c
    4adc:	78a3      	ldrb	r3, [r4, #2]
    4ade:	1c1a      	adds	r2, r3, #0
    4ae0:	3a30      	subs	r2, #48	; 0x30
    4ae2:	2a09      	cmp	r2, #9
    4ae4:	d83c      	bhi.n	4b60 <_strtod_r+0x318>
    4ae6:	2b30      	cmp	r3, #48	; 0x30
    4ae8:	d104      	bne.n	4af4 <_strtod_r+0x2ac>
    4aea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4aec:	1c5a      	adds	r2, r3, #1
    4aee:	921b      	str	r2, [sp, #108]	; 0x6c
    4af0:	785b      	ldrb	r3, [r3, #1]
    4af2:	e7f8      	b.n	4ae6 <_strtod_r+0x29e>
    4af4:	1c1c      	adds	r4, r3, #0
    4af6:	3c31      	subs	r4, #49	; 0x31
    4af8:	2200      	movs	r2, #0
    4afa:	2c08      	cmp	r4, #8
    4afc:	d833      	bhi.n	4b66 <_strtod_r+0x31e>
    4afe:	1c1d      	adds	r5, r3, #0
    4b00:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4b02:	3d30      	subs	r5, #48	; 0x30
    4b04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4b06:	1c5a      	adds	r2, r3, #1
    4b08:	921b      	str	r2, [sp, #108]	; 0x6c
    4b0a:	785b      	ldrb	r3, [r3, #1]
    4b0c:	1c1c      	adds	r4, r3, #0
    4b0e:	3c30      	subs	r4, #48	; 0x30
    4b10:	2c09      	cmp	r4, #9
    4b12:	d804      	bhi.n	4b1e <_strtod_r+0x2d6>
    4b14:	220a      	movs	r2, #10
    4b16:	4355      	muls	r5, r2
    4b18:	18ed      	adds	r5, r5, r3
    4b1a:	3d30      	subs	r5, #48	; 0x30
    4b1c:	e7f2      	b.n	4b04 <_strtod_r+0x2bc>
    4b1e:	1a52      	subs	r2, r2, r1
    4b20:	920f      	str	r2, [sp, #60]	; 0x3c
    4b22:	4c0e      	ldr	r4, [pc, #56]	; (4b5c <_strtod_r+0x314>)
    4b24:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4b26:	1c22      	adds	r2, r4, #0
    4b28:	2908      	cmp	r1, #8
    4b2a:	dc03      	bgt.n	4b34 <_strtod_r+0x2ec>
    4b2c:	1e2a      	subs	r2, r5, #0
    4b2e:	42a2      	cmp	r2, r4
    4b30:	dd00      	ble.n	4b34 <_strtod_r+0x2ec>
    4b32:	1c22      	adds	r2, r4, #0
    4b34:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4b36:	2c00      	cmp	r4, #0
    4b38:	d015      	beq.n	4b66 <_strtod_r+0x31e>
    4b3a:	4252      	negs	r2, r2
    4b3c:	e013      	b.n	4b66 <_strtod_r+0x31e>
    4b3e:	46c0      	nop			; (mov r8, r8)
	...
    4b48:	0000c630 	.word	0x0000c630
    4b4c:	00000433 	.word	0x00000433
    4b50:	ffefffff 	.word	0xffefffff
    4b54:	7ff00000 	.word	0x7ff00000
    4b58:	7fffffff 	.word	0x7fffffff
    4b5c:	00004e1f 	.word	0x00004e1f
    4b60:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4b62:	2200      	movs	r2, #0
    4b64:	951b      	str	r5, [sp, #108]	; 0x6c
    4b66:	9c07      	ldr	r4, [sp, #28]
    4b68:	2c00      	cmp	r4, #0
    4b6a:	d148      	bne.n	4bfe <_strtod_r+0x3b6>
    4b6c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    4b6e:	4328      	orrs	r0, r5
    4b70:	d001      	beq.n	4b76 <_strtod_r+0x32e>
    4b72:	f000 fc5f 	bl	5434 <_strtod_r+0xbec>
    4b76:	980c      	ldr	r0, [sp, #48]	; 0x30
    4b78:	2800      	cmp	r0, #0
    4b7a:	d13a      	bne.n	4bf2 <_strtod_r+0x3aa>
    4b7c:	2b4e      	cmp	r3, #78	; 0x4e
    4b7e:	d01c      	beq.n	4bba <_strtod_r+0x372>
    4b80:	dc02      	bgt.n	4b88 <_strtod_r+0x340>
    4b82:	2b49      	cmp	r3, #73	; 0x49
    4b84:	d005      	beq.n	4b92 <_strtod_r+0x34a>
    4b86:	e034      	b.n	4bf2 <_strtod_r+0x3aa>
    4b88:	2b69      	cmp	r3, #105	; 0x69
    4b8a:	d002      	beq.n	4b92 <_strtod_r+0x34a>
    4b8c:	2b6e      	cmp	r3, #110	; 0x6e
    4b8e:	d014      	beq.n	4bba <_strtod_r+0x372>
    4b90:	e02f      	b.n	4bf2 <_strtod_r+0x3aa>
    4b92:	a81b      	add	r0, sp, #108	; 0x6c
    4b94:	49a8      	ldr	r1, [pc, #672]	; (4e38 <_strtod_r+0x5f0>)
    4b96:	f7ff fe2a 	bl	47ee <match>
    4b9a:	2800      	cmp	r0, #0
    4b9c:	d029      	beq.n	4bf2 <_strtod_r+0x3aa>
    4b9e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4ba0:	a81b      	add	r0, sp, #108	; 0x6c
    4ba2:	3b01      	subs	r3, #1
    4ba4:	49a5      	ldr	r1, [pc, #660]	; (4e3c <_strtod_r+0x5f4>)
    4ba6:	931b      	str	r3, [sp, #108]	; 0x6c
    4ba8:	f7ff fe21 	bl	47ee <match>
    4bac:	2800      	cmp	r0, #0
    4bae:	d102      	bne.n	4bb6 <_strtod_r+0x36e>
    4bb0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4bb2:	3301      	adds	r3, #1
    4bb4:	931b      	str	r3, [sp, #108]	; 0x6c
    4bb6:	4fa2      	ldr	r7, [pc, #648]	; (4e40 <_strtod_r+0x5f8>)
    4bb8:	e018      	b.n	4bec <_strtod_r+0x3a4>
    4bba:	a81b      	add	r0, sp, #108	; 0x6c
    4bbc:	49a1      	ldr	r1, [pc, #644]	; (4e44 <_strtod_r+0x5fc>)
    4bbe:	f7ff fe16 	bl	47ee <match>
    4bc2:	2800      	cmp	r0, #0
    4bc4:	d015      	beq.n	4bf2 <_strtod_r+0x3aa>
    4bc6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4bc8:	780b      	ldrb	r3, [r1, #0]
    4bca:	2b28      	cmp	r3, #40	; 0x28
    4bcc:	d10d      	bne.n	4bea <_strtod_r+0x3a2>
    4bce:	a81b      	add	r0, sp, #108	; 0x6c
    4bd0:	499d      	ldr	r1, [pc, #628]	; (4e48 <_strtod_r+0x600>)
    4bd2:	aa1e      	add	r2, sp, #120	; 0x78
    4bd4:	f002 fdb1 	bl	773a <__hexnan>
    4bd8:	2805      	cmp	r0, #5
    4bda:	d106      	bne.n	4bea <_strtod_r+0x3a2>
    4bdc:	4a98      	ldr	r2, [pc, #608]	; (4e40 <_strtod_r+0x5f8>)
    4bde:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    4be0:	1c17      	adds	r7, r2, #0
    4be2:	431f      	orrs	r7, r3
    4be4:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    4be6:	f000 fc25 	bl	5434 <_strtod_r+0xbec>
    4bea:	4f98      	ldr	r7, [pc, #608]	; (4e4c <_strtod_r+0x604>)
    4bec:	2600      	movs	r6, #0
    4bee:	f000 fc21 	bl	5434 <_strtod_r+0xbec>
    4bf2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4bf4:	941b      	str	r4, [sp, #108]	; 0x6c
    4bf6:	2500      	movs	r5, #0
    4bf8:	9516      	str	r5, [sp, #88]	; 0x58
    4bfa:	f000 fc1b 	bl	5434 <_strtod_r+0xbec>
    4bfe:	4664      	mov	r4, ip
    4c00:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4c02:	1b14      	subs	r4, r2, r4
    4c04:	940a      	str	r4, [sp, #40]	; 0x28
    4c06:	2d00      	cmp	r5, #0
    4c08:	d101      	bne.n	4c0e <_strtod_r+0x3c6>
    4c0a:	9c07      	ldr	r4, [sp, #28]
    4c0c:	9409      	str	r4, [sp, #36]	; 0x24
    4c0e:	9c07      	ldr	r4, [sp, #28]
    4c10:	2c10      	cmp	r4, #16
    4c12:	dd00      	ble.n	4c16 <_strtod_r+0x3ce>
    4c14:	2410      	movs	r4, #16
    4c16:	980e      	ldr	r0, [sp, #56]	; 0x38
    4c18:	f005 fe20 	bl	a85c <__aeabi_ui2d>
    4c1c:	1c06      	adds	r6, r0, #0
    4c1e:	1c0f      	adds	r7, r1, #0
    4c20:	2c09      	cmp	r4, #9
    4c22:	dd15      	ble.n	4c50 <_strtod_r+0x408>
    4c24:	1c23      	adds	r3, r4, #0
    4c26:	4a8a      	ldr	r2, [pc, #552]	; (4e50 <_strtod_r+0x608>)
    4c28:	3b09      	subs	r3, #9
    4c2a:	00db      	lsls	r3, r3, #3
    4c2c:	18d3      	adds	r3, r2, r3
    4c2e:	681a      	ldr	r2, [r3, #0]
    4c30:	685b      	ldr	r3, [r3, #4]
    4c32:	f004 ffdd 	bl	9bf0 <__aeabi_dmul>
    4c36:	1c06      	adds	r6, r0, #0
    4c38:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4c3a:	1c0f      	adds	r7, r1, #0
    4c3c:	f005 fe0e 	bl	a85c <__aeabi_ui2d>
    4c40:	1c02      	adds	r2, r0, #0
    4c42:	1c0b      	adds	r3, r1, #0
    4c44:	1c30      	adds	r0, r6, #0
    4c46:	1c39      	adds	r1, r7, #0
    4c48:	f004 f846 	bl	8cd8 <__aeabi_dadd>
    4c4c:	1c06      	adds	r6, r0, #0
    4c4e:	1c0f      	adds	r7, r1, #0
    4c50:	9d07      	ldr	r5, [sp, #28]
    4c52:	2d0f      	cmp	r5, #15
    4c54:	dc3a      	bgt.n	4ccc <_strtod_r+0x484>
    4c56:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4c58:	2d00      	cmp	r5, #0
    4c5a:	d101      	bne.n	4c60 <_strtod_r+0x418>
    4c5c:	f000 fbea 	bl	5434 <_strtod_r+0xbec>
    4c60:	dd26      	ble.n	4cb0 <_strtod_r+0x468>
    4c62:	2d16      	cmp	r5, #22
    4c64:	dc07      	bgt.n	4c76 <_strtod_r+0x42e>
    4c66:	4b7a      	ldr	r3, [pc, #488]	; (4e50 <_strtod_r+0x608>)
    4c68:	00ea      	lsls	r2, r5, #3
    4c6a:	189a      	adds	r2, r3, r2
    4c6c:	6810      	ldr	r0, [r2, #0]
    4c6e:	6851      	ldr	r1, [r2, #4]
    4c70:	1c3b      	adds	r3, r7, #0
    4c72:	1c32      	adds	r2, r6, #0
    4c74:	e017      	b.n	4ca6 <_strtod_r+0x45e>
    4c76:	9d07      	ldr	r5, [sp, #28]
    4c78:	2325      	movs	r3, #37	; 0x25
    4c7a:	1b5b      	subs	r3, r3, r5
    4c7c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4c7e:	429d      	cmp	r5, r3
    4c80:	dc24      	bgt.n	4ccc <_strtod_r+0x484>
    4c82:	9c07      	ldr	r4, [sp, #28]
    4c84:	220f      	movs	r2, #15
    4c86:	1b15      	subs	r5, r2, r4
    4c88:	4c71      	ldr	r4, [pc, #452]	; (4e50 <_strtod_r+0x608>)
    4c8a:	00eb      	lsls	r3, r5, #3
    4c8c:	18e3      	adds	r3, r4, r3
    4c8e:	6818      	ldr	r0, [r3, #0]
    4c90:	6859      	ldr	r1, [r3, #4]
    4c92:	1c32      	adds	r2, r6, #0
    4c94:	1c3b      	adds	r3, r7, #0
    4c96:	f004 ffab 	bl	9bf0 <__aeabi_dmul>
    4c9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4c9c:	1b57      	subs	r7, r2, r5
    4c9e:	00ff      	lsls	r7, r7, #3
    4ca0:	19e4      	adds	r4, r4, r7
    4ca2:	6822      	ldr	r2, [r4, #0]
    4ca4:	6863      	ldr	r3, [r4, #4]
    4ca6:	f004 ffa3 	bl	9bf0 <__aeabi_dmul>
    4caa:	1c06      	adds	r6, r0, #0
    4cac:	1c0f      	adds	r7, r1, #0
    4cae:	e3c1      	b.n	5434 <_strtod_r+0xbec>
    4cb0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4cb2:	3516      	adds	r5, #22
    4cb4:	db0a      	blt.n	4ccc <_strtod_r+0x484>
    4cb6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4cb8:	4b65      	ldr	r3, [pc, #404]	; (4e50 <_strtod_r+0x608>)
    4cba:	00e2      	lsls	r2, r4, #3
    4cbc:	1a9a      	subs	r2, r3, r2
    4cbe:	1c30      	adds	r0, r6, #0
    4cc0:	1c39      	adds	r1, r7, #0
    4cc2:	6853      	ldr	r3, [r2, #4]
    4cc4:	6812      	ldr	r2, [r2, #0]
    4cc6:	f004 fb29 	bl	931c <__aeabi_ddiv>
    4cca:	e7ee      	b.n	4caa <_strtod_r+0x462>
    4ccc:	9d07      	ldr	r5, [sp, #28]
    4cce:	1b2c      	subs	r4, r5, r4
    4cd0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4cd2:	192c      	adds	r4, r5, r4
    4cd4:	2c00      	cmp	r4, #0
    4cd6:	dd56      	ble.n	4d86 <_strtod_r+0x53e>
    4cd8:	230f      	movs	r3, #15
    4cda:	4023      	ands	r3, r4
    4cdc:	d00a      	beq.n	4cf4 <_strtod_r+0x4ac>
    4cde:	4a5c      	ldr	r2, [pc, #368]	; (4e50 <_strtod_r+0x608>)
    4ce0:	00db      	lsls	r3, r3, #3
    4ce2:	18d3      	adds	r3, r2, r3
    4ce4:	6818      	ldr	r0, [r3, #0]
    4ce6:	6859      	ldr	r1, [r3, #4]
    4ce8:	1c32      	adds	r2, r6, #0
    4cea:	1c3b      	adds	r3, r7, #0
    4cec:	f004 ff80 	bl	9bf0 <__aeabi_dmul>
    4cf0:	1c06      	adds	r6, r0, #0
    4cf2:	1c0f      	adds	r7, r1, #0
    4cf4:	230f      	movs	r3, #15
    4cf6:	439c      	bics	r4, r3
    4cf8:	d100      	bne.n	4cfc <_strtod_r+0x4b4>
    4cfa:	e0b7      	b.n	4e6c <_strtod_r+0x624>
    4cfc:	239a      	movs	r3, #154	; 0x9a
    4cfe:	005b      	lsls	r3, r3, #1
    4d00:	429c      	cmp	r4, r3
    4d02:	dd0e      	ble.n	4d22 <_strtod_r+0x4da>
    4d04:	2400      	movs	r4, #0
    4d06:	9407      	str	r4, [sp, #28]
    4d08:	9409      	str	r4, [sp, #36]	; 0x24
    4d0a:	9410      	str	r4, [sp, #64]	; 0x40
    4d0c:	940e      	str	r4, [sp, #56]	; 0x38
    4d0e:	9d08      	ldr	r5, [sp, #32]
    4d10:	9c10      	ldr	r4, [sp, #64]	; 0x40
    4d12:	2322      	movs	r3, #34	; 0x22
    4d14:	2600      	movs	r6, #0
    4d16:	602b      	str	r3, [r5, #0]
    4d18:	4f49      	ldr	r7, [pc, #292]	; (4e40 <_strtod_r+0x5f8>)
    4d1a:	42b4      	cmp	r4, r6
    4d1c:	d000      	beq.n	4d20 <_strtod_r+0x4d8>
    4d1e:	e375      	b.n	540c <_strtod_r+0xbc4>
    4d20:	e388      	b.n	5434 <_strtod_r+0xbec>
    4d22:	1124      	asrs	r4, r4, #4
    4d24:	1c30      	adds	r0, r6, #0
    4d26:	1c39      	adds	r1, r7, #0
    4d28:	2500      	movs	r5, #0
    4d2a:	2c01      	cmp	r4, #1
    4d2c:	dd0b      	ble.n	4d46 <_strtod_r+0x4fe>
    4d2e:	07e2      	lsls	r2, r4, #31
    4d30:	d506      	bpl.n	4d40 <_strtod_r+0x4f8>
    4d32:	4b48      	ldr	r3, [pc, #288]	; (4e54 <_strtod_r+0x60c>)
    4d34:	00ea      	lsls	r2, r5, #3
    4d36:	18d3      	adds	r3, r2, r3
    4d38:	681a      	ldr	r2, [r3, #0]
    4d3a:	685b      	ldr	r3, [r3, #4]
    4d3c:	f004 ff58 	bl	9bf0 <__aeabi_dmul>
    4d40:	3501      	adds	r5, #1
    4d42:	1064      	asrs	r4, r4, #1
    4d44:	e7f1      	b.n	4d2a <_strtod_r+0x4e2>
    4d46:	4b44      	ldr	r3, [pc, #272]	; (4e58 <_strtod_r+0x610>)
    4d48:	00ed      	lsls	r5, r5, #3
    4d4a:	18cf      	adds	r7, r1, r3
    4d4c:	4b41      	ldr	r3, [pc, #260]	; (4e54 <_strtod_r+0x60c>)
    4d4e:	1c06      	adds	r6, r0, #0
    4d50:	195d      	adds	r5, r3, r5
    4d52:	1c32      	adds	r2, r6, #0
    4d54:	1c3b      	adds	r3, r7, #0
    4d56:	6828      	ldr	r0, [r5, #0]
    4d58:	6869      	ldr	r1, [r5, #4]
    4d5a:	f004 ff49 	bl	9bf0 <__aeabi_dmul>
    4d5e:	4b38      	ldr	r3, [pc, #224]	; (4e40 <_strtod_r+0x5f8>)
    4d60:	1c0f      	adds	r7, r1, #0
    4d62:	400b      	ands	r3, r1
    4d64:	493d      	ldr	r1, [pc, #244]	; (4e5c <_strtod_r+0x614>)
    4d66:	1c06      	adds	r6, r0, #0
    4d68:	428b      	cmp	r3, r1
    4d6a:	d8cb      	bhi.n	4d04 <_strtod_r+0x4bc>
    4d6c:	493c      	ldr	r1, [pc, #240]	; (4e60 <_strtod_r+0x618>)
    4d6e:	428b      	cmp	r3, r1
    4d70:	d903      	bls.n	4d7a <_strtod_r+0x532>
    4d72:	2301      	movs	r3, #1
    4d74:	4f3b      	ldr	r7, [pc, #236]	; (4e64 <_strtod_r+0x61c>)
    4d76:	425e      	negs	r6, r3
    4d78:	e002      	b.n	4d80 <_strtod_r+0x538>
    4d7a:	25d4      	movs	r5, #212	; 0xd4
    4d7c:	04ad      	lsls	r5, r5, #18
    4d7e:	197f      	adds	r7, r7, r5
    4d80:	2400      	movs	r4, #0
    4d82:	940b      	str	r4, [sp, #44]	; 0x2c
    4d84:	e074      	b.n	4e70 <_strtod_r+0x628>
    4d86:	2c00      	cmp	r4, #0
    4d88:	d070      	beq.n	4e6c <_strtod_r+0x624>
    4d8a:	4264      	negs	r4, r4
    4d8c:	230f      	movs	r3, #15
    4d8e:	4023      	ands	r3, r4
    4d90:	d00a      	beq.n	4da8 <_strtod_r+0x560>
    4d92:	4a2f      	ldr	r2, [pc, #188]	; (4e50 <_strtod_r+0x608>)
    4d94:	00db      	lsls	r3, r3, #3
    4d96:	18d3      	adds	r3, r2, r3
    4d98:	1c30      	adds	r0, r6, #0
    4d9a:	1c39      	adds	r1, r7, #0
    4d9c:	681a      	ldr	r2, [r3, #0]
    4d9e:	685b      	ldr	r3, [r3, #4]
    4da0:	f004 fabc 	bl	931c <__aeabi_ddiv>
    4da4:	1c06      	adds	r6, r0, #0
    4da6:	1c0f      	adds	r7, r1, #0
    4da8:	1124      	asrs	r4, r4, #4
    4daa:	d05f      	beq.n	4e6c <_strtod_r+0x624>
    4dac:	2c1f      	cmp	r4, #31
    4dae:	dd05      	ble.n	4dbc <_strtod_r+0x574>
    4db0:	2500      	movs	r5, #0
    4db2:	9507      	str	r5, [sp, #28]
    4db4:	9509      	str	r5, [sp, #36]	; 0x24
    4db6:	9510      	str	r5, [sp, #64]	; 0x40
    4db8:	950e      	str	r5, [sp, #56]	; 0x38
    4dba:	e121      	b.n	5000 <_strtod_r+0x7b8>
    4dbc:	06e3      	lsls	r3, r4, #27
    4dbe:	256a      	movs	r5, #106	; 0x6a
    4dc0:	17db      	asrs	r3, r3, #31
    4dc2:	401d      	ands	r5, r3
    4dc4:	950b      	str	r5, [sp, #44]	; 0x2c
    4dc6:	4d28      	ldr	r5, [pc, #160]	; (4e68 <_strtod_r+0x620>)
    4dc8:	1c30      	adds	r0, r6, #0
    4dca:	1c39      	adds	r1, r7, #0
    4dcc:	2c00      	cmp	r4, #0
    4dce:	dd08      	ble.n	4de2 <_strtod_r+0x59a>
    4dd0:	07e2      	lsls	r2, r4, #31
    4dd2:	d503      	bpl.n	4ddc <_strtod_r+0x594>
    4dd4:	682a      	ldr	r2, [r5, #0]
    4dd6:	686b      	ldr	r3, [r5, #4]
    4dd8:	f004 ff0a 	bl	9bf0 <__aeabi_dmul>
    4ddc:	1064      	asrs	r4, r4, #1
    4dde:	3508      	adds	r5, #8
    4de0:	e7f4      	b.n	4dcc <_strtod_r+0x584>
    4de2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4de4:	1c06      	adds	r6, r0, #0
    4de6:	1c0f      	adds	r7, r1, #0
    4de8:	2c00      	cmp	r4, #0
    4dea:	d017      	beq.n	4e1c <_strtod_r+0x5d4>
    4dec:	004b      	lsls	r3, r1, #1
    4dee:	0d5b      	lsrs	r3, r3, #21
    4df0:	216b      	movs	r1, #107	; 0x6b
    4df2:	1acb      	subs	r3, r1, r3
    4df4:	2b00      	cmp	r3, #0
    4df6:	dd11      	ble.n	4e1c <_strtod_r+0x5d4>
    4df8:	2b1f      	cmp	r3, #31
    4dfa:	dd0b      	ble.n	4e14 <_strtod_r+0x5cc>
    4dfc:	2600      	movs	r6, #0
    4dfe:	2b34      	cmp	r3, #52	; 0x34
    4e00:	dd02      	ble.n	4e08 <_strtod_r+0x5c0>
    4e02:	23dc      	movs	r3, #220	; 0xdc
    4e04:	049f      	lsls	r7, r3, #18
    4e06:	e009      	b.n	4e1c <_strtod_r+0x5d4>
    4e08:	2101      	movs	r1, #1
    4e0a:	3b20      	subs	r3, #32
    4e0c:	4249      	negs	r1, r1
    4e0e:	4099      	lsls	r1, r3
    4e10:	400f      	ands	r7, r1
    4e12:	e003      	b.n	4e1c <_strtod_r+0x5d4>
    4e14:	2201      	movs	r2, #1
    4e16:	4252      	negs	r2, r2
    4e18:	409a      	lsls	r2, r3
    4e1a:	4016      	ands	r6, r2
    4e1c:	1c30      	adds	r0, r6, #0
    4e1e:	1c39      	adds	r1, r7, #0
    4e20:	4b04      	ldr	r3, [pc, #16]	; (4e34 <_strtod_r+0x5ec>)
    4e22:	4a03      	ldr	r2, [pc, #12]	; (4e30 <_strtod_r+0x5e8>)
    4e24:	f003 fbe4 	bl	85f0 <__aeabi_dcmpeq>
    4e28:	2800      	cmp	r0, #0
    4e2a:	d1c1      	bne.n	4db0 <_strtod_r+0x568>
    4e2c:	e020      	b.n	4e70 <_strtod_r+0x628>
    4e2e:	46c0      	nop			; (mov r8, r8)
	...
    4e38:	0000c66e 	.word	0x0000c66e
    4e3c:	0000c7a1 	.word	0x0000c7a1
    4e40:	7ff00000 	.word	0x7ff00000
    4e44:	0000c676 	.word	0x0000c676
    4e48:	0000c644 	.word	0x0000c644
    4e4c:	fff80000 	.word	0xfff80000
    4e50:	0000c818 	.word	0x0000c818
    4e54:	0000c8e0 	.word	0x0000c8e0
    4e58:	fcb00000 	.word	0xfcb00000
    4e5c:	7ca00000 	.word	0x7ca00000
    4e60:	7c900000 	.word	0x7c900000
    4e64:	7fefffff 	.word	0x7fefffff
    4e68:	0000c608 	.word	0x0000c608
    4e6c:	2500      	movs	r5, #0
    4e6e:	950b      	str	r5, [sp, #44]	; 0x2c
    4e70:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    4e72:	9808      	ldr	r0, [sp, #32]
    4e74:	9400      	str	r4, [sp, #0]
    4e76:	9910      	ldr	r1, [sp, #64]	; 0x40
    4e78:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4e7a:	9b07      	ldr	r3, [sp, #28]
    4e7c:	f002 fdee 	bl	7a5c <__s2b>
    4e80:	9010      	str	r0, [sp, #64]	; 0x40
    4e82:	2800      	cmp	r0, #0
    4e84:	d100      	bne.n	4e88 <_strtod_r+0x640>
    4e86:	e73d      	b.n	4d04 <_strtod_r+0x4bc>
    4e88:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4e8a:	2400      	movs	r4, #0
    4e8c:	426b      	negs	r3, r5
    4e8e:	17ea      	asrs	r2, r5, #31
    4e90:	4013      	ands	r3, r2
    4e92:	9317      	str	r3, [sp, #92]	; 0x5c
    4e94:	9407      	str	r4, [sp, #28]
    4e96:	9409      	str	r4, [sp, #36]	; 0x24
    4e98:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4e9a:	9808      	ldr	r0, [sp, #32]
    4e9c:	686d      	ldr	r5, [r5, #4]
    4e9e:	1c29      	adds	r1, r5, #0
    4ea0:	9506      	str	r5, [sp, #24]
    4ea2:	f002 fd4c 	bl	793e <_Balloc>
    4ea6:	900e      	str	r0, [sp, #56]	; 0x38
    4ea8:	2800      	cmp	r0, #0
    4eaa:	d100      	bne.n	4eae <_strtod_r+0x666>
    4eac:	e72f      	b.n	4d0e <_strtod_r+0x4c6>
    4eae:	9810      	ldr	r0, [sp, #64]	; 0x40
    4eb0:	9910      	ldr	r1, [sp, #64]	; 0x40
    4eb2:	6900      	ldr	r0, [r0, #16]
    4eb4:	310c      	adds	r1, #12
    4eb6:	1c02      	adds	r2, r0, #0
    4eb8:	980e      	ldr	r0, [sp, #56]	; 0x38
    4eba:	3202      	adds	r2, #2
    4ebc:	0092      	lsls	r2, r2, #2
    4ebe:	300c      	adds	r0, #12
    4ec0:	f7ff fba8 	bl	4614 <memcpy>
    4ec4:	ab1d      	add	r3, sp, #116	; 0x74
    4ec6:	9300      	str	r3, [sp, #0]
    4ec8:	ab1e      	add	r3, sp, #120	; 0x78
    4eca:	9301      	str	r3, [sp, #4]
    4ecc:	9808      	ldr	r0, [sp, #32]
    4ece:	1c32      	adds	r2, r6, #0
    4ed0:	1c3b      	adds	r3, r7, #0
    4ed2:	9612      	str	r6, [sp, #72]	; 0x48
    4ed4:	9713      	str	r7, [sp, #76]	; 0x4c
    4ed6:	f003 f87d 	bl	7fd4 <__d2b>
    4eda:	901c      	str	r0, [sp, #112]	; 0x70
    4edc:	2800      	cmp	r0, #0
    4ede:	d100      	bne.n	4ee2 <_strtod_r+0x69a>
    4ee0:	e715      	b.n	4d0e <_strtod_r+0x4c6>
    4ee2:	9808      	ldr	r0, [sp, #32]
    4ee4:	2101      	movs	r1, #1
    4ee6:	f002 fe42 	bl	7b6e <__i2b>
    4eea:	9009      	str	r0, [sp, #36]	; 0x24
    4eec:	2800      	cmp	r0, #0
    4eee:	d100      	bne.n	4ef2 <_strtod_r+0x6aa>
    4ef0:	e70d      	b.n	4d0e <_strtod_r+0x4c6>
    4ef2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4ef4:	2400      	movs	r4, #0
    4ef6:	940d      	str	r4, [sp, #52]	; 0x34
    4ef8:	42ac      	cmp	r4, r5
    4efa:	da00      	bge.n	4efe <_strtod_r+0x6b6>
    4efc:	950d      	str	r5, [sp, #52]	; 0x34
    4efe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    4f00:	2b00      	cmp	r3, #0
    4f02:	da00      	bge.n	4f06 <_strtod_r+0x6be>
    4f04:	e086      	b.n	5014 <_strtod_r+0x7cc>
    4f06:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    4f08:	990d      	ldr	r1, [sp, #52]	; 0x34
    4f0a:	18ec      	adds	r4, r5, r3
    4f0c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4f0e:	981e      	ldr	r0, [sp, #120]	; 0x78
    4f10:	1b5b      	subs	r3, r3, r5
    4f12:	2536      	movs	r5, #54	; 0x36
    4f14:	181a      	adds	r2, r3, r0
    4f16:	1a2d      	subs	r5, r5, r0
    4f18:	48c7      	ldr	r0, [pc, #796]	; (5238 <_strtod_r+0x9f0>)
    4f1a:	2301      	movs	r3, #1
    4f1c:	4282      	cmp	r2, r0
    4f1e:	db00      	blt.n	4f22 <_strtod_r+0x6da>
    4f20:	e082      	b.n	5028 <_strtod_r+0x7e0>
    4f22:	1a80      	subs	r0, r0, r2
    4f24:	1a2d      	subs	r5, r5, r0
    4f26:	281f      	cmp	r0, #31
    4f28:	dc78      	bgt.n	501c <_strtod_r+0x7d4>
    4f2a:	4083      	lsls	r3, r0
    4f2c:	2000      	movs	r0, #0
    4f2e:	9318      	str	r3, [sp, #96]	; 0x60
    4f30:	9011      	str	r0, [sp, #68]	; 0x44
    4f32:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4f34:	1963      	adds	r3, r4, r5
    4f36:	194d      	adds	r5, r1, r5
    4f38:	930c      	str	r3, [sp, #48]	; 0x30
    4f3a:	182d      	adds	r5, r5, r0
    4f3c:	42a3      	cmp	r3, r4
    4f3e:	dd00      	ble.n	4f42 <_strtod_r+0x6fa>
    4f40:	1c23      	adds	r3, r4, #0
    4f42:	42ab      	cmp	r3, r5
    4f44:	dd00      	ble.n	4f48 <_strtod_r+0x700>
    4f46:	1c2b      	adds	r3, r5, #0
    4f48:	2b00      	cmp	r3, #0
    4f4a:	dd04      	ble.n	4f56 <_strtod_r+0x70e>
    4f4c:	990c      	ldr	r1, [sp, #48]	; 0x30
    4f4e:	1aed      	subs	r5, r5, r3
    4f50:	1ac9      	subs	r1, r1, r3
    4f52:	910c      	str	r1, [sp, #48]	; 0x30
    4f54:	1ae4      	subs	r4, r4, r3
    4f56:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    4f58:	2a00      	cmp	r2, #0
    4f5a:	d169      	bne.n	5030 <_strtod_r+0x7e8>
    4f5c:	980c      	ldr	r0, [sp, #48]	; 0x30
    4f5e:	2800      	cmp	r0, #0
    4f60:	dc7e      	bgt.n	5060 <_strtod_r+0x818>
    4f62:	990d      	ldr	r1, [sp, #52]	; 0x34
    4f64:	2900      	cmp	r1, #0
    4f66:	d000      	beq.n	4f6a <_strtod_r+0x722>
    4f68:	e084      	b.n	5074 <_strtod_r+0x82c>
    4f6a:	2d00      	cmp	r5, #0
    4f6c:	dd00      	ble.n	4f70 <_strtod_r+0x728>
    4f6e:	e08b      	b.n	5088 <_strtod_r+0x840>
    4f70:	2c00      	cmp	r4, #0
    4f72:	dd00      	ble.n	4f76 <_strtod_r+0x72e>
    4f74:	e092      	b.n	509c <_strtod_r+0x854>
    4f76:	9808      	ldr	r0, [sp, #32]
    4f78:	991c      	ldr	r1, [sp, #112]	; 0x70
    4f7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4f7c:	f002 ff4f 	bl	7e1e <__mdiff>
    4f80:	9007      	str	r0, [sp, #28]
    4f82:	2800      	cmp	r0, #0
    4f84:	d100      	bne.n	4f88 <_strtod_r+0x740>
    4f86:	e6c2      	b.n	4d0e <_strtod_r+0x4c6>
    4f88:	68c4      	ldr	r4, [r0, #12]
    4f8a:	2500      	movs	r5, #0
    4f8c:	60c5      	str	r5, [r0, #12]
    4f8e:	9909      	ldr	r1, [sp, #36]	; 0x24
    4f90:	940f      	str	r4, [sp, #60]	; 0x3c
    4f92:	f002 ff29 	bl	7de8 <__mcmp>
    4f96:	42a8      	cmp	r0, r5
    4f98:	db00      	blt.n	4f9c <_strtod_r+0x754>
    4f9a:	e08e      	b.n	50ba <_strtod_r+0x872>
    4f9c:	42ac      	cmp	r4, r5
    4f9e:	d000      	beq.n	4fa2 <_strtod_r+0x75a>
    4fa0:	e21f      	b.n	53e2 <_strtod_r+0xb9a>
    4fa2:	42ae      	cmp	r6, r5
    4fa4:	d000      	beq.n	4fa8 <_strtod_r+0x760>
    4fa6:	e21c      	b.n	53e2 <_strtod_r+0xb9a>
    4fa8:	033b      	lsls	r3, r7, #12
    4faa:	42ab      	cmp	r3, r5
    4fac:	d000      	beq.n	4fb0 <_strtod_r+0x768>
    4fae:	e218      	b.n	53e2 <_strtod_r+0xb9a>
    4fb0:	4aa2      	ldr	r2, [pc, #648]	; (523c <_strtod_r+0x9f4>)
    4fb2:	23d6      	movs	r3, #214	; 0xd6
    4fb4:	403a      	ands	r2, r7
    4fb6:	04db      	lsls	r3, r3, #19
    4fb8:	429a      	cmp	r2, r3
    4fba:	d800      	bhi.n	4fbe <_strtod_r+0x776>
    4fbc:	e211      	b.n	53e2 <_strtod_r+0xb9a>
    4fbe:	9807      	ldr	r0, [sp, #28]
    4fc0:	6940      	ldr	r0, [r0, #20]
    4fc2:	42a8      	cmp	r0, r5
    4fc4:	d074      	beq.n	50b0 <_strtod_r+0x868>
    4fc6:	9907      	ldr	r1, [sp, #28]
    4fc8:	9808      	ldr	r0, [sp, #32]
    4fca:	2201      	movs	r2, #1
    4fcc:	f002 feba 	bl	7d44 <__lshift>
    4fd0:	9909      	ldr	r1, [sp, #36]	; 0x24
    4fd2:	9007      	str	r0, [sp, #28]
    4fd4:	f002 ff08 	bl	7de8 <__mcmp>
    4fd8:	2800      	cmp	r0, #0
    4fda:	dc00      	bgt.n	4fde <_strtod_r+0x796>
    4fdc:	e201      	b.n	53e2 <_strtod_r+0xb9a>
    4fde:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4fe0:	4b96      	ldr	r3, [pc, #600]	; (523c <_strtod_r+0x9f4>)
    4fe2:	2c00      	cmp	r4, #0
    4fe4:	d100      	bne.n	4fe8 <_strtod_r+0x7a0>
    4fe6:	e099      	b.n	511c <_strtod_r+0x8d4>
    4fe8:	1c1a      	adds	r2, r3, #0
    4fea:	21d6      	movs	r1, #214	; 0xd6
    4fec:	403a      	ands	r2, r7
    4fee:	04c9      	lsls	r1, r1, #19
    4ff0:	428a      	cmp	r2, r1
    4ff2:	d900      	bls.n	4ff6 <_strtod_r+0x7ae>
    4ff4:	e092      	b.n	511c <_strtod_r+0x8d4>
    4ff6:	23dc      	movs	r3, #220	; 0xdc
    4ff8:	049b      	lsls	r3, r3, #18
    4ffa:	429a      	cmp	r2, r3
    4ffc:	d900      	bls.n	5000 <_strtod_r+0x7b8>
    4ffe:	e1f3      	b.n	53e8 <_strtod_r+0xba0>
    5000:	9d08      	ldr	r5, [sp, #32]
    5002:	9c10      	ldr	r4, [sp, #64]	; 0x40
    5004:	2322      	movs	r3, #34	; 0x22
    5006:	4f83      	ldr	r7, [pc, #524]	; (5214 <_strtod_r+0x9cc>)
    5008:	4e81      	ldr	r6, [pc, #516]	; (5210 <_strtod_r+0x9c8>)
    500a:	602b      	str	r3, [r5, #0]
    500c:	2c00      	cmp	r4, #0
    500e:	d000      	beq.n	5012 <_strtod_r+0x7ca>
    5010:	e1fc      	b.n	540c <_strtod_r+0xbc4>
    5012:	e20f      	b.n	5434 <_strtod_r+0xbec>
    5014:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5016:	1ae1      	subs	r1, r4, r3
    5018:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    501a:	e777      	b.n	4f0c <_strtod_r+0x6c4>
    501c:	4888      	ldr	r0, [pc, #544]	; (5240 <_strtod_r+0x9f8>)
    501e:	1a82      	subs	r2, r0, r2
    5020:	1c18      	adds	r0, r3, #0
    5022:	4090      	lsls	r0, r2
    5024:	9011      	str	r0, [sp, #68]	; 0x44
    5026:	e001      	b.n	502c <_strtod_r+0x7e4>
    5028:	2200      	movs	r2, #0
    502a:	9211      	str	r2, [sp, #68]	; 0x44
    502c:	9318      	str	r3, [sp, #96]	; 0x60
    502e:	e780      	b.n	4f32 <_strtod_r+0x6ea>
    5030:	9808      	ldr	r0, [sp, #32]
    5032:	9909      	ldr	r1, [sp, #36]	; 0x24
    5034:	f002 fe34 	bl	7ca0 <__pow5mult>
    5038:	9009      	str	r0, [sp, #36]	; 0x24
    503a:	2800      	cmp	r0, #0
    503c:	d100      	bne.n	5040 <_strtod_r+0x7f8>
    503e:	e666      	b.n	4d0e <_strtod_r+0x4c6>
    5040:	9808      	ldr	r0, [sp, #32]
    5042:	9909      	ldr	r1, [sp, #36]	; 0x24
    5044:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    5046:	f002 fd9b 	bl	7b80 <__multiply>
    504a:	900f      	str	r0, [sp, #60]	; 0x3c
    504c:	2800      	cmp	r0, #0
    504e:	d100      	bne.n	5052 <_strtod_r+0x80a>
    5050:	e65d      	b.n	4d0e <_strtod_r+0x4c6>
    5052:	9808      	ldr	r0, [sp, #32]
    5054:	991c      	ldr	r1, [sp, #112]	; 0x70
    5056:	f002 fcaa 	bl	79ae <_Bfree>
    505a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    505c:	931c      	str	r3, [sp, #112]	; 0x70
    505e:	e77d      	b.n	4f5c <_strtod_r+0x714>
    5060:	9808      	ldr	r0, [sp, #32]
    5062:	991c      	ldr	r1, [sp, #112]	; 0x70
    5064:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5066:	f002 fe6d 	bl	7d44 <__lshift>
    506a:	901c      	str	r0, [sp, #112]	; 0x70
    506c:	2800      	cmp	r0, #0
    506e:	d000      	beq.n	5072 <_strtod_r+0x82a>
    5070:	e777      	b.n	4f62 <_strtod_r+0x71a>
    5072:	e64c      	b.n	4d0e <_strtod_r+0x4c6>
    5074:	9808      	ldr	r0, [sp, #32]
    5076:	990e      	ldr	r1, [sp, #56]	; 0x38
    5078:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    507a:	f002 fe11 	bl	7ca0 <__pow5mult>
    507e:	900e      	str	r0, [sp, #56]	; 0x38
    5080:	2800      	cmp	r0, #0
    5082:	d000      	beq.n	5086 <_strtod_r+0x83e>
    5084:	e771      	b.n	4f6a <_strtod_r+0x722>
    5086:	e642      	b.n	4d0e <_strtod_r+0x4c6>
    5088:	9808      	ldr	r0, [sp, #32]
    508a:	990e      	ldr	r1, [sp, #56]	; 0x38
    508c:	1c2a      	adds	r2, r5, #0
    508e:	f002 fe59 	bl	7d44 <__lshift>
    5092:	900e      	str	r0, [sp, #56]	; 0x38
    5094:	2800      	cmp	r0, #0
    5096:	d000      	beq.n	509a <_strtod_r+0x852>
    5098:	e76a      	b.n	4f70 <_strtod_r+0x728>
    509a:	e638      	b.n	4d0e <_strtod_r+0x4c6>
    509c:	9808      	ldr	r0, [sp, #32]
    509e:	9909      	ldr	r1, [sp, #36]	; 0x24
    50a0:	1c22      	adds	r2, r4, #0
    50a2:	f002 fe4f 	bl	7d44 <__lshift>
    50a6:	9009      	str	r0, [sp, #36]	; 0x24
    50a8:	2800      	cmp	r0, #0
    50aa:	d000      	beq.n	50ae <_strtod_r+0x866>
    50ac:	e763      	b.n	4f76 <_strtod_r+0x72e>
    50ae:	e62e      	b.n	4d0e <_strtod_r+0x4c6>
    50b0:	9907      	ldr	r1, [sp, #28]
    50b2:	6909      	ldr	r1, [r1, #16]
    50b4:	2901      	cmp	r1, #1
    50b6:	dc86      	bgt.n	4fc6 <_strtod_r+0x77e>
    50b8:	e193      	b.n	53e2 <_strtod_r+0xb9a>
    50ba:	2800      	cmp	r0, #0
    50bc:	d165      	bne.n	518a <_strtod_r+0x942>
    50be:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    50c0:	033a      	lsls	r2, r7, #12
    50c2:	2c00      	cmp	r4, #0
    50c4:	d025      	beq.n	5112 <_strtod_r+0x8ca>
    50c6:	495f      	ldr	r1, [pc, #380]	; (5244 <_strtod_r+0x9fc>)
    50c8:	1c3b      	adds	r3, r7, #0
    50ca:	0b12      	lsrs	r2, r2, #12
    50cc:	428a      	cmp	r2, r1
    50ce:	d12e      	bne.n	512e <_strtod_r+0x8e6>
    50d0:	2101      	movs	r1, #1
    50d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    50d4:	4249      	negs	r1, r1
    50d6:	1c30      	adds	r0, r6, #0
    50d8:	1c0a      	adds	r2, r1, #0
    50da:	2d00      	cmp	r5, #0
    50dc:	d00a      	beq.n	50f4 <_strtod_r+0x8ac>
    50de:	4c57      	ldr	r4, [pc, #348]	; (523c <_strtod_r+0x9f4>)
    50e0:	25d4      	movs	r5, #212	; 0xd4
    50e2:	403c      	ands	r4, r7
    50e4:	04ed      	lsls	r5, r5, #19
    50e6:	42ac      	cmp	r4, r5
    50e8:	d804      	bhi.n	50f4 <_strtod_r+0x8ac>
    50ea:	0d24      	lsrs	r4, r4, #20
    50ec:	226b      	movs	r2, #107	; 0x6b
    50ee:	1b12      	subs	r2, r2, r4
    50f0:	4091      	lsls	r1, r2
    50f2:	1c0a      	adds	r2, r1, #0
    50f4:	4290      	cmp	r0, r2
    50f6:	d11a      	bne.n	512e <_strtod_r+0x8e6>
    50f8:	4a53      	ldr	r2, [pc, #332]	; (5248 <_strtod_r+0xa00>)
    50fa:	4293      	cmp	r3, r2
    50fc:	d102      	bne.n	5104 <_strtod_r+0x8bc>
    50fe:	3001      	adds	r0, #1
    5100:	d100      	bne.n	5104 <_strtod_r+0x8bc>
    5102:	e604      	b.n	4d0e <_strtod_r+0x4c6>
    5104:	4a4d      	ldr	r2, [pc, #308]	; (523c <_strtod_r+0x9f4>)
    5106:	2080      	movs	r0, #128	; 0x80
    5108:	4013      	ands	r3, r2
    510a:	0340      	lsls	r0, r0, #13
    510c:	181f      	adds	r7, r3, r0
    510e:	2600      	movs	r6, #0
    5110:	e167      	b.n	53e2 <_strtod_r+0xb9a>
    5112:	2a00      	cmp	r2, #0
    5114:	d10b      	bne.n	512e <_strtod_r+0x8e6>
    5116:	2e00      	cmp	r6, #0
    5118:	d109      	bne.n	512e <_strtod_r+0x8e6>
    511a:	e760      	b.n	4fde <_strtod_r+0x796>
    511c:	4d4b      	ldr	r5, [pc, #300]	; (524c <_strtod_r+0xa04>)
    511e:	4a49      	ldr	r2, [pc, #292]	; (5244 <_strtod_r+0x9fc>)
    5120:	403b      	ands	r3, r7
    5122:	195b      	adds	r3, r3, r5
    5124:	1c17      	adds	r7, r2, #0
    5126:	431f      	orrs	r7, r3
    5128:	2301      	movs	r3, #1
    512a:	425e      	negs	r6, r3
    512c:	e159      	b.n	53e2 <_strtod_r+0xb9a>
    512e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    5130:	2c00      	cmp	r4, #0
    5132:	d003      	beq.n	513c <_strtod_r+0x8f4>
    5134:	423c      	tst	r4, r7
    5136:	d100      	bne.n	513a <_strtod_r+0x8f2>
    5138:	e153      	b.n	53e2 <_strtod_r+0xb9a>
    513a:	e003      	b.n	5144 <_strtod_r+0x8fc>
    513c:	9d18      	ldr	r5, [sp, #96]	; 0x60
    513e:	4235      	tst	r5, r6
    5140:	d100      	bne.n	5144 <_strtod_r+0x8fc>
    5142:	e14e      	b.n	53e2 <_strtod_r+0xb9a>
    5144:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    5146:	1c30      	adds	r0, r6, #0
    5148:	1c39      	adds	r1, r7, #0
    514a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    514c:	2c00      	cmp	r4, #0
    514e:	d00a      	beq.n	5166 <_strtod_r+0x91e>
    5150:	f7ff fb62 	bl	4818 <sulp>
    5154:	1c02      	adds	r2, r0, #0
    5156:	1c0b      	adds	r3, r1, #0
    5158:	9812      	ldr	r0, [sp, #72]	; 0x48
    515a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    515c:	f003 fdbc 	bl	8cd8 <__aeabi_dadd>
    5160:	1c06      	adds	r6, r0, #0
    5162:	1c0f      	adds	r7, r1, #0
    5164:	e13d      	b.n	53e2 <_strtod_r+0xb9a>
    5166:	f7ff fb57 	bl	4818 <sulp>
    516a:	1c02      	adds	r2, r0, #0
    516c:	1c0b      	adds	r3, r1, #0
    516e:	9812      	ldr	r0, [sp, #72]	; 0x48
    5170:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5172:	f004 ffcd 	bl	a110 <__aeabi_dsub>
    5176:	4b27      	ldr	r3, [pc, #156]	; (5214 <_strtod_r+0x9cc>)
    5178:	4a25      	ldr	r2, [pc, #148]	; (5210 <_strtod_r+0x9c8>)
    517a:	1c06      	adds	r6, r0, #0
    517c:	1c0f      	adds	r7, r1, #0
    517e:	f003 fa37 	bl	85f0 <__aeabi_dcmpeq>
    5182:	2800      	cmp	r0, #0
    5184:	d000      	beq.n	5188 <_strtod_r+0x940>
    5186:	e73b      	b.n	5000 <_strtod_r+0x7b8>
    5188:	e12b      	b.n	53e2 <_strtod_r+0xb9a>
    518a:	9807      	ldr	r0, [sp, #28]
    518c:	9909      	ldr	r1, [sp, #36]	; 0x24
    518e:	f002 ff79 	bl	8084 <__ratio>
    5192:	4a21      	ldr	r2, [pc, #132]	; (5218 <_strtod_r+0x9d0>)
    5194:	4b21      	ldr	r3, [pc, #132]	; (521c <_strtod_r+0x9d4>)
    5196:	1c04      	adds	r4, r0, #0
    5198:	1c0d      	adds	r5, r1, #0
    519a:	f003 fa39 	bl	8610 <__aeabi_dcmple>
    519e:	2800      	cmp	r0, #0
    51a0:	d05a      	beq.n	5258 <_strtod_r+0xa10>
    51a2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    51a4:	2800      	cmp	r0, #0
    51a6:	d006      	beq.n	51b6 <_strtod_r+0x96e>
    51a8:	4a29      	ldr	r2, [pc, #164]	; (5250 <_strtod_r+0xa08>)
    51aa:	2100      	movs	r1, #0
    51ac:	4c1c      	ldr	r4, [pc, #112]	; (5220 <_strtod_r+0x9d8>)
    51ae:	4d1d      	ldr	r5, [pc, #116]	; (5224 <_strtod_r+0x9dc>)
    51b0:	910c      	str	r1, [sp, #48]	; 0x30
    51b2:	920d      	str	r2, [sp, #52]	; 0x34
    51b4:	e061      	b.n	527a <_strtod_r+0xa32>
    51b6:	2e00      	cmp	r6, #0
    51b8:	d102      	bne.n	51c0 <_strtod_r+0x978>
    51ba:	033b      	lsls	r3, r7, #12
    51bc:	d105      	bne.n	51ca <_strtod_r+0x982>
    51be:	e00b      	b.n	51d8 <_strtod_r+0x990>
    51c0:	2e01      	cmp	r6, #1
    51c2:	d102      	bne.n	51ca <_strtod_r+0x982>
    51c4:	2f00      	cmp	r7, #0
    51c6:	d100      	bne.n	51ca <_strtod_r+0x982>
    51c8:	e71a      	b.n	5000 <_strtod_r+0x7b8>
    51ca:	4821      	ldr	r0, [pc, #132]	; (5250 <_strtod_r+0xa08>)
    51cc:	2300      	movs	r3, #0
    51ce:	4c16      	ldr	r4, [pc, #88]	; (5228 <_strtod_r+0x9e0>)
    51d0:	4d16      	ldr	r5, [pc, #88]	; (522c <_strtod_r+0x9e4>)
    51d2:	930c      	str	r3, [sp, #48]	; 0x30
    51d4:	900d      	str	r0, [sp, #52]	; 0x34
    51d6:	e050      	b.n	527a <_strtod_r+0xa32>
    51d8:	1c20      	adds	r0, r4, #0
    51da:	1c29      	adds	r1, r5, #0
    51dc:	4a10      	ldr	r2, [pc, #64]	; (5220 <_strtod_r+0x9d8>)
    51de:	4b11      	ldr	r3, [pc, #68]	; (5224 <_strtod_r+0x9dc>)
    51e0:	f003 fa0c 	bl	85fc <__aeabi_dcmplt>
    51e4:	2800      	cmp	r0, #0
    51e6:	d108      	bne.n	51fa <_strtod_r+0x9b2>
    51e8:	1c20      	adds	r0, r4, #0
    51ea:	1c29      	adds	r1, r5, #0
    51ec:	4a10      	ldr	r2, [pc, #64]	; (5230 <_strtod_r+0x9e8>)
    51ee:	4b11      	ldr	r3, [pc, #68]	; (5234 <_strtod_r+0x9ec>)
    51f0:	f004 fcfe 	bl	9bf0 <__aeabi_dmul>
    51f4:	900c      	str	r0, [sp, #48]	; 0x30
    51f6:	910d      	str	r1, [sp, #52]	; 0x34
    51f8:	e003      	b.n	5202 <_strtod_r+0x9ba>
    51fa:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    51fc:	4d15      	ldr	r5, [pc, #84]	; (5254 <_strtod_r+0xa0c>)
    51fe:	940c      	str	r4, [sp, #48]	; 0x30
    5200:	950d      	str	r5, [sp, #52]	; 0x34
    5202:	980d      	ldr	r0, [sp, #52]	; 0x34
    5204:	2180      	movs	r1, #128	; 0x80
    5206:	0609      	lsls	r1, r1, #24
    5208:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    520a:	1845      	adds	r5, r0, r1
    520c:	e035      	b.n	527a <_strtod_r+0xa32>
    520e:	46c0      	nop			; (mov r8, r8)
	...
    521c:	40000000 	.word	0x40000000
    5220:	00000000 	.word	0x00000000
    5224:	3ff00000 	.word	0x3ff00000
    5228:	00000000 	.word	0x00000000
    522c:	bff00000 	.word	0xbff00000
    5230:	00000000 	.word	0x00000000
    5234:	3fe00000 	.word	0x3fe00000
    5238:	fffffc03 	.word	0xfffffc03
    523c:	7ff00000 	.word	0x7ff00000
    5240:	fffffbe3 	.word	0xfffffbe3
    5244:	000fffff 	.word	0x000fffff
    5248:	7fefffff 	.word	0x7fefffff
    524c:	fff00000 	.word	0xfff00000
    5250:	3ff00000 	.word	0x3ff00000
    5254:	3fe00000 	.word	0x3fe00000
    5258:	1c20      	adds	r0, r4, #0
    525a:	4b80      	ldr	r3, [pc, #512]	; (545c <_strtod_r+0xc14>)
    525c:	4a7e      	ldr	r2, [pc, #504]	; (5458 <_strtod_r+0xc10>)
    525e:	1c29      	adds	r1, r5, #0
    5260:	f004 fcc6 	bl	9bf0 <__aeabi_dmul>
    5264:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    5266:	900c      	str	r0, [sp, #48]	; 0x30
    5268:	910d      	str	r1, [sp, #52]	; 0x34
    526a:	1c0b      	adds	r3, r1, #0
    526c:	2c00      	cmp	r4, #0
    526e:	d102      	bne.n	5276 <_strtod_r+0xa2e>
    5270:	2580      	movs	r5, #128	; 0x80
    5272:	062d      	lsls	r5, r5, #24
    5274:	194b      	adds	r3, r1, r5
    5276:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5278:	1c1d      	adds	r5, r3, #0
    527a:	4881      	ldr	r0, [pc, #516]	; (5480 <_strtod_r+0xc38>)
    527c:	4b81      	ldr	r3, [pc, #516]	; (5484 <_strtod_r+0xc3c>)
    527e:	4038      	ands	r0, r7
    5280:	9011      	str	r0, [sp, #68]	; 0x44
    5282:	4298      	cmp	r0, r3
    5284:	d12b      	bne.n	52de <_strtod_r+0xa96>
    5286:	9912      	ldr	r1, [sp, #72]	; 0x48
    5288:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    528a:	9114      	str	r1, [sp, #80]	; 0x50
    528c:	9215      	str	r2, [sp, #84]	; 0x54
    528e:	4a7e      	ldr	r2, [pc, #504]	; (5488 <_strtod_r+0xc40>)
    5290:	1c30      	adds	r0, r6, #0
    5292:	18bf      	adds	r7, r7, r2
    5294:	1c39      	adds	r1, r7, #0
    5296:	f002 fe29 	bl	7eec <__ulp>
    529a:	1c02      	adds	r2, r0, #0
    529c:	1c0b      	adds	r3, r1, #0
    529e:	1c20      	adds	r0, r4, #0
    52a0:	1c29      	adds	r1, r5, #0
    52a2:	f004 fca5 	bl	9bf0 <__aeabi_dmul>
    52a6:	1c02      	adds	r2, r0, #0
    52a8:	1c0b      	adds	r3, r1, #0
    52aa:	1c30      	adds	r0, r6, #0
    52ac:	1c39      	adds	r1, r7, #0
    52ae:	f003 fd13 	bl	8cd8 <__aeabi_dadd>
    52b2:	4a73      	ldr	r2, [pc, #460]	; (5480 <_strtod_r+0xc38>)
    52b4:	4b75      	ldr	r3, [pc, #468]	; (548c <_strtod_r+0xc44>)
    52b6:	1c06      	adds	r6, r0, #0
    52b8:	400a      	ands	r2, r1
    52ba:	429a      	cmp	r2, r3
    52bc:	d90b      	bls.n	52d6 <_strtod_r+0xa8e>
    52be:	4b74      	ldr	r3, [pc, #464]	; (5490 <_strtod_r+0xc48>)
    52c0:	9c15      	ldr	r4, [sp, #84]	; 0x54
    52c2:	429c      	cmp	r4, r3
    52c4:	d103      	bne.n	52ce <_strtod_r+0xa86>
    52c6:	9d14      	ldr	r5, [sp, #80]	; 0x50
    52c8:	3501      	adds	r5, #1
    52ca:	d100      	bne.n	52ce <_strtod_r+0xa86>
    52cc:	e51f      	b.n	4d0e <_strtod_r+0x4c6>
    52ce:	2301      	movs	r3, #1
    52d0:	4f6f      	ldr	r7, [pc, #444]	; (5490 <_strtod_r+0xc48>)
    52d2:	425e      	negs	r6, r3
    52d4:	e074      	b.n	53c0 <_strtod_r+0xb78>
    52d6:	20d4      	movs	r0, #212	; 0xd4
    52d8:	0480      	lsls	r0, r0, #18
    52da:	180f      	adds	r7, r1, r0
    52dc:	e03a      	b.n	5354 <_strtod_r+0xb0c>
    52de:	990b      	ldr	r1, [sp, #44]	; 0x2c
    52e0:	2900      	cmp	r1, #0
    52e2:	d025      	beq.n	5330 <_strtod_r+0xae8>
    52e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    52e6:	23d4      	movs	r3, #212	; 0xd4
    52e8:	04db      	lsls	r3, r3, #19
    52ea:	429a      	cmp	r2, r3
    52ec:	d820      	bhi.n	5330 <_strtod_r+0xae8>
    52ee:	980c      	ldr	r0, [sp, #48]	; 0x30
    52f0:	990d      	ldr	r1, [sp, #52]	; 0x34
    52f2:	4a5b      	ldr	r2, [pc, #364]	; (5460 <_strtod_r+0xc18>)
    52f4:	4b5b      	ldr	r3, [pc, #364]	; (5464 <_strtod_r+0xc1c>)
    52f6:	f003 f98b 	bl	8610 <__aeabi_dcmple>
    52fa:	2800      	cmp	r0, #0
    52fc:	d013      	beq.n	5326 <_strtod_r+0xade>
    52fe:	980c      	ldr	r0, [sp, #48]	; 0x30
    5300:	990d      	ldr	r1, [sp, #52]	; 0x34
    5302:	f003 fa19 	bl	8738 <__aeabi_d2uiz>
    5306:	2800      	cmp	r0, #0
    5308:	d100      	bne.n	530c <_strtod_r+0xac4>
    530a:	2001      	movs	r0, #1
    530c:	f005 faa6 	bl	a85c <__aeabi_ui2d>
    5310:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    5312:	900c      	str	r0, [sp, #48]	; 0x30
    5314:	910d      	str	r1, [sp, #52]	; 0x34
    5316:	1c0b      	adds	r3, r1, #0
    5318:	2c00      	cmp	r4, #0
    531a:	d102      	bne.n	5322 <_strtod_r+0xada>
    531c:	2580      	movs	r5, #128	; 0x80
    531e:	062d      	lsls	r5, r5, #24
    5320:	194b      	adds	r3, r1, r5
    5322:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5324:	1c1d      	adds	r5, r3, #0
    5326:	20d6      	movs	r0, #214	; 0xd6
    5328:	04c0      	lsls	r0, r0, #19
    532a:	9911      	ldr	r1, [sp, #68]	; 0x44
    532c:	182b      	adds	r3, r5, r0
    532e:	1a5d      	subs	r5, r3, r1
    5330:	9812      	ldr	r0, [sp, #72]	; 0x48
    5332:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5334:	f002 fdda 	bl	7eec <__ulp>
    5338:	1c02      	adds	r2, r0, #0
    533a:	1c0b      	adds	r3, r1, #0
    533c:	1c20      	adds	r0, r4, #0
    533e:	1c29      	adds	r1, r5, #0
    5340:	f004 fc56 	bl	9bf0 <__aeabi_dmul>
    5344:	1c02      	adds	r2, r0, #0
    5346:	1c0b      	adds	r3, r1, #0
    5348:	9812      	ldr	r0, [sp, #72]	; 0x48
    534a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    534c:	f003 fcc4 	bl	8cd8 <__aeabi_dadd>
    5350:	1c06      	adds	r6, r0, #0
    5352:	1c0f      	adds	r7, r1, #0
    5354:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5356:	9712      	str	r7, [sp, #72]	; 0x48
    5358:	2c00      	cmp	r4, #0
    535a:	d131      	bne.n	53c0 <_strtod_r+0xb78>
    535c:	4b48      	ldr	r3, [pc, #288]	; (5480 <_strtod_r+0xc38>)
    535e:	9d11      	ldr	r5, [sp, #68]	; 0x44
    5360:	403b      	ands	r3, r7
    5362:	429d      	cmp	r5, r3
    5364:	d12c      	bne.n	53c0 <_strtod_r+0xb78>
    5366:	990d      	ldr	r1, [sp, #52]	; 0x34
    5368:	980c      	ldr	r0, [sp, #48]	; 0x30
    536a:	f005 fa05 	bl	a778 <__aeabi_d2iz>
    536e:	f005 fa37 	bl	a7e0 <__aeabi_i2d>
    5372:	1c02      	adds	r2, r0, #0
    5374:	1c0b      	adds	r3, r1, #0
    5376:	980c      	ldr	r0, [sp, #48]	; 0x30
    5378:	990d      	ldr	r1, [sp, #52]	; 0x34
    537a:	f004 fec9 	bl	a110 <__aeabi_dsub>
    537e:	1c04      	adds	r4, r0, #0
    5380:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5382:	1c0d      	adds	r5, r1, #0
    5384:	2800      	cmp	r0, #0
    5386:	d104      	bne.n	5392 <_strtod_r+0xb4a>
    5388:	2e00      	cmp	r6, #0
    538a:	d102      	bne.n	5392 <_strtod_r+0xb4a>
    538c:	9912      	ldr	r1, [sp, #72]	; 0x48
    538e:	030b      	lsls	r3, r1, #12
    5390:	d00e      	beq.n	53b0 <_strtod_r+0xb68>
    5392:	1c20      	adds	r0, r4, #0
    5394:	1c29      	adds	r1, r5, #0
    5396:	4a34      	ldr	r2, [pc, #208]	; (5468 <_strtod_r+0xc20>)
    5398:	4b34      	ldr	r3, [pc, #208]	; (546c <_strtod_r+0xc24>)
    539a:	f003 f92f 	bl	85fc <__aeabi_dcmplt>
    539e:	2800      	cmp	r0, #0
    53a0:	d134      	bne.n	540c <_strtod_r+0xbc4>
    53a2:	1c20      	adds	r0, r4, #0
    53a4:	1c29      	adds	r1, r5, #0
    53a6:	4a32      	ldr	r2, [pc, #200]	; (5470 <_strtod_r+0xc28>)
    53a8:	4b32      	ldr	r3, [pc, #200]	; (5474 <_strtod_r+0xc2c>)
    53aa:	f003 f93b 	bl	8624 <__aeabi_dcmpgt>
    53ae:	e005      	b.n	53bc <_strtod_r+0xb74>
    53b0:	1c20      	adds	r0, r4, #0
    53b2:	1c29      	adds	r1, r5, #0
    53b4:	4a30      	ldr	r2, [pc, #192]	; (5478 <_strtod_r+0xc30>)
    53b6:	4b31      	ldr	r3, [pc, #196]	; (547c <_strtod_r+0xc34>)
    53b8:	f003 f920 	bl	85fc <__aeabi_dcmplt>
    53bc:	2800      	cmp	r0, #0
    53be:	d125      	bne.n	540c <_strtod_r+0xbc4>
    53c0:	9808      	ldr	r0, [sp, #32]
    53c2:	991c      	ldr	r1, [sp, #112]	; 0x70
    53c4:	f002 faf3 	bl	79ae <_Bfree>
    53c8:	9808      	ldr	r0, [sp, #32]
    53ca:	990e      	ldr	r1, [sp, #56]	; 0x38
    53cc:	f002 faef 	bl	79ae <_Bfree>
    53d0:	9808      	ldr	r0, [sp, #32]
    53d2:	9909      	ldr	r1, [sp, #36]	; 0x24
    53d4:	f002 faeb 	bl	79ae <_Bfree>
    53d8:	9808      	ldr	r0, [sp, #32]
    53da:	9907      	ldr	r1, [sp, #28]
    53dc:	f002 fae7 	bl	79ae <_Bfree>
    53e0:	e55a      	b.n	4e98 <_strtod_r+0x650>
    53e2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    53e4:	2c00      	cmp	r4, #0
    53e6:	d011      	beq.n	540c <_strtod_r+0xbc4>
    53e8:	4d2a      	ldr	r5, [pc, #168]	; (5494 <_strtod_r+0xc4c>)
    53ea:	2000      	movs	r0, #0
    53ec:	9014      	str	r0, [sp, #80]	; 0x50
    53ee:	9515      	str	r5, [sp, #84]	; 0x54
    53f0:	1c30      	adds	r0, r6, #0
    53f2:	1c39      	adds	r1, r7, #0
    53f4:	9a14      	ldr	r2, [sp, #80]	; 0x50
    53f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
    53f8:	f004 fbfa 	bl	9bf0 <__aeabi_dmul>
    53fc:	1c06      	adds	r6, r0, #0
    53fe:	1c0f      	adds	r7, r1, #0
    5400:	d104      	bne.n	540c <_strtod_r+0xbc4>
    5402:	2800      	cmp	r0, #0
    5404:	d102      	bne.n	540c <_strtod_r+0xbc4>
    5406:	9c08      	ldr	r4, [sp, #32]
    5408:	2322      	movs	r3, #34	; 0x22
    540a:	6023      	str	r3, [r4, #0]
    540c:	9808      	ldr	r0, [sp, #32]
    540e:	991c      	ldr	r1, [sp, #112]	; 0x70
    5410:	f002 facd 	bl	79ae <_Bfree>
    5414:	9808      	ldr	r0, [sp, #32]
    5416:	990e      	ldr	r1, [sp, #56]	; 0x38
    5418:	f002 fac9 	bl	79ae <_Bfree>
    541c:	9808      	ldr	r0, [sp, #32]
    541e:	9909      	ldr	r1, [sp, #36]	; 0x24
    5420:	f002 fac5 	bl	79ae <_Bfree>
    5424:	9808      	ldr	r0, [sp, #32]
    5426:	9910      	ldr	r1, [sp, #64]	; 0x40
    5428:	f002 fac1 	bl	79ae <_Bfree>
    542c:	9808      	ldr	r0, [sp, #32]
    542e:	9907      	ldr	r1, [sp, #28]
    5430:	f002 fabd 	bl	79ae <_Bfree>
    5434:	9d19      	ldr	r5, [sp, #100]	; 0x64
    5436:	2d00      	cmp	r5, #0
    5438:	d001      	beq.n	543e <_strtod_r+0xbf6>
    543a:	981b      	ldr	r0, [sp, #108]	; 0x6c
    543c:	6028      	str	r0, [r5, #0]
    543e:	9c16      	ldr	r4, [sp, #88]	; 0x58
    5440:	1c32      	adds	r2, r6, #0
    5442:	1c3b      	adds	r3, r7, #0
    5444:	2c00      	cmp	r4, #0
    5446:	d002      	beq.n	544e <_strtod_r+0xc06>
    5448:	2580      	movs	r5, #128	; 0x80
    544a:	062d      	lsls	r5, r5, #24
    544c:	197b      	adds	r3, r7, r5
    544e:	1c10      	adds	r0, r2, #0
    5450:	1c19      	adds	r1, r3, #0
    5452:	b021      	add	sp, #132	; 0x84
    5454:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5456:	46c0      	nop			; (mov r8, r8)
    5458:	00000000 	.word	0x00000000
    545c:	3fe00000 	.word	0x3fe00000
    5460:	ffc00000 	.word	0xffc00000
    5464:	41dfffff 	.word	0x41dfffff
    5468:	94a03595 	.word	0x94a03595
    546c:	3fdfffff 	.word	0x3fdfffff
    5470:	35afe535 	.word	0x35afe535
    5474:	3fe00000 	.word	0x3fe00000
    5478:	94a03595 	.word	0x94a03595
    547c:	3fcfffff 	.word	0x3fcfffff
    5480:	7ff00000 	.word	0x7ff00000
    5484:	7fe00000 	.word	0x7fe00000
    5488:	fcb00000 	.word	0xfcb00000
    548c:	7c9fffff 	.word	0x7c9fffff
    5490:	7fefffff 	.word	0x7fefffff
    5494:	39500000 	.word	0x39500000

00005498 <strtod>:
    5498:	b508      	push	{r3, lr}
    549a:	1c0a      	adds	r2, r1, #0
    549c:	4903      	ldr	r1, [pc, #12]	; (54ac <strtod+0x14>)
    549e:	1c03      	adds	r3, r0, #0
    54a0:	6808      	ldr	r0, [r1, #0]
    54a2:	1c19      	adds	r1, r3, #0
    54a4:	f7ff f9d0 	bl	4848 <_strtod_r>
    54a8:	bd08      	pop	{r3, pc}
    54aa:	46c0      	nop			; (mov r8, r8)
    54ac:	2000016c 	.word	0x2000016c

000054b0 <_strtol_r>:
    54b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    54b2:	1c1d      	adds	r5, r3, #0
    54b4:	4b42      	ldr	r3, [pc, #264]	; (55c0 <_strtol_r+0x110>)
    54b6:	b087      	sub	sp, #28
    54b8:	681b      	ldr	r3, [r3, #0]
    54ba:	9005      	str	r0, [sp, #20]
    54bc:	9302      	str	r3, [sp, #8]
    54be:	9103      	str	r1, [sp, #12]
    54c0:	9201      	str	r2, [sp, #4]
    54c2:	1c0b      	adds	r3, r1, #0
    54c4:	781c      	ldrb	r4, [r3, #0]
    54c6:	9f02      	ldr	r7, [sp, #8]
    54c8:	1c5e      	adds	r6, r3, #1
    54ca:	193a      	adds	r2, r7, r4
    54cc:	7851      	ldrb	r1, [r2, #1]
    54ce:	2208      	movs	r2, #8
    54d0:	400a      	ands	r2, r1
    54d2:	d001      	beq.n	54d8 <_strtol_r+0x28>
    54d4:	1c33      	adds	r3, r6, #0
    54d6:	e7f5      	b.n	54c4 <_strtol_r+0x14>
    54d8:	2c2d      	cmp	r4, #45	; 0x2d
    54da:	d104      	bne.n	54e6 <_strtol_r+0x36>
    54dc:	2701      	movs	r7, #1
    54de:	1c9e      	adds	r6, r3, #2
    54e0:	785c      	ldrb	r4, [r3, #1]
    54e2:	9700      	str	r7, [sp, #0]
    54e4:	e004      	b.n	54f0 <_strtol_r+0x40>
    54e6:	9200      	str	r2, [sp, #0]
    54e8:	2c2b      	cmp	r4, #43	; 0x2b
    54ea:	d101      	bne.n	54f0 <_strtol_r+0x40>
    54ec:	785c      	ldrb	r4, [r3, #1]
    54ee:	1c9e      	adds	r6, r3, #2
    54f0:	2310      	movs	r3, #16
    54f2:	1c2a      	adds	r2, r5, #0
    54f4:	439a      	bics	r2, r3
    54f6:	d111      	bne.n	551c <_strtol_r+0x6c>
    54f8:	2c30      	cmp	r4, #48	; 0x30
    54fa:	d108      	bne.n	550e <_strtol_r+0x5e>
    54fc:	7832      	ldrb	r2, [r6, #0]
    54fe:	2120      	movs	r1, #32
    5500:	438a      	bics	r2, r1
    5502:	2a58      	cmp	r2, #88	; 0x58
    5504:	d107      	bne.n	5516 <_strtol_r+0x66>
    5506:	7874      	ldrb	r4, [r6, #1]
    5508:	1c1d      	adds	r5, r3, #0
    550a:	3602      	adds	r6, #2
    550c:	e006      	b.n	551c <_strtol_r+0x6c>
    550e:	2d00      	cmp	r5, #0
    5510:	d104      	bne.n	551c <_strtol_r+0x6c>
    5512:	250a      	movs	r5, #10
    5514:	e002      	b.n	551c <_strtol_r+0x6c>
    5516:	2d00      	cmp	r5, #0
    5518:	d100      	bne.n	551c <_strtol_r+0x6c>
    551a:	2508      	movs	r5, #8
    551c:	9f00      	ldr	r7, [sp, #0]
    551e:	1c29      	adds	r1, r5, #0
    5520:	427b      	negs	r3, r7
    5522:	417b      	adcs	r3, r7
    5524:	2780      	movs	r7, #128	; 0x80
    5526:	063f      	lsls	r7, r7, #24
    5528:	1aff      	subs	r7, r7, r3
    552a:	1c38      	adds	r0, r7, #0
    552c:	f002 ffe4 	bl	84f8 <__aeabi_uidivmod>
    5530:	1c38      	adds	r0, r7, #0
    5532:	9104      	str	r1, [sp, #16]
    5534:	1c29      	adds	r1, r5, #0
    5536:	f002 ff9b 	bl	8470 <__aeabi_uidiv>
    553a:	2300      	movs	r3, #0
    553c:	1c02      	adds	r2, r0, #0
    553e:	1c18      	adds	r0, r3, #0
    5540:	9f02      	ldr	r7, [sp, #8]
    5542:	1939      	adds	r1, r7, r4
    5544:	7849      	ldrb	r1, [r1, #1]
    5546:	074f      	lsls	r7, r1, #29
    5548:	d501      	bpl.n	554e <_strtol_r+0x9e>
    554a:	3c30      	subs	r4, #48	; 0x30
    554c:	e007      	b.n	555e <_strtol_r+0xae>
    554e:	2703      	movs	r7, #3
    5550:	400f      	ands	r7, r1
    5552:	d017      	beq.n	5584 <_strtol_r+0xd4>
    5554:	2157      	movs	r1, #87	; 0x57
    5556:	2f01      	cmp	r7, #1
    5558:	d100      	bne.n	555c <_strtol_r+0xac>
    555a:	2137      	movs	r1, #55	; 0x37
    555c:	1a64      	subs	r4, r4, r1
    555e:	42ac      	cmp	r4, r5
    5560:	da10      	bge.n	5584 <_strtol_r+0xd4>
    5562:	1c59      	adds	r1, r3, #1
    5564:	d00b      	beq.n	557e <_strtol_r+0xce>
    5566:	4290      	cmp	r0, r2
    5568:	d807      	bhi.n	557a <_strtol_r+0xca>
    556a:	d102      	bne.n	5572 <_strtol_r+0xc2>
    556c:	9f04      	ldr	r7, [sp, #16]
    556e:	42bc      	cmp	r4, r7
    5570:	dc03      	bgt.n	557a <_strtol_r+0xca>
    5572:	4368      	muls	r0, r5
    5574:	2301      	movs	r3, #1
    5576:	1820      	adds	r0, r4, r0
    5578:	e001      	b.n	557e <_strtol_r+0xce>
    557a:	2301      	movs	r3, #1
    557c:	425b      	negs	r3, r3
    557e:	7834      	ldrb	r4, [r6, #0]
    5580:	3601      	adds	r6, #1
    5582:	e7dd      	b.n	5540 <_strtol_r+0x90>
    5584:	9f00      	ldr	r7, [sp, #0]
    5586:	1c59      	adds	r1, r3, #1
    5588:	d10b      	bne.n	55a2 <_strtol_r+0xf2>
    558a:	2080      	movs	r0, #128	; 0x80
    558c:	427b      	negs	r3, r7
    558e:	417b      	adcs	r3, r7
    5590:	0600      	lsls	r0, r0, #24
    5592:	9f05      	ldr	r7, [sp, #20]
    5594:	1ac0      	subs	r0, r0, r3
    5596:	2322      	movs	r3, #34	; 0x22
    5598:	603b      	str	r3, [r7, #0]
    559a:	9f01      	ldr	r7, [sp, #4]
    559c:	2f00      	cmp	r7, #0
    559e:	d109      	bne.n	55b4 <_strtol_r+0x104>
    55a0:	e00b      	b.n	55ba <_strtol_r+0x10a>
    55a2:	2f00      	cmp	r7, #0
    55a4:	d000      	beq.n	55a8 <_strtol_r+0xf8>
    55a6:	4240      	negs	r0, r0
    55a8:	9f01      	ldr	r7, [sp, #4]
    55aa:	2f00      	cmp	r7, #0
    55ac:	d005      	beq.n	55ba <_strtol_r+0x10a>
    55ae:	9a03      	ldr	r2, [sp, #12]
    55b0:	2b00      	cmp	r3, #0
    55b2:	d000      	beq.n	55b6 <_strtol_r+0x106>
    55b4:	1e72      	subs	r2, r6, #1
    55b6:	9f01      	ldr	r7, [sp, #4]
    55b8:	603a      	str	r2, [r7, #0]
    55ba:	b007      	add	sp, #28
    55bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    55be:	46c0      	nop			; (mov r8, r8)
    55c0:	20000170 	.word	0x20000170

000055c4 <strtol>:
    55c4:	b538      	push	{r3, r4, r5, lr}
    55c6:	1c13      	adds	r3, r2, #0
    55c8:	4a04      	ldr	r2, [pc, #16]	; (55dc <strtol+0x18>)
    55ca:	1c05      	adds	r5, r0, #0
    55cc:	1c0c      	adds	r4, r1, #0
    55ce:	6810      	ldr	r0, [r2, #0]
    55d0:	1c29      	adds	r1, r5, #0
    55d2:	1c22      	adds	r2, r4, #0
    55d4:	f7ff ff6c 	bl	54b0 <_strtol_r>
    55d8:	bd38      	pop	{r3, r4, r5, pc}
    55da:	46c0      	nop			; (mov r8, r8)
    55dc:	2000016c 	.word	0x2000016c

000055e0 <__sfputc_r>:
    55e0:	6893      	ldr	r3, [r2, #8]
    55e2:	b510      	push	{r4, lr}
    55e4:	3b01      	subs	r3, #1
    55e6:	6093      	str	r3, [r2, #8]
    55e8:	2b00      	cmp	r3, #0
    55ea:	da05      	bge.n	55f8 <__sfputc_r+0x18>
    55ec:	6994      	ldr	r4, [r2, #24]
    55ee:	42a3      	cmp	r3, r4
    55f0:	db08      	blt.n	5604 <__sfputc_r+0x24>
    55f2:	b2cb      	uxtb	r3, r1
    55f4:	2b0a      	cmp	r3, #10
    55f6:	d005      	beq.n	5604 <__sfputc_r+0x24>
    55f8:	6813      	ldr	r3, [r2, #0]
    55fa:	1c58      	adds	r0, r3, #1
    55fc:	6010      	str	r0, [r2, #0]
    55fe:	7019      	strb	r1, [r3, #0]
    5600:	b2c8      	uxtb	r0, r1
    5602:	e001      	b.n	5608 <__sfputc_r+0x28>
    5604:	f000 fd72 	bl	60ec <__swbuf_r>
    5608:	bd10      	pop	{r4, pc}

0000560a <__sfputs_r>:
    560a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    560c:	1c06      	adds	r6, r0, #0
    560e:	1c0f      	adds	r7, r1, #0
    5610:	1c14      	adds	r4, r2, #0
    5612:	18d5      	adds	r5, r2, r3
    5614:	42ac      	cmp	r4, r5
    5616:	d008      	beq.n	562a <__sfputs_r+0x20>
    5618:	7821      	ldrb	r1, [r4, #0]
    561a:	1c30      	adds	r0, r6, #0
    561c:	1c3a      	adds	r2, r7, #0
    561e:	f7ff ffdf 	bl	55e0 <__sfputc_r>
    5622:	3401      	adds	r4, #1
    5624:	1c43      	adds	r3, r0, #1
    5626:	d1f5      	bne.n	5614 <__sfputs_r+0xa>
    5628:	e000      	b.n	562c <__sfputs_r+0x22>
    562a:	2000      	movs	r0, #0
    562c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00005630 <_vfiprintf_r>:
    5630:	b5f0      	push	{r4, r5, r6, r7, lr}
    5632:	b09f      	sub	sp, #124	; 0x7c
    5634:	1c06      	adds	r6, r0, #0
    5636:	1c0f      	adds	r7, r1, #0
    5638:	9203      	str	r2, [sp, #12]
    563a:	9305      	str	r3, [sp, #20]
    563c:	2800      	cmp	r0, #0
    563e:	d004      	beq.n	564a <_vfiprintf_r+0x1a>
    5640:	6981      	ldr	r1, [r0, #24]
    5642:	2900      	cmp	r1, #0
    5644:	d101      	bne.n	564a <_vfiprintf_r+0x1a>
    5646:	f001 fd8d 	bl	7164 <__sinit>
    564a:	4b75      	ldr	r3, [pc, #468]	; (5820 <_vfiprintf_r+0x1f0>)
    564c:	429f      	cmp	r7, r3
    564e:	d101      	bne.n	5654 <_vfiprintf_r+0x24>
    5650:	6877      	ldr	r7, [r6, #4]
    5652:	e008      	b.n	5666 <_vfiprintf_r+0x36>
    5654:	4b73      	ldr	r3, [pc, #460]	; (5824 <_vfiprintf_r+0x1f4>)
    5656:	429f      	cmp	r7, r3
    5658:	d101      	bne.n	565e <_vfiprintf_r+0x2e>
    565a:	68b7      	ldr	r7, [r6, #8]
    565c:	e003      	b.n	5666 <_vfiprintf_r+0x36>
    565e:	4b72      	ldr	r3, [pc, #456]	; (5828 <_vfiprintf_r+0x1f8>)
    5660:	429f      	cmp	r7, r3
    5662:	d100      	bne.n	5666 <_vfiprintf_r+0x36>
    5664:	68f7      	ldr	r7, [r6, #12]
    5666:	89bb      	ldrh	r3, [r7, #12]
    5668:	071a      	lsls	r2, r3, #28
    566a:	d50a      	bpl.n	5682 <_vfiprintf_r+0x52>
    566c:	693b      	ldr	r3, [r7, #16]
    566e:	2b00      	cmp	r3, #0
    5670:	d007      	beq.n	5682 <_vfiprintf_r+0x52>
    5672:	ad06      	add	r5, sp, #24
    5674:	2300      	movs	r3, #0
    5676:	616b      	str	r3, [r5, #20]
    5678:	2320      	movs	r3, #32
    567a:	766b      	strb	r3, [r5, #25]
    567c:	2330      	movs	r3, #48	; 0x30
    567e:	76ab      	strb	r3, [r5, #26]
    5680:	e03b      	b.n	56fa <_vfiprintf_r+0xca>
    5682:	1c30      	adds	r0, r6, #0
    5684:	1c39      	adds	r1, r7, #0
    5686:	f000 fd89 	bl	619c <__swsetup_r>
    568a:	2800      	cmp	r0, #0
    568c:	d0f1      	beq.n	5672 <_vfiprintf_r+0x42>
    568e:	2001      	movs	r0, #1
    5690:	4240      	negs	r0, r0
    5692:	e0c2      	b.n	581a <_vfiprintf_r+0x1ea>
    5694:	9a05      	ldr	r2, [sp, #20]
    5696:	1d11      	adds	r1, r2, #4
    5698:	6812      	ldr	r2, [r2, #0]
    569a:	9105      	str	r1, [sp, #20]
    569c:	2a00      	cmp	r2, #0
    569e:	db76      	blt.n	578e <_vfiprintf_r+0x15e>
    56a0:	9209      	str	r2, [sp, #36]	; 0x24
    56a2:	3401      	adds	r4, #1
    56a4:	7823      	ldrb	r3, [r4, #0]
    56a6:	2b2e      	cmp	r3, #46	; 0x2e
    56a8:	d100      	bne.n	56ac <_vfiprintf_r+0x7c>
    56aa:	e081      	b.n	57b0 <_vfiprintf_r+0x180>
    56ac:	7821      	ldrb	r1, [r4, #0]
    56ae:	485f      	ldr	r0, [pc, #380]	; (582c <_vfiprintf_r+0x1fc>)
    56b0:	2203      	movs	r2, #3
    56b2:	f002 f939 	bl	7928 <memchr>
    56b6:	2800      	cmp	r0, #0
    56b8:	d007      	beq.n	56ca <_vfiprintf_r+0x9a>
    56ba:	495c      	ldr	r1, [pc, #368]	; (582c <_vfiprintf_r+0x1fc>)
    56bc:	682a      	ldr	r2, [r5, #0]
    56be:	1a43      	subs	r3, r0, r1
    56c0:	2040      	movs	r0, #64	; 0x40
    56c2:	4098      	lsls	r0, r3
    56c4:	4310      	orrs	r0, r2
    56c6:	6028      	str	r0, [r5, #0]
    56c8:	3401      	adds	r4, #1
    56ca:	7821      	ldrb	r1, [r4, #0]
    56cc:	1c63      	adds	r3, r4, #1
    56ce:	4858      	ldr	r0, [pc, #352]	; (5830 <_vfiprintf_r+0x200>)
    56d0:	2206      	movs	r2, #6
    56d2:	9303      	str	r3, [sp, #12]
    56d4:	7629      	strb	r1, [r5, #24]
    56d6:	f002 f927 	bl	7928 <memchr>
    56da:	2800      	cmp	r0, #0
    56dc:	d100      	bne.n	56e0 <_vfiprintf_r+0xb0>
    56de:	e08a      	b.n	57f6 <_vfiprintf_r+0x1c6>
    56e0:	4b54      	ldr	r3, [pc, #336]	; (5834 <_vfiprintf_r+0x204>)
    56e2:	2b00      	cmp	r3, #0
    56e4:	d17e      	bne.n	57e4 <_vfiprintf_r+0x1b4>
    56e6:	9b05      	ldr	r3, [sp, #20]
    56e8:	2207      	movs	r2, #7
    56ea:	3307      	adds	r3, #7
    56ec:	4393      	bics	r3, r2
    56ee:	3308      	adds	r3, #8
    56f0:	9305      	str	r3, [sp, #20]
    56f2:	696a      	ldr	r2, [r5, #20]
    56f4:	9904      	ldr	r1, [sp, #16]
    56f6:	1853      	adds	r3, r2, r1
    56f8:	616b      	str	r3, [r5, #20]
    56fa:	9c03      	ldr	r4, [sp, #12]
    56fc:	7823      	ldrb	r3, [r4, #0]
    56fe:	2b00      	cmp	r3, #0
    5700:	d104      	bne.n	570c <_vfiprintf_r+0xdc>
    5702:	9903      	ldr	r1, [sp, #12]
    5704:	1a61      	subs	r1, r4, r1
    5706:	9102      	str	r1, [sp, #8]
    5708:	d010      	beq.n	572c <_vfiprintf_r+0xfc>
    570a:	e003      	b.n	5714 <_vfiprintf_r+0xe4>
    570c:	2b25      	cmp	r3, #37	; 0x25
    570e:	d0f8      	beq.n	5702 <_vfiprintf_r+0xd2>
    5710:	3401      	adds	r4, #1
    5712:	e7f3      	b.n	56fc <_vfiprintf_r+0xcc>
    5714:	1c30      	adds	r0, r6, #0
    5716:	1c39      	adds	r1, r7, #0
    5718:	9a03      	ldr	r2, [sp, #12]
    571a:	9b02      	ldr	r3, [sp, #8]
    571c:	f7ff ff75 	bl	560a <__sfputs_r>
    5720:	3001      	adds	r0, #1
    5722:	d075      	beq.n	5810 <_vfiprintf_r+0x1e0>
    5724:	696a      	ldr	r2, [r5, #20]
    5726:	9902      	ldr	r1, [sp, #8]
    5728:	1853      	adds	r3, r2, r1
    572a:	616b      	str	r3, [r5, #20]
    572c:	7823      	ldrb	r3, [r4, #0]
    572e:	2b00      	cmp	r3, #0
    5730:	d06e      	beq.n	5810 <_vfiprintf_r+0x1e0>
    5732:	2201      	movs	r2, #1
    5734:	4252      	negs	r2, r2
    5736:	606a      	str	r2, [r5, #4]
    5738:	466a      	mov	r2, sp
    573a:	2300      	movs	r3, #0
    573c:	325b      	adds	r2, #91	; 0x5b
    573e:	3401      	adds	r4, #1
    5740:	602b      	str	r3, [r5, #0]
    5742:	60eb      	str	r3, [r5, #12]
    5744:	60ab      	str	r3, [r5, #8]
    5746:	7013      	strb	r3, [r2, #0]
    5748:	65ab      	str	r3, [r5, #88]	; 0x58
    574a:	7821      	ldrb	r1, [r4, #0]
    574c:	483a      	ldr	r0, [pc, #232]	; (5838 <_vfiprintf_r+0x208>)
    574e:	2205      	movs	r2, #5
    5750:	f002 f8ea 	bl	7928 <memchr>
    5754:	2800      	cmp	r0, #0
    5756:	d008      	beq.n	576a <_vfiprintf_r+0x13a>
    5758:	4a37      	ldr	r2, [pc, #220]	; (5838 <_vfiprintf_r+0x208>)
    575a:	3401      	adds	r4, #1
    575c:	1a83      	subs	r3, r0, r2
    575e:	2001      	movs	r0, #1
    5760:	4098      	lsls	r0, r3
    5762:	682b      	ldr	r3, [r5, #0]
    5764:	4318      	orrs	r0, r3
    5766:	6028      	str	r0, [r5, #0]
    5768:	e7ef      	b.n	574a <_vfiprintf_r+0x11a>
    576a:	682b      	ldr	r3, [r5, #0]
    576c:	06d9      	lsls	r1, r3, #27
    576e:	d503      	bpl.n	5778 <_vfiprintf_r+0x148>
    5770:	466a      	mov	r2, sp
    5772:	2120      	movs	r1, #32
    5774:	325b      	adds	r2, #91	; 0x5b
    5776:	7011      	strb	r1, [r2, #0]
    5778:	071a      	lsls	r2, r3, #28
    577a:	d503      	bpl.n	5784 <_vfiprintf_r+0x154>
    577c:	466a      	mov	r2, sp
    577e:	212b      	movs	r1, #43	; 0x2b
    5780:	325b      	adds	r2, #91	; 0x5b
    5782:	7011      	strb	r1, [r2, #0]
    5784:	7822      	ldrb	r2, [r4, #0]
    5786:	2a2a      	cmp	r2, #42	; 0x2a
    5788:	d084      	beq.n	5694 <_vfiprintf_r+0x64>
    578a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    578c:	e005      	b.n	579a <_vfiprintf_r+0x16a>
    578e:	4252      	negs	r2, r2
    5790:	60ea      	str	r2, [r5, #12]
    5792:	2202      	movs	r2, #2
    5794:	4313      	orrs	r3, r2
    5796:	602b      	str	r3, [r5, #0]
    5798:	e783      	b.n	56a2 <_vfiprintf_r+0x72>
    579a:	7822      	ldrb	r2, [r4, #0]
    579c:	3a30      	subs	r2, #48	; 0x30
    579e:	2a09      	cmp	r2, #9
    57a0:	d804      	bhi.n	57ac <_vfiprintf_r+0x17c>
    57a2:	210a      	movs	r1, #10
    57a4:	434b      	muls	r3, r1
    57a6:	3401      	adds	r4, #1
    57a8:	189b      	adds	r3, r3, r2
    57aa:	e7f6      	b.n	579a <_vfiprintf_r+0x16a>
    57ac:	9309      	str	r3, [sp, #36]	; 0x24
    57ae:	e779      	b.n	56a4 <_vfiprintf_r+0x74>
    57b0:	7863      	ldrb	r3, [r4, #1]
    57b2:	2b2a      	cmp	r3, #42	; 0x2a
    57b4:	d109      	bne.n	57ca <_vfiprintf_r+0x19a>
    57b6:	9b05      	ldr	r3, [sp, #20]
    57b8:	3402      	adds	r4, #2
    57ba:	1d1a      	adds	r2, r3, #4
    57bc:	681b      	ldr	r3, [r3, #0]
    57be:	9205      	str	r2, [sp, #20]
    57c0:	2b00      	cmp	r3, #0
    57c2:	da0d      	bge.n	57e0 <_vfiprintf_r+0x1b0>
    57c4:	2301      	movs	r3, #1
    57c6:	425b      	negs	r3, r3
    57c8:	e00a      	b.n	57e0 <_vfiprintf_r+0x1b0>
    57ca:	3401      	adds	r4, #1
    57cc:	2300      	movs	r3, #0
    57ce:	7822      	ldrb	r2, [r4, #0]
    57d0:	3a30      	subs	r2, #48	; 0x30
    57d2:	2a09      	cmp	r2, #9
    57d4:	d804      	bhi.n	57e0 <_vfiprintf_r+0x1b0>
    57d6:	210a      	movs	r1, #10
    57d8:	434b      	muls	r3, r1
    57da:	3401      	adds	r4, #1
    57dc:	189b      	adds	r3, r3, r2
    57de:	e7f6      	b.n	57ce <_vfiprintf_r+0x19e>
    57e0:	9307      	str	r3, [sp, #28]
    57e2:	e763      	b.n	56ac <_vfiprintf_r+0x7c>
    57e4:	ab05      	add	r3, sp, #20
    57e6:	9300      	str	r3, [sp, #0]
    57e8:	1c30      	adds	r0, r6, #0
    57ea:	1c29      	adds	r1, r5, #0
    57ec:	1c3a      	adds	r2, r7, #0
    57ee:	4b13      	ldr	r3, [pc, #76]	; (583c <_vfiprintf_r+0x20c>)
    57f0:	f000 f8c6 	bl	5980 <_printf_float>
    57f4:	e007      	b.n	5806 <_vfiprintf_r+0x1d6>
    57f6:	ab05      	add	r3, sp, #20
    57f8:	9300      	str	r3, [sp, #0]
    57fa:	1c30      	adds	r0, r6, #0
    57fc:	1c29      	adds	r1, r5, #0
    57fe:	1c3a      	adds	r2, r7, #0
    5800:	4b0e      	ldr	r3, [pc, #56]	; (583c <_vfiprintf_r+0x20c>)
    5802:	f000 fb5d 	bl	5ec0 <_printf_i>
    5806:	9004      	str	r0, [sp, #16]
    5808:	9904      	ldr	r1, [sp, #16]
    580a:	3101      	adds	r1, #1
    580c:	d000      	beq.n	5810 <_vfiprintf_r+0x1e0>
    580e:	e770      	b.n	56f2 <_vfiprintf_r+0xc2>
    5810:	89bb      	ldrh	r3, [r7, #12]
    5812:	065a      	lsls	r2, r3, #25
    5814:	d500      	bpl.n	5818 <_vfiprintf_r+0x1e8>
    5816:	e73a      	b.n	568e <_vfiprintf_r+0x5e>
    5818:	980b      	ldr	r0, [sp, #44]	; 0x2c
    581a:	b01f      	add	sp, #124	; 0x7c
    581c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    581e:	46c0      	nop			; (mov r8, r8)
    5820:	0000c7ac 	.word	0x0000c7ac
    5824:	0000c7cc 	.word	0x0000c7cc
    5828:	0000c7ec 	.word	0x0000c7ec
    582c:	0000c65e 	.word	0x0000c65e
    5830:	0000c662 	.word	0x0000c662
    5834:	00005981 	.word	0x00005981
    5838:	0000c658 	.word	0x0000c658
    583c:	0000560b 	.word	0x0000560b

00005840 <__cvt>:
    5840:	b5f0      	push	{r4, r5, r6, r7, lr}
    5842:	b08b      	sub	sp, #44	; 0x2c
    5844:	1c16      	adds	r6, r2, #0
    5846:	1c1c      	adds	r4, r3, #0
    5848:	9912      	ldr	r1, [sp, #72]	; 0x48
    584a:	d504      	bpl.n	5856 <__cvt+0x16>
    584c:	2280      	movs	r2, #128	; 0x80
    584e:	0612      	lsls	r2, r2, #24
    5850:	18a4      	adds	r4, r4, r2
    5852:	232d      	movs	r3, #45	; 0x2d
    5854:	e000      	b.n	5858 <__cvt+0x18>
    5856:	2300      	movs	r3, #0
    5858:	9f14      	ldr	r7, [sp, #80]	; 0x50
    585a:	700b      	strb	r3, [r1, #0]
    585c:	2320      	movs	r3, #32
    585e:	439f      	bics	r7, r3
    5860:	2f46      	cmp	r7, #70	; 0x46
    5862:	d008      	beq.n	5876 <__cvt+0x36>
    5864:	1c3a      	adds	r2, r7, #0
    5866:	3a45      	subs	r2, #69	; 0x45
    5868:	4251      	negs	r1, r2
    586a:	414a      	adcs	r2, r1
    586c:	9910      	ldr	r1, [sp, #64]	; 0x40
    586e:	2302      	movs	r3, #2
    5870:	1889      	adds	r1, r1, r2
    5872:	9110      	str	r1, [sp, #64]	; 0x40
    5874:	e000      	b.n	5878 <__cvt+0x38>
    5876:	2303      	movs	r3, #3
    5878:	9300      	str	r3, [sp, #0]
    587a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    587c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    587e:	9302      	str	r3, [sp, #8]
    5880:	ab08      	add	r3, sp, #32
    5882:	9303      	str	r3, [sp, #12]
    5884:	ab09      	add	r3, sp, #36	; 0x24
    5886:	9201      	str	r2, [sp, #4]
    5888:	9304      	str	r3, [sp, #16]
    588a:	1c32      	adds	r2, r6, #0
    588c:	1c23      	adds	r3, r4, #0
    588e:	f000 fd83 	bl	6398 <_dtoa_r>
    5892:	1c05      	adds	r5, r0, #0
    5894:	2f47      	cmp	r7, #71	; 0x47
    5896:	d102      	bne.n	589e <__cvt+0x5e>
    5898:	9911      	ldr	r1, [sp, #68]	; 0x44
    589a:	07c9      	lsls	r1, r1, #31
    589c:	d52c      	bpl.n	58f8 <__cvt+0xb8>
    589e:	9910      	ldr	r1, [sp, #64]	; 0x40
    58a0:	1869      	adds	r1, r5, r1
    58a2:	9107      	str	r1, [sp, #28]
    58a4:	2f46      	cmp	r7, #70	; 0x46
    58a6:	d114      	bne.n	58d2 <__cvt+0x92>
    58a8:	782b      	ldrb	r3, [r5, #0]
    58aa:	2b30      	cmp	r3, #48	; 0x30
    58ac:	d10c      	bne.n	58c8 <__cvt+0x88>
    58ae:	1c30      	adds	r0, r6, #0
    58b0:	1c21      	adds	r1, r4, #0
    58b2:	4b16      	ldr	r3, [pc, #88]	; (590c <__cvt+0xcc>)
    58b4:	4a14      	ldr	r2, [pc, #80]	; (5908 <__cvt+0xc8>)
    58b6:	f002 fe9b 	bl	85f0 <__aeabi_dcmpeq>
    58ba:	2800      	cmp	r0, #0
    58bc:	d104      	bne.n	58c8 <__cvt+0x88>
    58be:	9a10      	ldr	r2, [sp, #64]	; 0x40
    58c0:	2301      	movs	r3, #1
    58c2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    58c4:	1a9b      	subs	r3, r3, r2
    58c6:	600b      	str	r3, [r1, #0]
    58c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    58ca:	9907      	ldr	r1, [sp, #28]
    58cc:	6813      	ldr	r3, [r2, #0]
    58ce:	18c9      	adds	r1, r1, r3
    58d0:	9107      	str	r1, [sp, #28]
    58d2:	1c30      	adds	r0, r6, #0
    58d4:	1c21      	adds	r1, r4, #0
    58d6:	4b0d      	ldr	r3, [pc, #52]	; (590c <__cvt+0xcc>)
    58d8:	4a0b      	ldr	r2, [pc, #44]	; (5908 <__cvt+0xc8>)
    58da:	f002 fe89 	bl	85f0 <__aeabi_dcmpeq>
    58de:	2800      	cmp	r0, #0
    58e0:	d001      	beq.n	58e6 <__cvt+0xa6>
    58e2:	9a07      	ldr	r2, [sp, #28]
    58e4:	9209      	str	r2, [sp, #36]	; 0x24
    58e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    58e8:	9907      	ldr	r1, [sp, #28]
    58ea:	428b      	cmp	r3, r1
    58ec:	d204      	bcs.n	58f8 <__cvt+0xb8>
    58ee:	1c5a      	adds	r2, r3, #1
    58f0:	9209      	str	r2, [sp, #36]	; 0x24
    58f2:	2230      	movs	r2, #48	; 0x30
    58f4:	701a      	strb	r2, [r3, #0]
    58f6:	e7f6      	b.n	58e6 <__cvt+0xa6>
    58f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    58fa:	1c28      	adds	r0, r5, #0
    58fc:	1b5a      	subs	r2, r3, r5
    58fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
    5900:	601a      	str	r2, [r3, #0]
    5902:	b00b      	add	sp, #44	; 0x2c
    5904:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5906:	46c0      	nop			; (mov r8, r8)
	...

00005910 <__exponent>:
    5910:	b5f0      	push	{r4, r5, r6, r7, lr}
    5912:	232b      	movs	r3, #43	; 0x2b
    5914:	b085      	sub	sp, #20
    5916:	1c05      	adds	r5, r0, #0
    5918:	1c0c      	adds	r4, r1, #0
    591a:	7002      	strb	r2, [r0, #0]
    591c:	1c86      	adds	r6, r0, #2
    591e:	2900      	cmp	r1, #0
    5920:	da01      	bge.n	5926 <__exponent+0x16>
    5922:	424c      	negs	r4, r1
    5924:	232d      	movs	r3, #45	; 0x2d
    5926:	706b      	strb	r3, [r5, #1]
    5928:	2c09      	cmp	r4, #9
    592a:	dd1e      	ble.n	596a <__exponent+0x5a>
    592c:	466f      	mov	r7, sp
    592e:	370e      	adds	r7, #14
    5930:	1c20      	adds	r0, r4, #0
    5932:	210a      	movs	r1, #10
    5934:	9701      	str	r7, [sp, #4]
    5936:	f002 fe3f 	bl	85b8 <__aeabi_idivmod>
    593a:	3130      	adds	r1, #48	; 0x30
    593c:	7039      	strb	r1, [r7, #0]
    593e:	1c20      	adds	r0, r4, #0
    5940:	210a      	movs	r1, #10
    5942:	f002 fde3 	bl	850c <__aeabi_idiv>
    5946:	3f01      	subs	r7, #1
    5948:	1e04      	subs	r4, r0, #0
    594a:	2c09      	cmp	r4, #9
    594c:	dcf0      	bgt.n	5930 <__exponent+0x20>
    594e:	9b01      	ldr	r3, [sp, #4]
    5950:	3430      	adds	r4, #48	; 0x30
    5952:	3b01      	subs	r3, #1
    5954:	701c      	strb	r4, [r3, #0]
    5956:	466a      	mov	r2, sp
    5958:	320f      	adds	r2, #15
    595a:	1c30      	adds	r0, r6, #0
    595c:	4293      	cmp	r3, r2
    595e:	d209      	bcs.n	5974 <__exponent+0x64>
    5960:	781a      	ldrb	r2, [r3, #0]
    5962:	3301      	adds	r3, #1
    5964:	7032      	strb	r2, [r6, #0]
    5966:	3601      	adds	r6, #1
    5968:	e7f5      	b.n	5956 <__exponent+0x46>
    596a:	2330      	movs	r3, #48	; 0x30
    596c:	18e4      	adds	r4, r4, r3
    596e:	7033      	strb	r3, [r6, #0]
    5970:	1cb0      	adds	r0, r6, #2
    5972:	7074      	strb	r4, [r6, #1]
    5974:	1b40      	subs	r0, r0, r5
    5976:	b005      	add	sp, #20
    5978:	bdf0      	pop	{r4, r5, r6, r7, pc}
    597a:	0000      	movs	r0, r0
    597c:	0000      	movs	r0, r0
	...

00005980 <_printf_float>:
    5980:	b5f0      	push	{r4, r5, r6, r7, lr}
    5982:	b093      	sub	sp, #76	; 0x4c
    5984:	1c0c      	adds	r4, r1, #0
    5986:	920a      	str	r2, [sp, #40]	; 0x28
    5988:	930b      	str	r3, [sp, #44]	; 0x2c
    598a:	9e18      	ldr	r6, [sp, #96]	; 0x60
    598c:	1c05      	adds	r5, r0, #0
    598e:	f001 ff6d 	bl	786c <_localeconv_r>
    5992:	6800      	ldr	r0, [r0, #0]
    5994:	900c      	str	r0, [sp, #48]	; 0x30
    5996:	f7fe ff0f 	bl	47b8 <strlen>
    599a:	2300      	movs	r3, #0
    599c:	9310      	str	r3, [sp, #64]	; 0x40
    599e:	6833      	ldr	r3, [r6, #0]
    59a0:	2207      	movs	r2, #7
    59a2:	3307      	adds	r3, #7
    59a4:	4393      	bics	r3, r2
    59a6:	1c1a      	adds	r2, r3, #0
    59a8:	3208      	adds	r2, #8
    59aa:	900d      	str	r0, [sp, #52]	; 0x34
    59ac:	7e27      	ldrb	r7, [r4, #24]
    59ae:	6818      	ldr	r0, [r3, #0]
    59b0:	6859      	ldr	r1, [r3, #4]
    59b2:	6032      	str	r2, [r6, #0]
    59b4:	64a0      	str	r0, [r4, #72]	; 0x48
    59b6:	64e1      	str	r1, [r4, #76]	; 0x4c
    59b8:	f7fe fdca 	bl	4550 <__fpclassifyd>
    59bc:	2801      	cmp	r0, #1
    59be:	d119      	bne.n	59f4 <_printf_float+0x74>
    59c0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    59c2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    59c4:	4bb9      	ldr	r3, [pc, #740]	; (5cac <_printf_float+0x32c>)
    59c6:	4ab8      	ldr	r2, [pc, #736]	; (5ca8 <_printf_float+0x328>)
    59c8:	f002 fe18 	bl	85fc <__aeabi_dcmplt>
    59cc:	2800      	cmp	r0, #0
    59ce:	d003      	beq.n	59d8 <_printf_float+0x58>
    59d0:	1c23      	adds	r3, r4, #0
    59d2:	222d      	movs	r2, #45	; 0x2d
    59d4:	3343      	adds	r3, #67	; 0x43
    59d6:	701a      	strb	r2, [r3, #0]
    59d8:	2f47      	cmp	r7, #71	; 0x47
    59da:	d801      	bhi.n	59e0 <_printf_float+0x60>
    59dc:	4eb4      	ldr	r6, [pc, #720]	; (5cb0 <_printf_float+0x330>)
    59de:	e000      	b.n	59e2 <_printf_float+0x62>
    59e0:	4eb4      	ldr	r6, [pc, #720]	; (5cb4 <_printf_float+0x334>)
    59e2:	2303      	movs	r3, #3
    59e4:	6820      	ldr	r0, [r4, #0]
    59e6:	6123      	str	r3, [r4, #16]
    59e8:	2304      	movs	r3, #4
    59ea:	4398      	bics	r0, r3
    59ec:	2100      	movs	r1, #0
    59ee:	6020      	str	r0, [r4, #0]
    59f0:	9109      	str	r1, [sp, #36]	; 0x24
    59f2:	e091      	b.n	5b18 <_printf_float+0x198>
    59f4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    59f6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    59f8:	f7fe fdaa 	bl	4550 <__fpclassifyd>
    59fc:	6823      	ldr	r3, [r4, #0]
    59fe:	2800      	cmp	r0, #0
    5a00:	d10c      	bne.n	5a1c <_printf_float+0x9c>
    5a02:	2f47      	cmp	r7, #71	; 0x47
    5a04:	d801      	bhi.n	5a0a <_printf_float+0x8a>
    5a06:	4eac      	ldr	r6, [pc, #688]	; (5cb8 <_printf_float+0x338>)
    5a08:	e000      	b.n	5a0c <_printf_float+0x8c>
    5a0a:	4eac      	ldr	r6, [pc, #688]	; (5cbc <_printf_float+0x33c>)
    5a0c:	2203      	movs	r2, #3
    5a0e:	6122      	str	r2, [r4, #16]
    5a10:	2204      	movs	r2, #4
    5a12:	4393      	bics	r3, r2
    5a14:	2200      	movs	r2, #0
    5a16:	6023      	str	r3, [r4, #0]
    5a18:	9209      	str	r2, [sp, #36]	; 0x24
    5a1a:	e07d      	b.n	5b18 <_printf_float+0x198>
    5a1c:	6862      	ldr	r2, [r4, #4]
    5a1e:	1c56      	adds	r6, r2, #1
    5a20:	d101      	bne.n	5a26 <_printf_float+0xa6>
    5a22:	2206      	movs	r2, #6
    5a24:	e007      	b.n	5a36 <_printf_float+0xb6>
    5a26:	2120      	movs	r1, #32
    5a28:	1c38      	adds	r0, r7, #0
    5a2a:	4388      	bics	r0, r1
    5a2c:	2847      	cmp	r0, #71	; 0x47
    5a2e:	d103      	bne.n	5a38 <_printf_float+0xb8>
    5a30:	2a00      	cmp	r2, #0
    5a32:	d101      	bne.n	5a38 <_printf_float+0xb8>
    5a34:	2201      	movs	r2, #1
    5a36:	6062      	str	r2, [r4, #4]
    5a38:	2280      	movs	r2, #128	; 0x80
    5a3a:	00d2      	lsls	r2, r2, #3
    5a3c:	4313      	orrs	r3, r2
    5a3e:	6023      	str	r3, [r4, #0]
    5a40:	9301      	str	r3, [sp, #4]
    5a42:	466b      	mov	r3, sp
    5a44:	333b      	adds	r3, #59	; 0x3b
    5a46:	9302      	str	r3, [sp, #8]
    5a48:	ab0f      	add	r3, sp, #60	; 0x3c
    5a4a:	6861      	ldr	r1, [r4, #4]
    5a4c:	9303      	str	r3, [sp, #12]
    5a4e:	ab10      	add	r3, sp, #64	; 0x40
    5a50:	9305      	str	r3, [sp, #20]
    5a52:	2300      	movs	r3, #0
    5a54:	9100      	str	r1, [sp, #0]
    5a56:	9306      	str	r3, [sp, #24]
    5a58:	9704      	str	r7, [sp, #16]
    5a5a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    5a5c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    5a5e:	1c28      	adds	r0, r5, #0
    5a60:	f7ff feee 	bl	5840 <__cvt>
    5a64:	2320      	movs	r3, #32
    5a66:	1c3a      	adds	r2, r7, #0
    5a68:	1c06      	adds	r6, r0, #0
    5a6a:	439a      	bics	r2, r3
    5a6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5a6e:	2a47      	cmp	r2, #71	; 0x47
    5a70:	d107      	bne.n	5a82 <_printf_float+0x102>
    5a72:	1ccb      	adds	r3, r1, #3
    5a74:	db02      	blt.n	5a7c <_printf_float+0xfc>
    5a76:	6860      	ldr	r0, [r4, #4]
    5a78:	4281      	cmp	r1, r0
    5a7a:	dd2e      	ble.n	5ada <_printf_float+0x15a>
    5a7c:	3f02      	subs	r7, #2
    5a7e:	b2ff      	uxtb	r7, r7
    5a80:	e001      	b.n	5a86 <_printf_float+0x106>
    5a82:	2f65      	cmp	r7, #101	; 0x65
    5a84:	d812      	bhi.n	5aac <_printf_float+0x12c>
    5a86:	1c20      	adds	r0, r4, #0
    5a88:	3901      	subs	r1, #1
    5a8a:	1c3a      	adds	r2, r7, #0
    5a8c:	3050      	adds	r0, #80	; 0x50
    5a8e:	910f      	str	r1, [sp, #60]	; 0x3c
    5a90:	f7ff ff3e 	bl	5910 <__exponent>
    5a94:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5a96:	9009      	str	r0, [sp, #36]	; 0x24
    5a98:	18c2      	adds	r2, r0, r3
    5a9a:	6122      	str	r2, [r4, #16]
    5a9c:	2b01      	cmp	r3, #1
    5a9e:	dc02      	bgt.n	5aa6 <_printf_float+0x126>
    5aa0:	6821      	ldr	r1, [r4, #0]
    5aa2:	07c9      	lsls	r1, r1, #31
    5aa4:	d52f      	bpl.n	5b06 <_printf_float+0x186>
    5aa6:	3201      	adds	r2, #1
    5aa8:	6122      	str	r2, [r4, #16]
    5aaa:	e02c      	b.n	5b06 <_printf_float+0x186>
    5aac:	2f66      	cmp	r7, #102	; 0x66
    5aae:	d115      	bne.n	5adc <_printf_float+0x15c>
    5ab0:	6863      	ldr	r3, [r4, #4]
    5ab2:	2900      	cmp	r1, #0
    5ab4:	dd08      	ble.n	5ac8 <_printf_float+0x148>
    5ab6:	6121      	str	r1, [r4, #16]
    5ab8:	2b00      	cmp	r3, #0
    5aba:	d102      	bne.n	5ac2 <_printf_float+0x142>
    5abc:	6822      	ldr	r2, [r4, #0]
    5abe:	07d2      	lsls	r2, r2, #31
    5ac0:	d51d      	bpl.n	5afe <_printf_float+0x17e>
    5ac2:	3301      	adds	r3, #1
    5ac4:	18c9      	adds	r1, r1, r3
    5ac6:	e011      	b.n	5aec <_printf_float+0x16c>
    5ac8:	2b00      	cmp	r3, #0
    5aca:	d103      	bne.n	5ad4 <_printf_float+0x154>
    5acc:	6820      	ldr	r0, [r4, #0]
    5ace:	2201      	movs	r2, #1
    5ad0:	4210      	tst	r0, r2
    5ad2:	d000      	beq.n	5ad6 <_printf_float+0x156>
    5ad4:	1c9a      	adds	r2, r3, #2
    5ad6:	6122      	str	r2, [r4, #16]
    5ad8:	e011      	b.n	5afe <_printf_float+0x17e>
    5ada:	2767      	movs	r7, #103	; 0x67
    5adc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5ade:	4291      	cmp	r1, r2
    5ae0:	db06      	blt.n	5af0 <_printf_float+0x170>
    5ae2:	6822      	ldr	r2, [r4, #0]
    5ae4:	6121      	str	r1, [r4, #16]
    5ae6:	07d2      	lsls	r2, r2, #31
    5ae8:	d509      	bpl.n	5afe <_printf_float+0x17e>
    5aea:	3101      	adds	r1, #1
    5aec:	6121      	str	r1, [r4, #16]
    5aee:	e006      	b.n	5afe <_printf_float+0x17e>
    5af0:	2301      	movs	r3, #1
    5af2:	2900      	cmp	r1, #0
    5af4:	dc01      	bgt.n	5afa <_printf_float+0x17a>
    5af6:	2302      	movs	r3, #2
    5af8:	1a5b      	subs	r3, r3, r1
    5afa:	18d3      	adds	r3, r2, r3
    5afc:	6123      	str	r3, [r4, #16]
    5afe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5b00:	2000      	movs	r0, #0
    5b02:	65a3      	str	r3, [r4, #88]	; 0x58
    5b04:	9009      	str	r0, [sp, #36]	; 0x24
    5b06:	466b      	mov	r3, sp
    5b08:	333b      	adds	r3, #59	; 0x3b
    5b0a:	781b      	ldrb	r3, [r3, #0]
    5b0c:	2b00      	cmp	r3, #0
    5b0e:	d003      	beq.n	5b18 <_printf_float+0x198>
    5b10:	1c23      	adds	r3, r4, #0
    5b12:	222d      	movs	r2, #45	; 0x2d
    5b14:	3343      	adds	r3, #67	; 0x43
    5b16:	701a      	strb	r2, [r3, #0]
    5b18:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5b1a:	1c28      	adds	r0, r5, #0
    5b1c:	9100      	str	r1, [sp, #0]
    5b1e:	aa11      	add	r2, sp, #68	; 0x44
    5b20:	1c21      	adds	r1, r4, #0
    5b22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5b24:	f000 f958 	bl	5dd8 <_printf_common>
    5b28:	3001      	adds	r0, #1
    5b2a:	d102      	bne.n	5b32 <_printf_float+0x1b2>
    5b2c:	2001      	movs	r0, #1
    5b2e:	4240      	negs	r0, r0
    5b30:	e14c      	b.n	5dcc <_printf_float+0x44c>
    5b32:	6822      	ldr	r2, [r4, #0]
    5b34:	0553      	lsls	r3, r2, #21
    5b36:	d404      	bmi.n	5b42 <_printf_float+0x1c2>
    5b38:	1c28      	adds	r0, r5, #0
    5b3a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b3c:	1c32      	adds	r2, r6, #0
    5b3e:	6923      	ldr	r3, [r4, #16]
    5b40:	e067      	b.n	5c12 <_printf_float+0x292>
    5b42:	2f65      	cmp	r7, #101	; 0x65
    5b44:	d800      	bhi.n	5b48 <_printf_float+0x1c8>
    5b46:	e0e0      	b.n	5d0a <_printf_float+0x38a>
    5b48:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5b4a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5b4c:	4b57      	ldr	r3, [pc, #348]	; (5cac <_printf_float+0x32c>)
    5b4e:	4a56      	ldr	r2, [pc, #344]	; (5ca8 <_printf_float+0x328>)
    5b50:	f002 fd4e 	bl	85f0 <__aeabi_dcmpeq>
    5b54:	2800      	cmp	r0, #0
    5b56:	d02b      	beq.n	5bb0 <_printf_float+0x230>
    5b58:	1c28      	adds	r0, r5, #0
    5b5a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b5c:	4a58      	ldr	r2, [pc, #352]	; (5cc0 <_printf_float+0x340>)
    5b5e:	2301      	movs	r3, #1
    5b60:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5b62:	47b0      	blx	r6
    5b64:	3001      	adds	r0, #1
    5b66:	d0e1      	beq.n	5b2c <_printf_float+0x1ac>
    5b68:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    5b6a:	9810      	ldr	r0, [sp, #64]	; 0x40
    5b6c:	4287      	cmp	r7, r0
    5b6e:	db07      	blt.n	5b80 <_printf_float+0x200>
    5b70:	6821      	ldr	r1, [r4, #0]
    5b72:	07c9      	lsls	r1, r1, #31
    5b74:	d404      	bmi.n	5b80 <_printf_float+0x200>
    5b76:	6827      	ldr	r7, [r4, #0]
    5b78:	07bf      	lsls	r7, r7, #30
    5b7a:	d500      	bpl.n	5b7e <_printf_float+0x1fe>
    5b7c:	e10e      	b.n	5d9c <_printf_float+0x41c>
    5b7e:	e113      	b.n	5da8 <_printf_float+0x428>
    5b80:	1c28      	adds	r0, r5, #0
    5b82:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5b86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5b88:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5b8a:	47b0      	blx	r6
    5b8c:	3001      	adds	r0, #1
    5b8e:	d0cd      	beq.n	5b2c <_printf_float+0x1ac>
    5b90:	2600      	movs	r6, #0
    5b92:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5b94:	3b01      	subs	r3, #1
    5b96:	429e      	cmp	r6, r3
    5b98:	daed      	bge.n	5b76 <_printf_float+0x1f6>
    5b9a:	1c22      	adds	r2, r4, #0
    5b9c:	1c28      	adds	r0, r5, #0
    5b9e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ba0:	321a      	adds	r2, #26
    5ba2:	2301      	movs	r3, #1
    5ba4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5ba6:	47b8      	blx	r7
    5ba8:	3001      	adds	r0, #1
    5baa:	d0bf      	beq.n	5b2c <_printf_float+0x1ac>
    5bac:	3601      	adds	r6, #1
    5bae:	e7f0      	b.n	5b92 <_printf_float+0x212>
    5bb0:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5bb2:	2800      	cmp	r0, #0
    5bb4:	dc30      	bgt.n	5c18 <_printf_float+0x298>
    5bb6:	1c28      	adds	r0, r5, #0
    5bb8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bba:	4a41      	ldr	r2, [pc, #260]	; (5cc0 <_printf_float+0x340>)
    5bbc:	2301      	movs	r3, #1
    5bbe:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5bc0:	47b8      	blx	r7
    5bc2:	3001      	adds	r0, #1
    5bc4:	d0b2      	beq.n	5b2c <_printf_float+0x1ac>
    5bc6:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5bc8:	2800      	cmp	r0, #0
    5bca:	d105      	bne.n	5bd8 <_printf_float+0x258>
    5bcc:	9910      	ldr	r1, [sp, #64]	; 0x40
    5bce:	2900      	cmp	r1, #0
    5bd0:	d102      	bne.n	5bd8 <_printf_float+0x258>
    5bd2:	6822      	ldr	r2, [r4, #0]
    5bd4:	07d2      	lsls	r2, r2, #31
    5bd6:	d5ce      	bpl.n	5b76 <_printf_float+0x1f6>
    5bd8:	1c28      	adds	r0, r5, #0
    5bda:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bdc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5bde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5be0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5be2:	47b8      	blx	r7
    5be4:	3001      	adds	r0, #1
    5be6:	d0a1      	beq.n	5b2c <_printf_float+0x1ac>
    5be8:	2700      	movs	r7, #0
    5bea:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5bec:	9709      	str	r7, [sp, #36]	; 0x24
    5bee:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5bf0:	4243      	negs	r3, r0
    5bf2:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bf4:	1c28      	adds	r0, r5, #0
    5bf6:	429f      	cmp	r7, r3
    5bf8:	da09      	bge.n	5c0e <_printf_float+0x28e>
    5bfa:	1c22      	adds	r2, r4, #0
    5bfc:	321a      	adds	r2, #26
    5bfe:	2301      	movs	r3, #1
    5c00:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5c02:	47b8      	blx	r7
    5c04:	3001      	adds	r0, #1
    5c06:	d091      	beq.n	5b2c <_printf_float+0x1ac>
    5c08:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5c0a:	3701      	adds	r7, #1
    5c0c:	e7ed      	b.n	5bea <_printf_float+0x26a>
    5c0e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5c10:	1c32      	adds	r2, r6, #0
    5c12:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5c14:	47b0      	blx	r6
    5c16:	e0b5      	b.n	5d84 <_printf_float+0x404>
    5c18:	9f10      	ldr	r7, [sp, #64]	; 0x40
    5c1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
    5c1c:	9708      	str	r7, [sp, #32]
    5c1e:	429f      	cmp	r7, r3
    5c20:	dd00      	ble.n	5c24 <_printf_float+0x2a4>
    5c22:	9308      	str	r3, [sp, #32]
    5c24:	9f08      	ldr	r7, [sp, #32]
    5c26:	2f00      	cmp	r7, #0
    5c28:	dc01      	bgt.n	5c2e <_printf_float+0x2ae>
    5c2a:	2700      	movs	r7, #0
    5c2c:	e014      	b.n	5c58 <_printf_float+0x2d8>
    5c2e:	1c28      	adds	r0, r5, #0
    5c30:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c32:	1c32      	adds	r2, r6, #0
    5c34:	9b08      	ldr	r3, [sp, #32]
    5c36:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5c38:	47b8      	blx	r7
    5c3a:	3001      	adds	r0, #1
    5c3c:	d1f5      	bne.n	5c2a <_printf_float+0x2aa>
    5c3e:	e775      	b.n	5b2c <_printf_float+0x1ac>
    5c40:	1c22      	adds	r2, r4, #0
    5c42:	1c28      	adds	r0, r5, #0
    5c44:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c46:	321a      	adds	r2, #26
    5c48:	2301      	movs	r3, #1
    5c4a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5c4c:	47b8      	blx	r7
    5c4e:	3001      	adds	r0, #1
    5c50:	d100      	bne.n	5c54 <_printf_float+0x2d4>
    5c52:	e76b      	b.n	5b2c <_printf_float+0x1ac>
    5c54:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5c56:	3701      	adds	r7, #1
    5c58:	9709      	str	r7, [sp, #36]	; 0x24
    5c5a:	9f08      	ldr	r7, [sp, #32]
    5c5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
    5c5e:	43fa      	mvns	r2, r7
    5c60:	17d2      	asrs	r2, r2, #31
    5c62:	403a      	ands	r2, r7
    5c64:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5c66:	1a9a      	subs	r2, r3, r2
    5c68:	4297      	cmp	r7, r2
    5c6a:	dbe9      	blt.n	5c40 <_printf_float+0x2c0>
    5c6c:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5c6e:	9910      	ldr	r1, [sp, #64]	; 0x40
    5c70:	18f3      	adds	r3, r6, r3
    5c72:	9309      	str	r3, [sp, #36]	; 0x24
    5c74:	4288      	cmp	r0, r1
    5c76:	db0e      	blt.n	5c96 <_printf_float+0x316>
    5c78:	6822      	ldr	r2, [r4, #0]
    5c7a:	07d2      	lsls	r2, r2, #31
    5c7c:	d40b      	bmi.n	5c96 <_printf_float+0x316>
    5c7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5c80:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    5c82:	18f6      	adds	r6, r6, r3
    5c84:	1bdb      	subs	r3, r3, r7
    5c86:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5c88:	1bf6      	subs	r6, r6, r7
    5c8a:	429e      	cmp	r6, r3
    5c8c:	dd00      	ble.n	5c90 <_printf_float+0x310>
    5c8e:	1c1e      	adds	r6, r3, #0
    5c90:	2e00      	cmp	r6, #0
    5c92:	dc17      	bgt.n	5cc4 <_printf_float+0x344>
    5c94:	e01f      	b.n	5cd6 <_printf_float+0x356>
    5c96:	1c28      	adds	r0, r5, #0
    5c98:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5c9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5c9e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5ca0:	47b8      	blx	r7
    5ca2:	3001      	adds	r0, #1
    5ca4:	d1eb      	bne.n	5c7e <_printf_float+0x2fe>
    5ca6:	e741      	b.n	5b2c <_printf_float+0x1ac>
	...
    5cb0:	0000c669 	.word	0x0000c669
    5cb4:	0000c66d 	.word	0x0000c66d
    5cb8:	0000c671 	.word	0x0000c671
    5cbc:	0000c675 	.word	0x0000c675
    5cc0:	0000c679 	.word	0x0000c679
    5cc4:	1c28      	adds	r0, r5, #0
    5cc6:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5cca:	1c33      	adds	r3, r6, #0
    5ccc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5cce:	47b8      	blx	r7
    5cd0:	3001      	adds	r0, #1
    5cd2:	d100      	bne.n	5cd6 <_printf_float+0x356>
    5cd4:	e72a      	b.n	5b2c <_printf_float+0x1ac>
    5cd6:	2700      	movs	r7, #0
    5cd8:	e00b      	b.n	5cf2 <_printf_float+0x372>
    5cda:	1c22      	adds	r2, r4, #0
    5cdc:	1c28      	adds	r0, r5, #0
    5cde:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ce0:	321a      	adds	r2, #26
    5ce2:	2301      	movs	r3, #1
    5ce4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5ce6:	47b8      	blx	r7
    5ce8:	3001      	adds	r0, #1
    5cea:	d100      	bne.n	5cee <_printf_float+0x36e>
    5cec:	e71e      	b.n	5b2c <_printf_float+0x1ac>
    5cee:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5cf0:	3701      	adds	r7, #1
    5cf2:	9709      	str	r7, [sp, #36]	; 0x24
    5cf4:	9810      	ldr	r0, [sp, #64]	; 0x40
    5cf6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5cf8:	43f3      	mvns	r3, r6
    5cfa:	17db      	asrs	r3, r3, #31
    5cfc:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5cfe:	1a42      	subs	r2, r0, r1
    5d00:	4033      	ands	r3, r6
    5d02:	1ad3      	subs	r3, r2, r3
    5d04:	429f      	cmp	r7, r3
    5d06:	dbe8      	blt.n	5cda <_printf_float+0x35a>
    5d08:	e735      	b.n	5b76 <_printf_float+0x1f6>
    5d0a:	9810      	ldr	r0, [sp, #64]	; 0x40
    5d0c:	2801      	cmp	r0, #1
    5d0e:	dc02      	bgt.n	5d16 <_printf_float+0x396>
    5d10:	2301      	movs	r3, #1
    5d12:	421a      	tst	r2, r3
    5d14:	d03a      	beq.n	5d8c <_printf_float+0x40c>
    5d16:	1c28      	adds	r0, r5, #0
    5d18:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d1a:	1c32      	adds	r2, r6, #0
    5d1c:	2301      	movs	r3, #1
    5d1e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5d20:	47b8      	blx	r7
    5d22:	3001      	adds	r0, #1
    5d24:	d100      	bne.n	5d28 <_printf_float+0x3a8>
    5d26:	e701      	b.n	5b2c <_printf_float+0x1ac>
    5d28:	1c28      	adds	r0, r5, #0
    5d2a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5d2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5d30:	47b8      	blx	r7
    5d32:	3001      	adds	r0, #1
    5d34:	d100      	bne.n	5d38 <_printf_float+0x3b8>
    5d36:	e6f9      	b.n	5b2c <_printf_float+0x1ac>
    5d38:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5d3a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5d3c:	4b25      	ldr	r3, [pc, #148]	; (5dd4 <_printf_float+0x454>)
    5d3e:	4a24      	ldr	r2, [pc, #144]	; (5dd0 <_printf_float+0x450>)
    5d40:	f002 fc56 	bl	85f0 <__aeabi_dcmpeq>
    5d44:	2800      	cmp	r0, #0
    5d46:	d001      	beq.n	5d4c <_printf_float+0x3cc>
    5d48:	2600      	movs	r6, #0
    5d4a:	e010      	b.n	5d6e <_printf_float+0x3ee>
    5d4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5d4e:	1c72      	adds	r2, r6, #1
    5d50:	3b01      	subs	r3, #1
    5d52:	1c28      	adds	r0, r5, #0
    5d54:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d56:	e01c      	b.n	5d92 <_printf_float+0x412>
    5d58:	1c22      	adds	r2, r4, #0
    5d5a:	1c28      	adds	r0, r5, #0
    5d5c:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d5e:	321a      	adds	r2, #26
    5d60:	2301      	movs	r3, #1
    5d62:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5d64:	47b8      	blx	r7
    5d66:	3001      	adds	r0, #1
    5d68:	d100      	bne.n	5d6c <_printf_float+0x3ec>
    5d6a:	e6df      	b.n	5b2c <_printf_float+0x1ac>
    5d6c:	3601      	adds	r6, #1
    5d6e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5d70:	3b01      	subs	r3, #1
    5d72:	429e      	cmp	r6, r3
    5d74:	dbf0      	blt.n	5d58 <_printf_float+0x3d8>
    5d76:	1c22      	adds	r2, r4, #0
    5d78:	1c28      	adds	r0, r5, #0
    5d7a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d7c:	3250      	adds	r2, #80	; 0x50
    5d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5d80:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5d82:	47b8      	blx	r7
    5d84:	3001      	adds	r0, #1
    5d86:	d000      	beq.n	5d8a <_printf_float+0x40a>
    5d88:	e6f5      	b.n	5b76 <_printf_float+0x1f6>
    5d8a:	e6cf      	b.n	5b2c <_printf_float+0x1ac>
    5d8c:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d8e:	1c28      	adds	r0, r5, #0
    5d90:	1c32      	adds	r2, r6, #0
    5d92:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5d94:	47b0      	blx	r6
    5d96:	3001      	adds	r0, #1
    5d98:	d1ed      	bne.n	5d76 <_printf_float+0x3f6>
    5d9a:	e6c7      	b.n	5b2c <_printf_float+0x1ac>
    5d9c:	2600      	movs	r6, #0
    5d9e:	68e0      	ldr	r0, [r4, #12]
    5da0:	9911      	ldr	r1, [sp, #68]	; 0x44
    5da2:	1a43      	subs	r3, r0, r1
    5da4:	429e      	cmp	r6, r3
    5da6:	db05      	blt.n	5db4 <_printf_float+0x434>
    5da8:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5daa:	68e0      	ldr	r0, [r4, #12]
    5dac:	4298      	cmp	r0, r3
    5dae:	da0d      	bge.n	5dcc <_printf_float+0x44c>
    5db0:	1c18      	adds	r0, r3, #0
    5db2:	e00b      	b.n	5dcc <_printf_float+0x44c>
    5db4:	1c22      	adds	r2, r4, #0
    5db6:	1c28      	adds	r0, r5, #0
    5db8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5dba:	3219      	adds	r2, #25
    5dbc:	2301      	movs	r3, #1
    5dbe:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5dc0:	47b8      	blx	r7
    5dc2:	3001      	adds	r0, #1
    5dc4:	d100      	bne.n	5dc8 <_printf_float+0x448>
    5dc6:	e6b1      	b.n	5b2c <_printf_float+0x1ac>
    5dc8:	3601      	adds	r6, #1
    5dca:	e7e8      	b.n	5d9e <_printf_float+0x41e>
    5dcc:	b013      	add	sp, #76	; 0x4c
    5dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00005dd8 <_printf_common>:
    5dd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5dda:	1c15      	adds	r5, r2, #0
    5ddc:	9301      	str	r3, [sp, #4]
    5dde:	690a      	ldr	r2, [r1, #16]
    5de0:	688b      	ldr	r3, [r1, #8]
    5de2:	1c06      	adds	r6, r0, #0
    5de4:	1c0c      	adds	r4, r1, #0
    5de6:	4293      	cmp	r3, r2
    5de8:	da00      	bge.n	5dec <_printf_common+0x14>
    5dea:	1c13      	adds	r3, r2, #0
    5dec:	1c22      	adds	r2, r4, #0
    5dee:	602b      	str	r3, [r5, #0]
    5df0:	3243      	adds	r2, #67	; 0x43
    5df2:	7812      	ldrb	r2, [r2, #0]
    5df4:	2a00      	cmp	r2, #0
    5df6:	d001      	beq.n	5dfc <_printf_common+0x24>
    5df8:	3301      	adds	r3, #1
    5dfa:	602b      	str	r3, [r5, #0]
    5dfc:	6820      	ldr	r0, [r4, #0]
    5dfe:	0680      	lsls	r0, r0, #26
    5e00:	d502      	bpl.n	5e08 <_printf_common+0x30>
    5e02:	682b      	ldr	r3, [r5, #0]
    5e04:	3302      	adds	r3, #2
    5e06:	602b      	str	r3, [r5, #0]
    5e08:	6821      	ldr	r1, [r4, #0]
    5e0a:	2706      	movs	r7, #6
    5e0c:	400f      	ands	r7, r1
    5e0e:	d01f      	beq.n	5e50 <_printf_common+0x78>
    5e10:	1c23      	adds	r3, r4, #0
    5e12:	3343      	adds	r3, #67	; 0x43
    5e14:	781b      	ldrb	r3, [r3, #0]
    5e16:	1e5a      	subs	r2, r3, #1
    5e18:	4193      	sbcs	r3, r2
    5e1a:	6822      	ldr	r2, [r4, #0]
    5e1c:	0692      	lsls	r2, r2, #26
    5e1e:	d51f      	bpl.n	5e60 <_printf_common+0x88>
    5e20:	18e1      	adds	r1, r4, r3
    5e22:	3140      	adds	r1, #64	; 0x40
    5e24:	2030      	movs	r0, #48	; 0x30
    5e26:	70c8      	strb	r0, [r1, #3]
    5e28:	1c21      	adds	r1, r4, #0
    5e2a:	1c5a      	adds	r2, r3, #1
    5e2c:	3145      	adds	r1, #69	; 0x45
    5e2e:	7809      	ldrb	r1, [r1, #0]
    5e30:	18a2      	adds	r2, r4, r2
    5e32:	3240      	adds	r2, #64	; 0x40
    5e34:	3302      	adds	r3, #2
    5e36:	70d1      	strb	r1, [r2, #3]
    5e38:	e012      	b.n	5e60 <_printf_common+0x88>
    5e3a:	1c22      	adds	r2, r4, #0
    5e3c:	1c30      	adds	r0, r6, #0
    5e3e:	9901      	ldr	r1, [sp, #4]
    5e40:	3219      	adds	r2, #25
    5e42:	2301      	movs	r3, #1
    5e44:	9f08      	ldr	r7, [sp, #32]
    5e46:	47b8      	blx	r7
    5e48:	3001      	adds	r0, #1
    5e4a:	d011      	beq.n	5e70 <_printf_common+0x98>
    5e4c:	9f00      	ldr	r7, [sp, #0]
    5e4e:	3701      	adds	r7, #1
    5e50:	9700      	str	r7, [sp, #0]
    5e52:	68e0      	ldr	r0, [r4, #12]
    5e54:	6829      	ldr	r1, [r5, #0]
    5e56:	9f00      	ldr	r7, [sp, #0]
    5e58:	1a43      	subs	r3, r0, r1
    5e5a:	429f      	cmp	r7, r3
    5e5c:	dbed      	blt.n	5e3a <_printf_common+0x62>
    5e5e:	e7d7      	b.n	5e10 <_printf_common+0x38>
    5e60:	1c22      	adds	r2, r4, #0
    5e62:	1c30      	adds	r0, r6, #0
    5e64:	9901      	ldr	r1, [sp, #4]
    5e66:	3243      	adds	r2, #67	; 0x43
    5e68:	9f08      	ldr	r7, [sp, #32]
    5e6a:	47b8      	blx	r7
    5e6c:	3001      	adds	r0, #1
    5e6e:	d102      	bne.n	5e76 <_printf_common+0x9e>
    5e70:	2001      	movs	r0, #1
    5e72:	4240      	negs	r0, r0
    5e74:	e023      	b.n	5ebe <_printf_common+0xe6>
    5e76:	6820      	ldr	r0, [r4, #0]
    5e78:	2106      	movs	r1, #6
    5e7a:	682b      	ldr	r3, [r5, #0]
    5e7c:	68e2      	ldr	r2, [r4, #12]
    5e7e:	4001      	ands	r1, r0
    5e80:	2500      	movs	r5, #0
    5e82:	2904      	cmp	r1, #4
    5e84:	d103      	bne.n	5e8e <_printf_common+0xb6>
    5e86:	1ad5      	subs	r5, r2, r3
    5e88:	43eb      	mvns	r3, r5
    5e8a:	17db      	asrs	r3, r3, #31
    5e8c:	401d      	ands	r5, r3
    5e8e:	68a2      	ldr	r2, [r4, #8]
    5e90:	6923      	ldr	r3, [r4, #16]
    5e92:	429a      	cmp	r2, r3
    5e94:	dd01      	ble.n	5e9a <_printf_common+0xc2>
    5e96:	1ad3      	subs	r3, r2, r3
    5e98:	18ed      	adds	r5, r5, r3
    5e9a:	2700      	movs	r7, #0
    5e9c:	9700      	str	r7, [sp, #0]
    5e9e:	9f00      	ldr	r7, [sp, #0]
    5ea0:	42af      	cmp	r7, r5
    5ea2:	da0b      	bge.n	5ebc <_printf_common+0xe4>
    5ea4:	1c22      	adds	r2, r4, #0
    5ea6:	1c30      	adds	r0, r6, #0
    5ea8:	9901      	ldr	r1, [sp, #4]
    5eaa:	321a      	adds	r2, #26
    5eac:	2301      	movs	r3, #1
    5eae:	9f08      	ldr	r7, [sp, #32]
    5eb0:	47b8      	blx	r7
    5eb2:	3001      	adds	r0, #1
    5eb4:	d0dc      	beq.n	5e70 <_printf_common+0x98>
    5eb6:	9f00      	ldr	r7, [sp, #0]
    5eb8:	3701      	adds	r7, #1
    5eba:	e7ef      	b.n	5e9c <_printf_common+0xc4>
    5ebc:	2000      	movs	r0, #0
    5ebe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00005ec0 <_printf_i>:
    5ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
    5ec2:	1c0d      	adds	r5, r1, #0
    5ec4:	b08b      	sub	sp, #44	; 0x2c
    5ec6:	3543      	adds	r5, #67	; 0x43
    5ec8:	9206      	str	r2, [sp, #24]
    5eca:	9005      	str	r0, [sp, #20]
    5ecc:	9307      	str	r3, [sp, #28]
    5ece:	9504      	str	r5, [sp, #16]
    5ed0:	7e0b      	ldrb	r3, [r1, #24]
    5ed2:	1c0c      	adds	r4, r1, #0
    5ed4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5ed6:	2b6e      	cmp	r3, #110	; 0x6e
    5ed8:	d100      	bne.n	5edc <_printf_i+0x1c>
    5eda:	e0a7      	b.n	602c <_printf_i+0x16c>
    5edc:	d811      	bhi.n	5f02 <_printf_i+0x42>
    5ede:	2b63      	cmp	r3, #99	; 0x63
    5ee0:	d022      	beq.n	5f28 <_printf_i+0x68>
    5ee2:	d809      	bhi.n	5ef8 <_printf_i+0x38>
    5ee4:	2b00      	cmp	r3, #0
    5ee6:	d100      	bne.n	5eea <_printf_i+0x2a>
    5ee8:	e0b0      	b.n	604c <_printf_i+0x18c>
    5eea:	2b58      	cmp	r3, #88	; 0x58
    5eec:	d000      	beq.n	5ef0 <_printf_i+0x30>
    5eee:	e0c0      	b.n	6072 <_printf_i+0x1b2>
    5ef0:	3145      	adds	r1, #69	; 0x45
    5ef2:	700b      	strb	r3, [r1, #0]
    5ef4:	4d7b      	ldr	r5, [pc, #492]	; (60e4 <_printf_i+0x224>)
    5ef6:	e04e      	b.n	5f96 <_printf_i+0xd6>
    5ef8:	2b64      	cmp	r3, #100	; 0x64
    5efa:	d01c      	beq.n	5f36 <_printf_i+0x76>
    5efc:	2b69      	cmp	r3, #105	; 0x69
    5efe:	d01a      	beq.n	5f36 <_printf_i+0x76>
    5f00:	e0b7      	b.n	6072 <_printf_i+0x1b2>
    5f02:	2b73      	cmp	r3, #115	; 0x73
    5f04:	d100      	bne.n	5f08 <_printf_i+0x48>
    5f06:	e0a5      	b.n	6054 <_printf_i+0x194>
    5f08:	d809      	bhi.n	5f1e <_printf_i+0x5e>
    5f0a:	2b6f      	cmp	r3, #111	; 0x6f
    5f0c:	d029      	beq.n	5f62 <_printf_i+0xa2>
    5f0e:	2b70      	cmp	r3, #112	; 0x70
    5f10:	d000      	beq.n	5f14 <_printf_i+0x54>
    5f12:	e0ae      	b.n	6072 <_printf_i+0x1b2>
    5f14:	680e      	ldr	r6, [r1, #0]
    5f16:	2320      	movs	r3, #32
    5f18:	4333      	orrs	r3, r6
    5f1a:	600b      	str	r3, [r1, #0]
    5f1c:	e036      	b.n	5f8c <_printf_i+0xcc>
    5f1e:	2b75      	cmp	r3, #117	; 0x75
    5f20:	d01f      	beq.n	5f62 <_printf_i+0xa2>
    5f22:	2b78      	cmp	r3, #120	; 0x78
    5f24:	d032      	beq.n	5f8c <_printf_i+0xcc>
    5f26:	e0a4      	b.n	6072 <_printf_i+0x1b2>
    5f28:	6813      	ldr	r3, [r2, #0]
    5f2a:	1c0d      	adds	r5, r1, #0
    5f2c:	1d19      	adds	r1, r3, #4
    5f2e:	3542      	adds	r5, #66	; 0x42
    5f30:	6011      	str	r1, [r2, #0]
    5f32:	681b      	ldr	r3, [r3, #0]
    5f34:	e09f      	b.n	6076 <_printf_i+0x1b6>
    5f36:	6821      	ldr	r1, [r4, #0]
    5f38:	6813      	ldr	r3, [r2, #0]
    5f3a:	060e      	lsls	r6, r1, #24
    5f3c:	d503      	bpl.n	5f46 <_printf_i+0x86>
    5f3e:	1d19      	adds	r1, r3, #4
    5f40:	6011      	str	r1, [r2, #0]
    5f42:	681e      	ldr	r6, [r3, #0]
    5f44:	e005      	b.n	5f52 <_printf_i+0x92>
    5f46:	0648      	lsls	r0, r1, #25
    5f48:	d5f9      	bpl.n	5f3e <_printf_i+0x7e>
    5f4a:	1d19      	adds	r1, r3, #4
    5f4c:	6011      	str	r1, [r2, #0]
    5f4e:	2100      	movs	r1, #0
    5f50:	5e5e      	ldrsh	r6, [r3, r1]
    5f52:	4b64      	ldr	r3, [pc, #400]	; (60e4 <_printf_i+0x224>)
    5f54:	2e00      	cmp	r6, #0
    5f56:	da3b      	bge.n	5fd0 <_printf_i+0x110>
    5f58:	9d04      	ldr	r5, [sp, #16]
    5f5a:	222d      	movs	r2, #45	; 0x2d
    5f5c:	4276      	negs	r6, r6
    5f5e:	702a      	strb	r2, [r5, #0]
    5f60:	e036      	b.n	5fd0 <_printf_i+0x110>
    5f62:	6821      	ldr	r1, [r4, #0]
    5f64:	6813      	ldr	r3, [r2, #0]
    5f66:	060e      	lsls	r6, r1, #24
    5f68:	d503      	bpl.n	5f72 <_printf_i+0xb2>
    5f6a:	1d19      	adds	r1, r3, #4
    5f6c:	6011      	str	r1, [r2, #0]
    5f6e:	681e      	ldr	r6, [r3, #0]
    5f70:	e004      	b.n	5f7c <_printf_i+0xbc>
    5f72:	0648      	lsls	r0, r1, #25
    5f74:	d5f9      	bpl.n	5f6a <_printf_i+0xaa>
    5f76:	1d19      	adds	r1, r3, #4
    5f78:	881e      	ldrh	r6, [r3, #0]
    5f7a:	6011      	str	r1, [r2, #0]
    5f7c:	4b59      	ldr	r3, [pc, #356]	; (60e4 <_printf_i+0x224>)
    5f7e:	7e22      	ldrb	r2, [r4, #24]
    5f80:	9303      	str	r3, [sp, #12]
    5f82:	2708      	movs	r7, #8
    5f84:	2a6f      	cmp	r2, #111	; 0x6f
    5f86:	d01e      	beq.n	5fc6 <_printf_i+0x106>
    5f88:	270a      	movs	r7, #10
    5f8a:	e01c      	b.n	5fc6 <_printf_i+0x106>
    5f8c:	1c23      	adds	r3, r4, #0
    5f8e:	2178      	movs	r1, #120	; 0x78
    5f90:	3345      	adds	r3, #69	; 0x45
    5f92:	4d55      	ldr	r5, [pc, #340]	; (60e8 <_printf_i+0x228>)
    5f94:	7019      	strb	r1, [r3, #0]
    5f96:	6811      	ldr	r1, [r2, #0]
    5f98:	6823      	ldr	r3, [r4, #0]
    5f9a:	1d08      	adds	r0, r1, #4
    5f9c:	9503      	str	r5, [sp, #12]
    5f9e:	6010      	str	r0, [r2, #0]
    5fa0:	061e      	lsls	r6, r3, #24
    5fa2:	d501      	bpl.n	5fa8 <_printf_i+0xe8>
    5fa4:	680e      	ldr	r6, [r1, #0]
    5fa6:	e002      	b.n	5fae <_printf_i+0xee>
    5fa8:	0658      	lsls	r0, r3, #25
    5faa:	d5fb      	bpl.n	5fa4 <_printf_i+0xe4>
    5fac:	880e      	ldrh	r6, [r1, #0]
    5fae:	07d9      	lsls	r1, r3, #31
    5fb0:	d502      	bpl.n	5fb8 <_printf_i+0xf8>
    5fb2:	2220      	movs	r2, #32
    5fb4:	4313      	orrs	r3, r2
    5fb6:	6023      	str	r3, [r4, #0]
    5fb8:	2710      	movs	r7, #16
    5fba:	2e00      	cmp	r6, #0
    5fbc:	d103      	bne.n	5fc6 <_printf_i+0x106>
    5fbe:	6822      	ldr	r2, [r4, #0]
    5fc0:	2320      	movs	r3, #32
    5fc2:	439a      	bics	r2, r3
    5fc4:	6022      	str	r2, [r4, #0]
    5fc6:	1c23      	adds	r3, r4, #0
    5fc8:	2200      	movs	r2, #0
    5fca:	3343      	adds	r3, #67	; 0x43
    5fcc:	701a      	strb	r2, [r3, #0]
    5fce:	e001      	b.n	5fd4 <_printf_i+0x114>
    5fd0:	9303      	str	r3, [sp, #12]
    5fd2:	270a      	movs	r7, #10
    5fd4:	6863      	ldr	r3, [r4, #4]
    5fd6:	60a3      	str	r3, [r4, #8]
    5fd8:	2b00      	cmp	r3, #0
    5fda:	db03      	blt.n	5fe4 <_printf_i+0x124>
    5fdc:	6825      	ldr	r5, [r4, #0]
    5fde:	2204      	movs	r2, #4
    5fe0:	4395      	bics	r5, r2
    5fe2:	6025      	str	r5, [r4, #0]
    5fe4:	2e00      	cmp	r6, #0
    5fe6:	d102      	bne.n	5fee <_printf_i+0x12e>
    5fe8:	9d04      	ldr	r5, [sp, #16]
    5fea:	2b00      	cmp	r3, #0
    5fec:	d00e      	beq.n	600c <_printf_i+0x14c>
    5fee:	9d04      	ldr	r5, [sp, #16]
    5ff0:	1c30      	adds	r0, r6, #0
    5ff2:	1c39      	adds	r1, r7, #0
    5ff4:	f002 fa80 	bl	84f8 <__aeabi_uidivmod>
    5ff8:	9803      	ldr	r0, [sp, #12]
    5ffa:	3d01      	subs	r5, #1
    5ffc:	5c43      	ldrb	r3, [r0, r1]
    5ffe:	1c30      	adds	r0, r6, #0
    6000:	702b      	strb	r3, [r5, #0]
    6002:	1c39      	adds	r1, r7, #0
    6004:	f002 fa34 	bl	8470 <__aeabi_uidiv>
    6008:	1e06      	subs	r6, r0, #0
    600a:	d1f1      	bne.n	5ff0 <_printf_i+0x130>
    600c:	2f08      	cmp	r7, #8
    600e:	d109      	bne.n	6024 <_printf_i+0x164>
    6010:	6821      	ldr	r1, [r4, #0]
    6012:	07c9      	lsls	r1, r1, #31
    6014:	d506      	bpl.n	6024 <_printf_i+0x164>
    6016:	6862      	ldr	r2, [r4, #4]
    6018:	6923      	ldr	r3, [r4, #16]
    601a:	429a      	cmp	r2, r3
    601c:	dc02      	bgt.n	6024 <_printf_i+0x164>
    601e:	3d01      	subs	r5, #1
    6020:	2330      	movs	r3, #48	; 0x30
    6022:	702b      	strb	r3, [r5, #0]
    6024:	9e04      	ldr	r6, [sp, #16]
    6026:	1b73      	subs	r3, r6, r5
    6028:	6123      	str	r3, [r4, #16]
    602a:	e02a      	b.n	6082 <_printf_i+0x1c2>
    602c:	6808      	ldr	r0, [r1, #0]
    602e:	6813      	ldr	r3, [r2, #0]
    6030:	6949      	ldr	r1, [r1, #20]
    6032:	0605      	lsls	r5, r0, #24
    6034:	d504      	bpl.n	6040 <_printf_i+0x180>
    6036:	1d18      	adds	r0, r3, #4
    6038:	6010      	str	r0, [r2, #0]
    603a:	681b      	ldr	r3, [r3, #0]
    603c:	6019      	str	r1, [r3, #0]
    603e:	e005      	b.n	604c <_printf_i+0x18c>
    6040:	0646      	lsls	r6, r0, #25
    6042:	d5f8      	bpl.n	6036 <_printf_i+0x176>
    6044:	1d18      	adds	r0, r3, #4
    6046:	6010      	str	r0, [r2, #0]
    6048:	681b      	ldr	r3, [r3, #0]
    604a:	8019      	strh	r1, [r3, #0]
    604c:	2300      	movs	r3, #0
    604e:	6123      	str	r3, [r4, #16]
    6050:	9d04      	ldr	r5, [sp, #16]
    6052:	e016      	b.n	6082 <_printf_i+0x1c2>
    6054:	6813      	ldr	r3, [r2, #0]
    6056:	1d19      	adds	r1, r3, #4
    6058:	6011      	str	r1, [r2, #0]
    605a:	681d      	ldr	r5, [r3, #0]
    605c:	1c28      	adds	r0, r5, #0
    605e:	f7fe fbab 	bl	47b8 <strlen>
    6062:	6863      	ldr	r3, [r4, #4]
    6064:	6120      	str	r0, [r4, #16]
    6066:	4298      	cmp	r0, r3
    6068:	d900      	bls.n	606c <_printf_i+0x1ac>
    606a:	6123      	str	r3, [r4, #16]
    606c:	6920      	ldr	r0, [r4, #16]
    606e:	6060      	str	r0, [r4, #4]
    6070:	e004      	b.n	607c <_printf_i+0x1bc>
    6072:	1c25      	adds	r5, r4, #0
    6074:	3542      	adds	r5, #66	; 0x42
    6076:	702b      	strb	r3, [r5, #0]
    6078:	2301      	movs	r3, #1
    607a:	6123      	str	r3, [r4, #16]
    607c:	9e04      	ldr	r6, [sp, #16]
    607e:	2300      	movs	r3, #0
    6080:	7033      	strb	r3, [r6, #0]
    6082:	9e07      	ldr	r6, [sp, #28]
    6084:	9805      	ldr	r0, [sp, #20]
    6086:	9600      	str	r6, [sp, #0]
    6088:	1c21      	adds	r1, r4, #0
    608a:	aa09      	add	r2, sp, #36	; 0x24
    608c:	9b06      	ldr	r3, [sp, #24]
    608e:	f7ff fea3 	bl	5dd8 <_printf_common>
    6092:	3001      	adds	r0, #1
    6094:	d102      	bne.n	609c <_printf_i+0x1dc>
    6096:	2001      	movs	r0, #1
    6098:	4240      	negs	r0, r0
    609a:	e021      	b.n	60e0 <_printf_i+0x220>
    609c:	1c2a      	adds	r2, r5, #0
    609e:	9805      	ldr	r0, [sp, #20]
    60a0:	9906      	ldr	r1, [sp, #24]
    60a2:	6923      	ldr	r3, [r4, #16]
    60a4:	9d07      	ldr	r5, [sp, #28]
    60a6:	47a8      	blx	r5
    60a8:	3001      	adds	r0, #1
    60aa:	d0f4      	beq.n	6096 <_printf_i+0x1d6>
    60ac:	6826      	ldr	r6, [r4, #0]
    60ae:	07b6      	lsls	r6, r6, #30
    60b0:	d405      	bmi.n	60be <_printf_i+0x1fe>
    60b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    60b4:	68e0      	ldr	r0, [r4, #12]
    60b6:	4298      	cmp	r0, r3
    60b8:	da12      	bge.n	60e0 <_printf_i+0x220>
    60ba:	1c18      	adds	r0, r3, #0
    60bc:	e010      	b.n	60e0 <_printf_i+0x220>
    60be:	2500      	movs	r5, #0
    60c0:	68e0      	ldr	r0, [r4, #12]
    60c2:	9909      	ldr	r1, [sp, #36]	; 0x24
    60c4:	1a43      	subs	r3, r0, r1
    60c6:	429d      	cmp	r5, r3
    60c8:	daf3      	bge.n	60b2 <_printf_i+0x1f2>
    60ca:	1c22      	adds	r2, r4, #0
    60cc:	9805      	ldr	r0, [sp, #20]
    60ce:	9906      	ldr	r1, [sp, #24]
    60d0:	3219      	adds	r2, #25
    60d2:	2301      	movs	r3, #1
    60d4:	9e07      	ldr	r6, [sp, #28]
    60d6:	47b0      	blx	r6
    60d8:	3001      	adds	r0, #1
    60da:	d0dc      	beq.n	6096 <_printf_i+0x1d6>
    60dc:	3501      	adds	r5, #1
    60de:	e7ef      	b.n	60c0 <_printf_i+0x200>
    60e0:	b00b      	add	sp, #44	; 0x2c
    60e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    60e4:	0000c67b 	.word	0x0000c67b
    60e8:	0000c68c 	.word	0x0000c68c

000060ec <__swbuf_r>:
    60ec:	b570      	push	{r4, r5, r6, lr}
    60ee:	1c05      	adds	r5, r0, #0
    60f0:	1c0e      	adds	r6, r1, #0
    60f2:	1c14      	adds	r4, r2, #0
    60f4:	2800      	cmp	r0, #0
    60f6:	d004      	beq.n	6102 <__swbuf_r+0x16>
    60f8:	6982      	ldr	r2, [r0, #24]
    60fa:	2a00      	cmp	r2, #0
    60fc:	d101      	bne.n	6102 <__swbuf_r+0x16>
    60fe:	f001 f831 	bl	7164 <__sinit>
    6102:	4b23      	ldr	r3, [pc, #140]	; (6190 <__swbuf_r+0xa4>)
    6104:	429c      	cmp	r4, r3
    6106:	d101      	bne.n	610c <__swbuf_r+0x20>
    6108:	686c      	ldr	r4, [r5, #4]
    610a:	e008      	b.n	611e <__swbuf_r+0x32>
    610c:	4b21      	ldr	r3, [pc, #132]	; (6194 <__swbuf_r+0xa8>)
    610e:	429c      	cmp	r4, r3
    6110:	d101      	bne.n	6116 <__swbuf_r+0x2a>
    6112:	68ac      	ldr	r4, [r5, #8]
    6114:	e003      	b.n	611e <__swbuf_r+0x32>
    6116:	4b20      	ldr	r3, [pc, #128]	; (6198 <__swbuf_r+0xac>)
    6118:	429c      	cmp	r4, r3
    611a:	d100      	bne.n	611e <__swbuf_r+0x32>
    611c:	68ec      	ldr	r4, [r5, #12]
    611e:	69a3      	ldr	r3, [r4, #24]
    6120:	60a3      	str	r3, [r4, #8]
    6122:	89a3      	ldrh	r3, [r4, #12]
    6124:	071a      	lsls	r2, r3, #28
    6126:	d50a      	bpl.n	613e <__swbuf_r+0x52>
    6128:	6923      	ldr	r3, [r4, #16]
    612a:	2b00      	cmp	r3, #0
    612c:	d007      	beq.n	613e <__swbuf_r+0x52>
    612e:	6822      	ldr	r2, [r4, #0]
    6130:	6923      	ldr	r3, [r4, #16]
    6132:	b2f6      	uxtb	r6, r6
    6134:	1ad0      	subs	r0, r2, r3
    6136:	6962      	ldr	r2, [r4, #20]
    6138:	4290      	cmp	r0, r2
    613a:	db0f      	blt.n	615c <__swbuf_r+0x70>
    613c:	e008      	b.n	6150 <__swbuf_r+0x64>
    613e:	1c28      	adds	r0, r5, #0
    6140:	1c21      	adds	r1, r4, #0
    6142:	f000 f82b 	bl	619c <__swsetup_r>
    6146:	2800      	cmp	r0, #0
    6148:	d0f1      	beq.n	612e <__swbuf_r+0x42>
    614a:	2001      	movs	r0, #1
    614c:	4240      	negs	r0, r0
    614e:	e01d      	b.n	618c <__swbuf_r+0xa0>
    6150:	1c28      	adds	r0, r5, #0
    6152:	1c21      	adds	r1, r4, #0
    6154:	f000 ff86 	bl	7064 <_fflush_r>
    6158:	2800      	cmp	r0, #0
    615a:	d1f6      	bne.n	614a <__swbuf_r+0x5e>
    615c:	68a3      	ldr	r3, [r4, #8]
    615e:	3001      	adds	r0, #1
    6160:	3b01      	subs	r3, #1
    6162:	60a3      	str	r3, [r4, #8]
    6164:	6823      	ldr	r3, [r4, #0]
    6166:	1c5a      	adds	r2, r3, #1
    6168:	6022      	str	r2, [r4, #0]
    616a:	701e      	strb	r6, [r3, #0]
    616c:	6963      	ldr	r3, [r4, #20]
    616e:	4298      	cmp	r0, r3
    6170:	d005      	beq.n	617e <__swbuf_r+0x92>
    6172:	89a3      	ldrh	r3, [r4, #12]
    6174:	1c30      	adds	r0, r6, #0
    6176:	07da      	lsls	r2, r3, #31
    6178:	d508      	bpl.n	618c <__swbuf_r+0xa0>
    617a:	2e0a      	cmp	r6, #10
    617c:	d106      	bne.n	618c <__swbuf_r+0xa0>
    617e:	1c28      	adds	r0, r5, #0
    6180:	1c21      	adds	r1, r4, #0
    6182:	f000 ff6f 	bl	7064 <_fflush_r>
    6186:	2800      	cmp	r0, #0
    6188:	d1df      	bne.n	614a <__swbuf_r+0x5e>
    618a:	1c30      	adds	r0, r6, #0
    618c:	bd70      	pop	{r4, r5, r6, pc}
    618e:	46c0      	nop			; (mov r8, r8)
    6190:	0000c7ac 	.word	0x0000c7ac
    6194:	0000c7cc 	.word	0x0000c7cc
    6198:	0000c7ec 	.word	0x0000c7ec

0000619c <__swsetup_r>:
    619c:	4b34      	ldr	r3, [pc, #208]	; (6270 <__swsetup_r+0xd4>)
    619e:	b570      	push	{r4, r5, r6, lr}
    61a0:	681d      	ldr	r5, [r3, #0]
    61a2:	1c06      	adds	r6, r0, #0
    61a4:	1c0c      	adds	r4, r1, #0
    61a6:	2d00      	cmp	r5, #0
    61a8:	d005      	beq.n	61b6 <__swsetup_r+0x1a>
    61aa:	69a9      	ldr	r1, [r5, #24]
    61ac:	2900      	cmp	r1, #0
    61ae:	d102      	bne.n	61b6 <__swsetup_r+0x1a>
    61b0:	1c28      	adds	r0, r5, #0
    61b2:	f000 ffd7 	bl	7164 <__sinit>
    61b6:	4b2f      	ldr	r3, [pc, #188]	; (6274 <__swsetup_r+0xd8>)
    61b8:	429c      	cmp	r4, r3
    61ba:	d101      	bne.n	61c0 <__swsetup_r+0x24>
    61bc:	686c      	ldr	r4, [r5, #4]
    61be:	e008      	b.n	61d2 <__swsetup_r+0x36>
    61c0:	4b2d      	ldr	r3, [pc, #180]	; (6278 <__swsetup_r+0xdc>)
    61c2:	429c      	cmp	r4, r3
    61c4:	d101      	bne.n	61ca <__swsetup_r+0x2e>
    61c6:	68ac      	ldr	r4, [r5, #8]
    61c8:	e003      	b.n	61d2 <__swsetup_r+0x36>
    61ca:	4b2c      	ldr	r3, [pc, #176]	; (627c <__swsetup_r+0xe0>)
    61cc:	429c      	cmp	r4, r3
    61ce:	d100      	bne.n	61d2 <__swsetup_r+0x36>
    61d0:	68ec      	ldr	r4, [r5, #12]
    61d2:	89a2      	ldrh	r2, [r4, #12]
    61d4:	b293      	uxth	r3, r2
    61d6:	0719      	lsls	r1, r3, #28
    61d8:	d421      	bmi.n	621e <__swsetup_r+0x82>
    61da:	06d9      	lsls	r1, r3, #27
    61dc:	d405      	bmi.n	61ea <__swsetup_r+0x4e>
    61de:	2309      	movs	r3, #9
    61e0:	6033      	str	r3, [r6, #0]
    61e2:	2340      	movs	r3, #64	; 0x40
    61e4:	431a      	orrs	r2, r3
    61e6:	81a2      	strh	r2, [r4, #12]
    61e8:	e03f      	b.n	626a <__swsetup_r+0xce>
    61ea:	075a      	lsls	r2, r3, #29
    61ec:	d513      	bpl.n	6216 <__swsetup_r+0x7a>
    61ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
    61f0:	2900      	cmp	r1, #0
    61f2:	d008      	beq.n	6206 <__swsetup_r+0x6a>
    61f4:	1c23      	adds	r3, r4, #0
    61f6:	3344      	adds	r3, #68	; 0x44
    61f8:	4299      	cmp	r1, r3
    61fa:	d002      	beq.n	6202 <__swsetup_r+0x66>
    61fc:	1c30      	adds	r0, r6, #0
    61fe:	f001 ffab 	bl	8158 <_free_r>
    6202:	2300      	movs	r3, #0
    6204:	6363      	str	r3, [r4, #52]	; 0x34
    6206:	89a3      	ldrh	r3, [r4, #12]
    6208:	2224      	movs	r2, #36	; 0x24
    620a:	4393      	bics	r3, r2
    620c:	81a3      	strh	r3, [r4, #12]
    620e:	2300      	movs	r3, #0
    6210:	6063      	str	r3, [r4, #4]
    6212:	6923      	ldr	r3, [r4, #16]
    6214:	6023      	str	r3, [r4, #0]
    6216:	89a3      	ldrh	r3, [r4, #12]
    6218:	2208      	movs	r2, #8
    621a:	4313      	orrs	r3, r2
    621c:	81a3      	strh	r3, [r4, #12]
    621e:	6921      	ldr	r1, [r4, #16]
    6220:	2900      	cmp	r1, #0
    6222:	d10b      	bne.n	623c <__swsetup_r+0xa0>
    6224:	89a3      	ldrh	r3, [r4, #12]
    6226:	22a0      	movs	r2, #160	; 0xa0
    6228:	0092      	lsls	r2, r2, #2
    622a:	401a      	ands	r2, r3
    622c:	2380      	movs	r3, #128	; 0x80
    622e:	009b      	lsls	r3, r3, #2
    6230:	429a      	cmp	r2, r3
    6232:	d003      	beq.n	623c <__swsetup_r+0xa0>
    6234:	1c30      	adds	r0, r6, #0
    6236:	1c21      	adds	r1, r4, #0
    6238:	f001 fb1c 	bl	7874 <__smakebuf_r>
    623c:	89a3      	ldrh	r3, [r4, #12]
    623e:	2201      	movs	r2, #1
    6240:	401a      	ands	r2, r3
    6242:	d005      	beq.n	6250 <__swsetup_r+0xb4>
    6244:	6961      	ldr	r1, [r4, #20]
    6246:	2200      	movs	r2, #0
    6248:	60a2      	str	r2, [r4, #8]
    624a:	424a      	negs	r2, r1
    624c:	61a2      	str	r2, [r4, #24]
    624e:	e003      	b.n	6258 <__swsetup_r+0xbc>
    6250:	0799      	lsls	r1, r3, #30
    6252:	d400      	bmi.n	6256 <__swsetup_r+0xba>
    6254:	6962      	ldr	r2, [r4, #20]
    6256:	60a2      	str	r2, [r4, #8]
    6258:	6922      	ldr	r2, [r4, #16]
    625a:	2000      	movs	r0, #0
    625c:	4282      	cmp	r2, r0
    625e:	d106      	bne.n	626e <__swsetup_r+0xd2>
    6260:	0619      	lsls	r1, r3, #24
    6262:	d504      	bpl.n	626e <__swsetup_r+0xd2>
    6264:	2240      	movs	r2, #64	; 0x40
    6266:	4313      	orrs	r3, r2
    6268:	81a3      	strh	r3, [r4, #12]
    626a:	2001      	movs	r0, #1
    626c:	4240      	negs	r0, r0
    626e:	bd70      	pop	{r4, r5, r6, pc}
    6270:	2000016c 	.word	0x2000016c
    6274:	0000c7ac 	.word	0x0000c7ac
    6278:	0000c7cc 	.word	0x0000c7cc
    627c:	0000c7ec 	.word	0x0000c7ec

00006280 <quorem>:
    6280:	b5f0      	push	{r4, r5, r6, r7, lr}
    6282:	b089      	sub	sp, #36	; 0x24
    6284:	9106      	str	r1, [sp, #24]
    6286:	690b      	ldr	r3, [r1, #16]
    6288:	6901      	ldr	r1, [r0, #16]
    628a:	1c05      	adds	r5, r0, #0
    628c:	2600      	movs	r6, #0
    628e:	4299      	cmp	r1, r3
    6290:	db7f      	blt.n	6392 <quorem+0x112>
    6292:	9c06      	ldr	r4, [sp, #24]
    6294:	1e5f      	subs	r7, r3, #1
    6296:	3414      	adds	r4, #20
    6298:	9404      	str	r4, [sp, #16]
    629a:	9904      	ldr	r1, [sp, #16]
    629c:	00bc      	lsls	r4, r7, #2
    629e:	1909      	adds	r1, r1, r4
    62a0:	1c02      	adds	r2, r0, #0
    62a2:	680b      	ldr	r3, [r1, #0]
    62a4:	3214      	adds	r2, #20
    62a6:	9105      	str	r1, [sp, #20]
    62a8:	1914      	adds	r4, r2, r4
    62aa:	1c19      	adds	r1, r3, #0
    62ac:	3101      	adds	r1, #1
    62ae:	6820      	ldr	r0, [r4, #0]
    62b0:	9203      	str	r2, [sp, #12]
    62b2:	f002 f8dd 	bl	8470 <__aeabi_uidiv>
    62b6:	9002      	str	r0, [sp, #8]
    62b8:	42b0      	cmp	r0, r6
    62ba:	d038      	beq.n	632e <quorem+0xae>
    62bc:	9904      	ldr	r1, [sp, #16]
    62be:	9b03      	ldr	r3, [sp, #12]
    62c0:	468c      	mov	ip, r1
    62c2:	9601      	str	r6, [sp, #4]
    62c4:	9607      	str	r6, [sp, #28]
    62c6:	4662      	mov	r2, ip
    62c8:	3204      	adds	r2, #4
    62ca:	4694      	mov	ip, r2
    62cc:	3a04      	subs	r2, #4
    62ce:	ca40      	ldmia	r2!, {r6}
    62d0:	9902      	ldr	r1, [sp, #8]
    62d2:	b2b0      	uxth	r0, r6
    62d4:	4348      	muls	r0, r1
    62d6:	0c31      	lsrs	r1, r6, #16
    62d8:	9e02      	ldr	r6, [sp, #8]
    62da:	9a01      	ldr	r2, [sp, #4]
    62dc:	4371      	muls	r1, r6
    62de:	1810      	adds	r0, r2, r0
    62e0:	0c02      	lsrs	r2, r0, #16
    62e2:	1851      	adds	r1, r2, r1
    62e4:	0c0a      	lsrs	r2, r1, #16
    62e6:	9201      	str	r2, [sp, #4]
    62e8:	681a      	ldr	r2, [r3, #0]
    62ea:	b280      	uxth	r0, r0
    62ec:	b296      	uxth	r6, r2
    62ee:	9a07      	ldr	r2, [sp, #28]
    62f0:	b289      	uxth	r1, r1
    62f2:	18b6      	adds	r6, r6, r2
    62f4:	1a30      	subs	r0, r6, r0
    62f6:	681e      	ldr	r6, [r3, #0]
    62f8:	0c32      	lsrs	r2, r6, #16
    62fa:	1a52      	subs	r2, r2, r1
    62fc:	1406      	asrs	r6, r0, #16
    62fe:	1992      	adds	r2, r2, r6
    6300:	1411      	asrs	r1, r2, #16
    6302:	b280      	uxth	r0, r0
    6304:	0412      	lsls	r2, r2, #16
    6306:	9e05      	ldr	r6, [sp, #20]
    6308:	4310      	orrs	r0, r2
    630a:	9107      	str	r1, [sp, #28]
    630c:	c301      	stmia	r3!, {r0}
    630e:	4566      	cmp	r6, ip
    6310:	d2d9      	bcs.n	62c6 <quorem+0x46>
    6312:	6821      	ldr	r1, [r4, #0]
    6314:	2900      	cmp	r1, #0
    6316:	d10a      	bne.n	632e <quorem+0xae>
    6318:	9e03      	ldr	r6, [sp, #12]
    631a:	3c04      	subs	r4, #4
    631c:	42b4      	cmp	r4, r6
    631e:	d801      	bhi.n	6324 <quorem+0xa4>
    6320:	612f      	str	r7, [r5, #16]
    6322:	e004      	b.n	632e <quorem+0xae>
    6324:	6821      	ldr	r1, [r4, #0]
    6326:	2900      	cmp	r1, #0
    6328:	d1fa      	bne.n	6320 <quorem+0xa0>
    632a:	3f01      	subs	r7, #1
    632c:	e7f4      	b.n	6318 <quorem+0x98>
    632e:	1c28      	adds	r0, r5, #0
    6330:	9906      	ldr	r1, [sp, #24]
    6332:	f001 fd59 	bl	7de8 <__mcmp>
    6336:	2800      	cmp	r0, #0
    6338:	db2a      	blt.n	6390 <quorem+0x110>
    633a:	9c02      	ldr	r4, [sp, #8]
    633c:	9a03      	ldr	r2, [sp, #12]
    633e:	3401      	adds	r4, #1
    6340:	9b04      	ldr	r3, [sp, #16]
    6342:	9402      	str	r4, [sp, #8]
    6344:	2400      	movs	r4, #0
    6346:	6811      	ldr	r1, [r2, #0]
    6348:	cb40      	ldmia	r3!, {r6}
    634a:	b288      	uxth	r0, r1
    634c:	1900      	adds	r0, r0, r4
    634e:	6814      	ldr	r4, [r2, #0]
    6350:	b2b1      	uxth	r1, r6
    6352:	1a40      	subs	r0, r0, r1
    6354:	0c36      	lsrs	r6, r6, #16
    6356:	0c21      	lsrs	r1, r4, #16
    6358:	1b89      	subs	r1, r1, r6
    635a:	1404      	asrs	r4, r0, #16
    635c:	1909      	adds	r1, r1, r4
    635e:	140c      	asrs	r4, r1, #16
    6360:	b280      	uxth	r0, r0
    6362:	0409      	lsls	r1, r1, #16
    6364:	9e05      	ldr	r6, [sp, #20]
    6366:	4301      	orrs	r1, r0
    6368:	c202      	stmia	r2!, {r1}
    636a:	429e      	cmp	r6, r3
    636c:	d2eb      	bcs.n	6346 <quorem+0xc6>
    636e:	9c03      	ldr	r4, [sp, #12]
    6370:	00bb      	lsls	r3, r7, #2
    6372:	18e3      	adds	r3, r4, r3
    6374:	681e      	ldr	r6, [r3, #0]
    6376:	2e00      	cmp	r6, #0
    6378:	d10a      	bne.n	6390 <quorem+0x110>
    637a:	9c03      	ldr	r4, [sp, #12]
    637c:	3b04      	subs	r3, #4
    637e:	42a3      	cmp	r3, r4
    6380:	d801      	bhi.n	6386 <quorem+0x106>
    6382:	612f      	str	r7, [r5, #16]
    6384:	e004      	b.n	6390 <quorem+0x110>
    6386:	681e      	ldr	r6, [r3, #0]
    6388:	2e00      	cmp	r6, #0
    638a:	d1fa      	bne.n	6382 <quorem+0x102>
    638c:	3f01      	subs	r7, #1
    638e:	e7f4      	b.n	637a <quorem+0xfa>
    6390:	9e02      	ldr	r6, [sp, #8]
    6392:	1c30      	adds	r0, r6, #0
    6394:	b009      	add	sp, #36	; 0x24
    6396:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006398 <_dtoa_r>:
    6398:	b5f0      	push	{r4, r5, r6, r7, lr}
    639a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    639c:	b09b      	sub	sp, #108	; 0x6c
    639e:	9007      	str	r0, [sp, #28]
    63a0:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    63a2:	9204      	str	r2, [sp, #16]
    63a4:	9305      	str	r3, [sp, #20]
    63a6:	2c00      	cmp	r4, #0
    63a8:	d108      	bne.n	63bc <_dtoa_r+0x24>
    63aa:	2010      	movs	r0, #16
    63ac:	f001 fab2 	bl	7914 <malloc>
    63b0:	9907      	ldr	r1, [sp, #28]
    63b2:	6248      	str	r0, [r1, #36]	; 0x24
    63b4:	6044      	str	r4, [r0, #4]
    63b6:	6084      	str	r4, [r0, #8]
    63b8:	6004      	str	r4, [r0, #0]
    63ba:	60c4      	str	r4, [r0, #12]
    63bc:	9c07      	ldr	r4, [sp, #28]
    63be:	6a63      	ldr	r3, [r4, #36]	; 0x24
    63c0:	6819      	ldr	r1, [r3, #0]
    63c2:	2900      	cmp	r1, #0
    63c4:	d00a      	beq.n	63dc <_dtoa_r+0x44>
    63c6:	685b      	ldr	r3, [r3, #4]
    63c8:	2201      	movs	r2, #1
    63ca:	409a      	lsls	r2, r3
    63cc:	604b      	str	r3, [r1, #4]
    63ce:	608a      	str	r2, [r1, #8]
    63d0:	1c20      	adds	r0, r4, #0
    63d2:	f001 faec 	bl	79ae <_Bfree>
    63d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    63d8:	2200      	movs	r2, #0
    63da:	601a      	str	r2, [r3, #0]
    63dc:	9805      	ldr	r0, [sp, #20]
    63de:	2800      	cmp	r0, #0
    63e0:	da05      	bge.n	63ee <_dtoa_r+0x56>
    63e2:	2301      	movs	r3, #1
    63e4:	602b      	str	r3, [r5, #0]
    63e6:	0043      	lsls	r3, r0, #1
    63e8:	085b      	lsrs	r3, r3, #1
    63ea:	9305      	str	r3, [sp, #20]
    63ec:	e001      	b.n	63f2 <_dtoa_r+0x5a>
    63ee:	2300      	movs	r3, #0
    63f0:	602b      	str	r3, [r5, #0]
    63f2:	9e05      	ldr	r6, [sp, #20]
    63f4:	4bbe      	ldr	r3, [pc, #760]	; (66f0 <_dtoa_r+0x358>)
    63f6:	1c32      	adds	r2, r6, #0
    63f8:	401a      	ands	r2, r3
    63fa:	429a      	cmp	r2, r3
    63fc:	d118      	bne.n	6430 <_dtoa_r+0x98>
    63fe:	4bbd      	ldr	r3, [pc, #756]	; (66f4 <_dtoa_r+0x35c>)
    6400:	9c22      	ldr	r4, [sp, #136]	; 0x88
    6402:	9d04      	ldr	r5, [sp, #16]
    6404:	6023      	str	r3, [r4, #0]
    6406:	2d00      	cmp	r5, #0
    6408:	d101      	bne.n	640e <_dtoa_r+0x76>
    640a:	0336      	lsls	r6, r6, #12
    640c:	d001      	beq.n	6412 <_dtoa_r+0x7a>
    640e:	48ba      	ldr	r0, [pc, #744]	; (66f8 <_dtoa_r+0x360>)
    6410:	e000      	b.n	6414 <_dtoa_r+0x7c>
    6412:	48ba      	ldr	r0, [pc, #744]	; (66fc <_dtoa_r+0x364>)
    6414:	9c24      	ldr	r4, [sp, #144]	; 0x90
    6416:	2c00      	cmp	r4, #0
    6418:	d101      	bne.n	641e <_dtoa_r+0x86>
    641a:	f000 fd93 	bl	6f44 <_dtoa_r+0xbac>
    641e:	78c2      	ldrb	r2, [r0, #3]
    6420:	1cc3      	adds	r3, r0, #3
    6422:	2a00      	cmp	r2, #0
    6424:	d000      	beq.n	6428 <_dtoa_r+0x90>
    6426:	3305      	adds	r3, #5
    6428:	9d24      	ldr	r5, [sp, #144]	; 0x90
    642a:	602b      	str	r3, [r5, #0]
    642c:	f000 fd8a 	bl	6f44 <_dtoa_r+0xbac>
    6430:	9c04      	ldr	r4, [sp, #16]
    6432:	9d05      	ldr	r5, [sp, #20]
    6434:	4ba5      	ldr	r3, [pc, #660]	; (66cc <_dtoa_r+0x334>)
    6436:	4aa4      	ldr	r2, [pc, #656]	; (66c8 <_dtoa_r+0x330>)
    6438:	1c20      	adds	r0, r4, #0
    643a:	1c29      	adds	r1, r5, #0
    643c:	f002 f8d8 	bl	85f0 <__aeabi_dcmpeq>
    6440:	1e07      	subs	r7, r0, #0
    6442:	d00c      	beq.n	645e <_dtoa_r+0xc6>
    6444:	9c22      	ldr	r4, [sp, #136]	; 0x88
    6446:	9d24      	ldr	r5, [sp, #144]	; 0x90
    6448:	2301      	movs	r3, #1
    644a:	6023      	str	r3, [r4, #0]
    644c:	2d00      	cmp	r5, #0
    644e:	d101      	bne.n	6454 <_dtoa_r+0xbc>
    6450:	f000 fd75 	bl	6f3e <_dtoa_r+0xba6>
    6454:	48aa      	ldr	r0, [pc, #680]	; (6700 <_dtoa_r+0x368>)
    6456:	6028      	str	r0, [r5, #0]
    6458:	3801      	subs	r0, #1
    645a:	f000 fd73 	bl	6f44 <_dtoa_r+0xbac>
    645e:	ab19      	add	r3, sp, #100	; 0x64
    6460:	9300      	str	r3, [sp, #0]
    6462:	ab18      	add	r3, sp, #96	; 0x60
    6464:	9301      	str	r3, [sp, #4]
    6466:	9807      	ldr	r0, [sp, #28]
    6468:	1c2b      	adds	r3, r5, #0
    646a:	1c22      	adds	r2, r4, #0
    646c:	f001 fdb2 	bl	7fd4 <__d2b>
    6470:	0073      	lsls	r3, r6, #1
    6472:	900a      	str	r0, [sp, #40]	; 0x28
    6474:	0d5b      	lsrs	r3, r3, #21
    6476:	d009      	beq.n	648c <_dtoa_r+0xf4>
    6478:	1c20      	adds	r0, r4, #0
    647a:	4ca2      	ldr	r4, [pc, #648]	; (6704 <_dtoa_r+0x36c>)
    647c:	032a      	lsls	r2, r5, #12
    647e:	0b12      	lsrs	r2, r2, #12
    6480:	1c21      	adds	r1, r4, #0
    6482:	4311      	orrs	r1, r2
    6484:	4aa0      	ldr	r2, [pc, #640]	; (6708 <_dtoa_r+0x370>)
    6486:	9716      	str	r7, [sp, #88]	; 0x58
    6488:	189e      	adds	r6, r3, r2
    648a:	e01b      	b.n	64c4 <_dtoa_r+0x12c>
    648c:	9b18      	ldr	r3, [sp, #96]	; 0x60
    648e:	9c19      	ldr	r4, [sp, #100]	; 0x64
    6490:	191d      	adds	r5, r3, r4
    6492:	4b9e      	ldr	r3, [pc, #632]	; (670c <_dtoa_r+0x374>)
    6494:	429d      	cmp	r5, r3
    6496:	db09      	blt.n	64ac <_dtoa_r+0x114>
    6498:	499d      	ldr	r1, [pc, #628]	; (6710 <_dtoa_r+0x378>)
    649a:	9a04      	ldr	r2, [sp, #16]
    649c:	4b9d      	ldr	r3, [pc, #628]	; (6714 <_dtoa_r+0x37c>)
    649e:	1868      	adds	r0, r5, r1
    64a0:	40c2      	lsrs	r2, r0
    64a2:	1b5b      	subs	r3, r3, r5
    64a4:	1c10      	adds	r0, r2, #0
    64a6:	409e      	lsls	r6, r3
    64a8:	4330      	orrs	r0, r6
    64aa:	e004      	b.n	64b6 <_dtoa_r+0x11e>
    64ac:	489a      	ldr	r0, [pc, #616]	; (6718 <_dtoa_r+0x380>)
    64ae:	9b04      	ldr	r3, [sp, #16]
    64b0:	1b40      	subs	r0, r0, r5
    64b2:	4083      	lsls	r3, r0
    64b4:	1c18      	adds	r0, r3, #0
    64b6:	f004 f9d1 	bl	a85c <__aeabi_ui2d>
    64ba:	4c98      	ldr	r4, [pc, #608]	; (671c <_dtoa_r+0x384>)
    64bc:	1e6e      	subs	r6, r5, #1
    64be:	2501      	movs	r5, #1
    64c0:	1909      	adds	r1, r1, r4
    64c2:	9516      	str	r5, [sp, #88]	; 0x58
    64c4:	4a82      	ldr	r2, [pc, #520]	; (66d0 <_dtoa_r+0x338>)
    64c6:	4b83      	ldr	r3, [pc, #524]	; (66d4 <_dtoa_r+0x33c>)
    64c8:	f003 fe22 	bl	a110 <__aeabi_dsub>
    64cc:	4a82      	ldr	r2, [pc, #520]	; (66d8 <_dtoa_r+0x340>)
    64ce:	4b83      	ldr	r3, [pc, #524]	; (66dc <_dtoa_r+0x344>)
    64d0:	f003 fb8e 	bl	9bf0 <__aeabi_dmul>
    64d4:	4a82      	ldr	r2, [pc, #520]	; (66e0 <_dtoa_r+0x348>)
    64d6:	4b83      	ldr	r3, [pc, #524]	; (66e4 <_dtoa_r+0x34c>)
    64d8:	f002 fbfe 	bl	8cd8 <__aeabi_dadd>
    64dc:	1c04      	adds	r4, r0, #0
    64de:	1c30      	adds	r0, r6, #0
    64e0:	1c0d      	adds	r5, r1, #0
    64e2:	f004 f97d 	bl	a7e0 <__aeabi_i2d>
    64e6:	4a80      	ldr	r2, [pc, #512]	; (66e8 <_dtoa_r+0x350>)
    64e8:	4b80      	ldr	r3, [pc, #512]	; (66ec <_dtoa_r+0x354>)
    64ea:	f003 fb81 	bl	9bf0 <__aeabi_dmul>
    64ee:	1c02      	adds	r2, r0, #0
    64f0:	1c0b      	adds	r3, r1, #0
    64f2:	1c20      	adds	r0, r4, #0
    64f4:	1c29      	adds	r1, r5, #0
    64f6:	f002 fbef 	bl	8cd8 <__aeabi_dadd>
    64fa:	1c04      	adds	r4, r0, #0
    64fc:	1c0d      	adds	r5, r1, #0
    64fe:	f004 f93b 	bl	a778 <__aeabi_d2iz>
    6502:	4b72      	ldr	r3, [pc, #456]	; (66cc <_dtoa_r+0x334>)
    6504:	4a70      	ldr	r2, [pc, #448]	; (66c8 <_dtoa_r+0x330>)
    6506:	9006      	str	r0, [sp, #24]
    6508:	1c29      	adds	r1, r5, #0
    650a:	1c20      	adds	r0, r4, #0
    650c:	f002 f876 	bl	85fc <__aeabi_dcmplt>
    6510:	2800      	cmp	r0, #0
    6512:	d00d      	beq.n	6530 <_dtoa_r+0x198>
    6514:	9806      	ldr	r0, [sp, #24]
    6516:	f004 f963 	bl	a7e0 <__aeabi_i2d>
    651a:	1c0b      	adds	r3, r1, #0
    651c:	1c02      	adds	r2, r0, #0
    651e:	1c29      	adds	r1, r5, #0
    6520:	1c20      	adds	r0, r4, #0
    6522:	f002 f865 	bl	85f0 <__aeabi_dcmpeq>
    6526:	9c06      	ldr	r4, [sp, #24]
    6528:	4243      	negs	r3, r0
    652a:	4143      	adcs	r3, r0
    652c:	1ae4      	subs	r4, r4, r3
    652e:	9406      	str	r4, [sp, #24]
    6530:	9c06      	ldr	r4, [sp, #24]
    6532:	2501      	movs	r5, #1
    6534:	9513      	str	r5, [sp, #76]	; 0x4c
    6536:	2c16      	cmp	r4, #22
    6538:	d810      	bhi.n	655c <_dtoa_r+0x1c4>
    653a:	4a79      	ldr	r2, [pc, #484]	; (6720 <_dtoa_r+0x388>)
    653c:	00e3      	lsls	r3, r4, #3
    653e:	18d3      	adds	r3, r2, r3
    6540:	6818      	ldr	r0, [r3, #0]
    6542:	6859      	ldr	r1, [r3, #4]
    6544:	9a04      	ldr	r2, [sp, #16]
    6546:	9b05      	ldr	r3, [sp, #20]
    6548:	f002 f86c 	bl	8624 <__aeabi_dcmpgt>
    654c:	2800      	cmp	r0, #0
    654e:	d004      	beq.n	655a <_dtoa_r+0x1c2>
    6550:	3c01      	subs	r4, #1
    6552:	2500      	movs	r5, #0
    6554:	9406      	str	r4, [sp, #24]
    6556:	9513      	str	r5, [sp, #76]	; 0x4c
    6558:	e000      	b.n	655c <_dtoa_r+0x1c4>
    655a:	9013      	str	r0, [sp, #76]	; 0x4c
    655c:	9818      	ldr	r0, [sp, #96]	; 0x60
    655e:	2400      	movs	r4, #0
    6560:	1b86      	subs	r6, r0, r6
    6562:	1c35      	adds	r5, r6, #0
    6564:	9402      	str	r4, [sp, #8]
    6566:	3d01      	subs	r5, #1
    6568:	9509      	str	r5, [sp, #36]	; 0x24
    656a:	d504      	bpl.n	6576 <_dtoa_r+0x1de>
    656c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    656e:	2500      	movs	r5, #0
    6570:	4264      	negs	r4, r4
    6572:	9402      	str	r4, [sp, #8]
    6574:	9509      	str	r5, [sp, #36]	; 0x24
    6576:	9c06      	ldr	r4, [sp, #24]
    6578:	2c00      	cmp	r4, #0
    657a:	db06      	blt.n	658a <_dtoa_r+0x1f2>
    657c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    657e:	9412      	str	r4, [sp, #72]	; 0x48
    6580:	192d      	adds	r5, r5, r4
    6582:	2400      	movs	r4, #0
    6584:	9509      	str	r5, [sp, #36]	; 0x24
    6586:	940d      	str	r4, [sp, #52]	; 0x34
    6588:	e007      	b.n	659a <_dtoa_r+0x202>
    658a:	9c06      	ldr	r4, [sp, #24]
    658c:	9d02      	ldr	r5, [sp, #8]
    658e:	1b2d      	subs	r5, r5, r4
    6590:	9502      	str	r5, [sp, #8]
    6592:	4265      	negs	r5, r4
    6594:	2400      	movs	r4, #0
    6596:	950d      	str	r5, [sp, #52]	; 0x34
    6598:	9412      	str	r4, [sp, #72]	; 0x48
    659a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    659c:	2401      	movs	r4, #1
    659e:	2d09      	cmp	r5, #9
    65a0:	d824      	bhi.n	65ec <_dtoa_r+0x254>
    65a2:	2d05      	cmp	r5, #5
    65a4:	dd02      	ble.n	65ac <_dtoa_r+0x214>
    65a6:	3d04      	subs	r5, #4
    65a8:	9520      	str	r5, [sp, #128]	; 0x80
    65aa:	2400      	movs	r4, #0
    65ac:	9820      	ldr	r0, [sp, #128]	; 0x80
    65ae:	3802      	subs	r0, #2
    65b0:	2803      	cmp	r0, #3
    65b2:	d823      	bhi.n	65fc <_dtoa_r+0x264>
    65b4:	f001 ff52 	bl	845c <__gnu_thumb1_case_uqi>
    65b8:	04020e06 	.word	0x04020e06
    65bc:	2501      	movs	r5, #1
    65be:	e002      	b.n	65c6 <_dtoa_r+0x22e>
    65c0:	2501      	movs	r5, #1
    65c2:	e008      	b.n	65d6 <_dtoa_r+0x23e>
    65c4:	2500      	movs	r5, #0
    65c6:	9510      	str	r5, [sp, #64]	; 0x40
    65c8:	9d21      	ldr	r5, [sp, #132]	; 0x84
    65ca:	2d00      	cmp	r5, #0
    65cc:	dd1f      	ble.n	660e <_dtoa_r+0x276>
    65ce:	950c      	str	r5, [sp, #48]	; 0x30
    65d0:	9508      	str	r5, [sp, #32]
    65d2:	e009      	b.n	65e8 <_dtoa_r+0x250>
    65d4:	2500      	movs	r5, #0
    65d6:	9510      	str	r5, [sp, #64]	; 0x40
    65d8:	9806      	ldr	r0, [sp, #24]
    65da:	9d21      	ldr	r5, [sp, #132]	; 0x84
    65dc:	182d      	adds	r5, r5, r0
    65de:	950c      	str	r5, [sp, #48]	; 0x30
    65e0:	3501      	adds	r5, #1
    65e2:	9508      	str	r5, [sp, #32]
    65e4:	2d00      	cmp	r5, #0
    65e6:	dd18      	ble.n	661a <_dtoa_r+0x282>
    65e8:	1c2b      	adds	r3, r5, #0
    65ea:	e017      	b.n	661c <_dtoa_r+0x284>
    65ec:	4263      	negs	r3, r4
    65ee:	2500      	movs	r5, #0
    65f0:	930c      	str	r3, [sp, #48]	; 0x30
    65f2:	9308      	str	r3, [sp, #32]
    65f4:	9520      	str	r5, [sp, #128]	; 0x80
    65f6:	9410      	str	r4, [sp, #64]	; 0x40
    65f8:	2312      	movs	r3, #18
    65fa:	e006      	b.n	660a <_dtoa_r+0x272>
    65fc:	2501      	movs	r5, #1
    65fe:	426b      	negs	r3, r5
    6600:	9510      	str	r5, [sp, #64]	; 0x40
    6602:	930c      	str	r3, [sp, #48]	; 0x30
    6604:	9308      	str	r3, [sp, #32]
    6606:	2500      	movs	r5, #0
    6608:	2312      	movs	r3, #18
    660a:	9521      	str	r5, [sp, #132]	; 0x84
    660c:	e006      	b.n	661c <_dtoa_r+0x284>
    660e:	2501      	movs	r5, #1
    6610:	950c      	str	r5, [sp, #48]	; 0x30
    6612:	9508      	str	r5, [sp, #32]
    6614:	1c2b      	adds	r3, r5, #0
    6616:	9521      	str	r5, [sp, #132]	; 0x84
    6618:	e000      	b.n	661c <_dtoa_r+0x284>
    661a:	2301      	movs	r3, #1
    661c:	9807      	ldr	r0, [sp, #28]
    661e:	2200      	movs	r2, #0
    6620:	6a45      	ldr	r5, [r0, #36]	; 0x24
    6622:	606a      	str	r2, [r5, #4]
    6624:	2204      	movs	r2, #4
    6626:	1c10      	adds	r0, r2, #0
    6628:	3014      	adds	r0, #20
    662a:	6869      	ldr	r1, [r5, #4]
    662c:	4298      	cmp	r0, r3
    662e:	d803      	bhi.n	6638 <_dtoa_r+0x2a0>
    6630:	3101      	adds	r1, #1
    6632:	6069      	str	r1, [r5, #4]
    6634:	0052      	lsls	r2, r2, #1
    6636:	e7f6      	b.n	6626 <_dtoa_r+0x28e>
    6638:	9807      	ldr	r0, [sp, #28]
    663a:	f001 f980 	bl	793e <_Balloc>
    663e:	6028      	str	r0, [r5, #0]
    6640:	9d07      	ldr	r5, [sp, #28]
    6642:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    6644:	9d08      	ldr	r5, [sp, #32]
    6646:	681b      	ldr	r3, [r3, #0]
    6648:	930b      	str	r3, [sp, #44]	; 0x2c
    664a:	2d0e      	cmp	r5, #14
    664c:	d900      	bls.n	6650 <_dtoa_r+0x2b8>
    664e:	e187      	b.n	6960 <_dtoa_r+0x5c8>
    6650:	2c00      	cmp	r4, #0
    6652:	d100      	bne.n	6656 <_dtoa_r+0x2be>
    6654:	e184      	b.n	6960 <_dtoa_r+0x5c8>
    6656:	9c04      	ldr	r4, [sp, #16]
    6658:	9d05      	ldr	r5, [sp, #20]
    665a:	9414      	str	r4, [sp, #80]	; 0x50
    665c:	9515      	str	r5, [sp, #84]	; 0x54
    665e:	9d06      	ldr	r5, [sp, #24]
    6660:	2d00      	cmp	r5, #0
    6662:	dd61      	ble.n	6728 <_dtoa_r+0x390>
    6664:	1c2a      	adds	r2, r5, #0
    6666:	230f      	movs	r3, #15
    6668:	401a      	ands	r2, r3
    666a:	492d      	ldr	r1, [pc, #180]	; (6720 <_dtoa_r+0x388>)
    666c:	00d2      	lsls	r2, r2, #3
    666e:	188a      	adds	r2, r1, r2
    6670:	6814      	ldr	r4, [r2, #0]
    6672:	6855      	ldr	r5, [r2, #4]
    6674:	940e      	str	r4, [sp, #56]	; 0x38
    6676:	950f      	str	r5, [sp, #60]	; 0x3c
    6678:	9d06      	ldr	r5, [sp, #24]
    667a:	4c2a      	ldr	r4, [pc, #168]	; (6724 <_dtoa_r+0x38c>)
    667c:	112f      	asrs	r7, r5, #4
    667e:	2502      	movs	r5, #2
    6680:	06f8      	lsls	r0, r7, #27
    6682:	d517      	bpl.n	66b4 <_dtoa_r+0x31c>
    6684:	401f      	ands	r7, r3
    6686:	9814      	ldr	r0, [sp, #80]	; 0x50
    6688:	9915      	ldr	r1, [sp, #84]	; 0x54
    668a:	6a22      	ldr	r2, [r4, #32]
    668c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    668e:	f002 fe45 	bl	931c <__aeabi_ddiv>
    6692:	2503      	movs	r5, #3
    6694:	9004      	str	r0, [sp, #16]
    6696:	9105      	str	r1, [sp, #20]
    6698:	e00c      	b.n	66b4 <_dtoa_r+0x31c>
    669a:	07f9      	lsls	r1, r7, #31
    669c:	d508      	bpl.n	66b0 <_dtoa_r+0x318>
    669e:	980e      	ldr	r0, [sp, #56]	; 0x38
    66a0:	990f      	ldr	r1, [sp, #60]	; 0x3c
    66a2:	6822      	ldr	r2, [r4, #0]
    66a4:	6863      	ldr	r3, [r4, #4]
    66a6:	f003 faa3 	bl	9bf0 <__aeabi_dmul>
    66aa:	900e      	str	r0, [sp, #56]	; 0x38
    66ac:	910f      	str	r1, [sp, #60]	; 0x3c
    66ae:	3501      	adds	r5, #1
    66b0:	107f      	asrs	r7, r7, #1
    66b2:	3408      	adds	r4, #8
    66b4:	2f00      	cmp	r7, #0
    66b6:	d1f0      	bne.n	669a <_dtoa_r+0x302>
    66b8:	9804      	ldr	r0, [sp, #16]
    66ba:	9905      	ldr	r1, [sp, #20]
    66bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    66be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    66c0:	f002 fe2c 	bl	931c <__aeabi_ddiv>
    66c4:	e04e      	b.n	6764 <_dtoa_r+0x3cc>
    66c6:	46c0      	nop			; (mov r8, r8)
	...
    66d4:	3ff80000 	.word	0x3ff80000
    66d8:	636f4361 	.word	0x636f4361
    66dc:	3fd287a7 	.word	0x3fd287a7
    66e0:	8b60c8b3 	.word	0x8b60c8b3
    66e4:	3fc68a28 	.word	0x3fc68a28
    66e8:	509f79fb 	.word	0x509f79fb
    66ec:	3fd34413 	.word	0x3fd34413
    66f0:	7ff00000 	.word	0x7ff00000
    66f4:	0000270f 	.word	0x0000270f
    66f8:	0000c7a7 	.word	0x0000c7a7
    66fc:	0000c79e 	.word	0x0000c79e
    6700:	0000c67a 	.word	0x0000c67a
    6704:	3ff00000 	.word	0x3ff00000
    6708:	fffffc01 	.word	0xfffffc01
    670c:	fffffbef 	.word	0xfffffbef
    6710:	00000412 	.word	0x00000412
    6714:	fffffc0e 	.word	0xfffffc0e
    6718:	fffffbee 	.word	0xfffffbee
    671c:	fe100000 	.word	0xfe100000
    6720:	0000c818 	.word	0x0000c818
    6724:	0000c8e0 	.word	0x0000c8e0
    6728:	9c06      	ldr	r4, [sp, #24]
    672a:	2502      	movs	r5, #2
    672c:	4267      	negs	r7, r4
    672e:	2f00      	cmp	r7, #0
    6730:	d01a      	beq.n	6768 <_dtoa_r+0x3d0>
    6732:	230f      	movs	r3, #15
    6734:	403b      	ands	r3, r7
    6736:	4acc      	ldr	r2, [pc, #816]	; (6a68 <_dtoa_r+0x6d0>)
    6738:	00db      	lsls	r3, r3, #3
    673a:	18d3      	adds	r3, r2, r3
    673c:	9814      	ldr	r0, [sp, #80]	; 0x50
    673e:	9915      	ldr	r1, [sp, #84]	; 0x54
    6740:	681a      	ldr	r2, [r3, #0]
    6742:	685b      	ldr	r3, [r3, #4]
    6744:	f003 fa54 	bl	9bf0 <__aeabi_dmul>
    6748:	4ec8      	ldr	r6, [pc, #800]	; (6a6c <_dtoa_r+0x6d4>)
    674a:	113f      	asrs	r7, r7, #4
    674c:	2f00      	cmp	r7, #0
    674e:	d009      	beq.n	6764 <_dtoa_r+0x3cc>
    6750:	07fa      	lsls	r2, r7, #31
    6752:	d504      	bpl.n	675e <_dtoa_r+0x3c6>
    6754:	6832      	ldr	r2, [r6, #0]
    6756:	6873      	ldr	r3, [r6, #4]
    6758:	3501      	adds	r5, #1
    675a:	f003 fa49 	bl	9bf0 <__aeabi_dmul>
    675e:	107f      	asrs	r7, r7, #1
    6760:	3608      	adds	r6, #8
    6762:	e7f3      	b.n	674c <_dtoa_r+0x3b4>
    6764:	9004      	str	r0, [sp, #16]
    6766:	9105      	str	r1, [sp, #20]
    6768:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    676a:	2c00      	cmp	r4, #0
    676c:	d01e      	beq.n	67ac <_dtoa_r+0x414>
    676e:	9e04      	ldr	r6, [sp, #16]
    6770:	9f05      	ldr	r7, [sp, #20]
    6772:	4bb4      	ldr	r3, [pc, #720]	; (6a44 <_dtoa_r+0x6ac>)
    6774:	4ab2      	ldr	r2, [pc, #712]	; (6a40 <_dtoa_r+0x6a8>)
    6776:	1c30      	adds	r0, r6, #0
    6778:	1c39      	adds	r1, r7, #0
    677a:	f001 ff3f 	bl	85fc <__aeabi_dcmplt>
    677e:	2800      	cmp	r0, #0
    6780:	d014      	beq.n	67ac <_dtoa_r+0x414>
    6782:	9c08      	ldr	r4, [sp, #32]
    6784:	2c00      	cmp	r4, #0
    6786:	d011      	beq.n	67ac <_dtoa_r+0x414>
    6788:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    678a:	2c00      	cmp	r4, #0
    678c:	dc00      	bgt.n	6790 <_dtoa_r+0x3f8>
    678e:	e0e3      	b.n	6958 <_dtoa_r+0x5c0>
    6790:	9c06      	ldr	r4, [sp, #24]
    6792:	1c30      	adds	r0, r6, #0
    6794:	3c01      	subs	r4, #1
    6796:	1c39      	adds	r1, r7, #0
    6798:	4aab      	ldr	r2, [pc, #684]	; (6a48 <_dtoa_r+0x6b0>)
    679a:	4bac      	ldr	r3, [pc, #688]	; (6a4c <_dtoa_r+0x6b4>)
    679c:	9411      	str	r4, [sp, #68]	; 0x44
    679e:	f003 fa27 	bl	9bf0 <__aeabi_dmul>
    67a2:	3501      	adds	r5, #1
    67a4:	9004      	str	r0, [sp, #16]
    67a6:	9105      	str	r1, [sp, #20]
    67a8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    67aa:	e002      	b.n	67b2 <_dtoa_r+0x41a>
    67ac:	9c06      	ldr	r4, [sp, #24]
    67ae:	9411      	str	r4, [sp, #68]	; 0x44
    67b0:	9c08      	ldr	r4, [sp, #32]
    67b2:	1c28      	adds	r0, r5, #0
    67b4:	9e04      	ldr	r6, [sp, #16]
    67b6:	9f05      	ldr	r7, [sp, #20]
    67b8:	940e      	str	r4, [sp, #56]	; 0x38
    67ba:	f004 f811 	bl	a7e0 <__aeabi_i2d>
    67be:	1c32      	adds	r2, r6, #0
    67c0:	1c3b      	adds	r3, r7, #0
    67c2:	f003 fa15 	bl	9bf0 <__aeabi_dmul>
    67c6:	4aa2      	ldr	r2, [pc, #648]	; (6a50 <_dtoa_r+0x6b8>)
    67c8:	4ba2      	ldr	r3, [pc, #648]	; (6a54 <_dtoa_r+0x6bc>)
    67ca:	f002 fa85 	bl	8cd8 <__aeabi_dadd>
    67ce:	1c04      	adds	r4, r0, #0
    67d0:	48a7      	ldr	r0, [pc, #668]	; (6a70 <_dtoa_r+0x6d8>)
    67d2:	1808      	adds	r0, r1, r0
    67d4:	990e      	ldr	r1, [sp, #56]	; 0x38
    67d6:	9004      	str	r0, [sp, #16]
    67d8:	1c05      	adds	r5, r0, #0
    67da:	2900      	cmp	r1, #0
    67dc:	d11b      	bne.n	6816 <_dtoa_r+0x47e>
    67de:	4a9e      	ldr	r2, [pc, #632]	; (6a58 <_dtoa_r+0x6c0>)
    67e0:	4b9e      	ldr	r3, [pc, #632]	; (6a5c <_dtoa_r+0x6c4>)
    67e2:	1c30      	adds	r0, r6, #0
    67e4:	1c39      	adds	r1, r7, #0
    67e6:	f003 fc93 	bl	a110 <__aeabi_dsub>
    67ea:	1c22      	adds	r2, r4, #0
    67ec:	9b04      	ldr	r3, [sp, #16]
    67ee:	1c06      	adds	r6, r0, #0
    67f0:	1c0f      	adds	r7, r1, #0
    67f2:	f001 ff17 	bl	8624 <__aeabi_dcmpgt>
    67f6:	2800      	cmp	r0, #0
    67f8:	d000      	beq.n	67fc <_dtoa_r+0x464>
    67fa:	e25c      	b.n	6cb6 <_dtoa_r+0x91e>
    67fc:	1c22      	adds	r2, r4, #0
    67fe:	2580      	movs	r5, #128	; 0x80
    6800:	9c04      	ldr	r4, [sp, #16]
    6802:	062d      	lsls	r5, r5, #24
    6804:	1c30      	adds	r0, r6, #0
    6806:	1c39      	adds	r1, r7, #0
    6808:	1963      	adds	r3, r4, r5
    680a:	f001 fef7 	bl	85fc <__aeabi_dcmplt>
    680e:	2800      	cmp	r0, #0
    6810:	d000      	beq.n	6814 <_dtoa_r+0x47c>
    6812:	e247      	b.n	6ca4 <_dtoa_r+0x90c>
    6814:	e0a0      	b.n	6958 <_dtoa_r+0x5c0>
    6816:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6818:	4b93      	ldr	r3, [pc, #588]	; (6a68 <_dtoa_r+0x6d0>)
    681a:	3a01      	subs	r2, #1
    681c:	9810      	ldr	r0, [sp, #64]	; 0x40
    681e:	00d2      	lsls	r2, r2, #3
    6820:	189b      	adds	r3, r3, r2
    6822:	2800      	cmp	r0, #0
    6824:	d049      	beq.n	68ba <_dtoa_r+0x522>
    6826:	681a      	ldr	r2, [r3, #0]
    6828:	685b      	ldr	r3, [r3, #4]
    682a:	488d      	ldr	r0, [pc, #564]	; (6a60 <_dtoa_r+0x6c8>)
    682c:	498d      	ldr	r1, [pc, #564]	; (6a64 <_dtoa_r+0x6cc>)
    682e:	f002 fd75 	bl	931c <__aeabi_ddiv>
    6832:	1c2b      	adds	r3, r5, #0
    6834:	1c22      	adds	r2, r4, #0
    6836:	f003 fc6b 	bl	a110 <__aeabi_dsub>
    683a:	9004      	str	r0, [sp, #16]
    683c:	9105      	str	r1, [sp, #20]
    683e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6840:	1c39      	adds	r1, r7, #0
    6842:	1c30      	adds	r0, r6, #0
    6844:	f003 ff98 	bl	a778 <__aeabi_d2iz>
    6848:	1c04      	adds	r4, r0, #0
    684a:	f003 ffc9 	bl	a7e0 <__aeabi_i2d>
    684e:	1c02      	adds	r2, r0, #0
    6850:	1c0b      	adds	r3, r1, #0
    6852:	1c30      	adds	r0, r6, #0
    6854:	1c39      	adds	r1, r7, #0
    6856:	f003 fc5b 	bl	a110 <__aeabi_dsub>
    685a:	3501      	adds	r5, #1
    685c:	1e6b      	subs	r3, r5, #1
    685e:	3430      	adds	r4, #48	; 0x30
    6860:	701c      	strb	r4, [r3, #0]
    6862:	9a04      	ldr	r2, [sp, #16]
    6864:	9b05      	ldr	r3, [sp, #20]
    6866:	1c06      	adds	r6, r0, #0
    6868:	1c0f      	adds	r7, r1, #0
    686a:	f001 fec7 	bl	85fc <__aeabi_dcmplt>
    686e:	2800      	cmp	r0, #0
    6870:	d000      	beq.n	6874 <_dtoa_r+0x4dc>
    6872:	e353      	b.n	6f1c <_dtoa_r+0xb84>
    6874:	1c32      	adds	r2, r6, #0
    6876:	1c3b      	adds	r3, r7, #0
    6878:	4972      	ldr	r1, [pc, #456]	; (6a44 <_dtoa_r+0x6ac>)
    687a:	4871      	ldr	r0, [pc, #452]	; (6a40 <_dtoa_r+0x6a8>)
    687c:	f003 fc48 	bl	a110 <__aeabi_dsub>
    6880:	9a04      	ldr	r2, [sp, #16]
    6882:	9b05      	ldr	r3, [sp, #20]
    6884:	f001 feba 	bl	85fc <__aeabi_dcmplt>
    6888:	2800      	cmp	r0, #0
    688a:	d000      	beq.n	688e <_dtoa_r+0x4f6>
    688c:	e0cb      	b.n	6a26 <_dtoa_r+0x68e>
    688e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6890:	1b2b      	subs	r3, r5, r4
    6892:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    6894:	42a3      	cmp	r3, r4
    6896:	da5f      	bge.n	6958 <_dtoa_r+0x5c0>
    6898:	9804      	ldr	r0, [sp, #16]
    689a:	9905      	ldr	r1, [sp, #20]
    689c:	4a6a      	ldr	r2, [pc, #424]	; (6a48 <_dtoa_r+0x6b0>)
    689e:	4b6b      	ldr	r3, [pc, #428]	; (6a4c <_dtoa_r+0x6b4>)
    68a0:	f003 f9a6 	bl	9bf0 <__aeabi_dmul>
    68a4:	4a68      	ldr	r2, [pc, #416]	; (6a48 <_dtoa_r+0x6b0>)
    68a6:	4b69      	ldr	r3, [pc, #420]	; (6a4c <_dtoa_r+0x6b4>)
    68a8:	9004      	str	r0, [sp, #16]
    68aa:	9105      	str	r1, [sp, #20]
    68ac:	1c30      	adds	r0, r6, #0
    68ae:	1c39      	adds	r1, r7, #0
    68b0:	f003 f99e 	bl	9bf0 <__aeabi_dmul>
    68b4:	1c06      	adds	r6, r0, #0
    68b6:	1c0f      	adds	r7, r1, #0
    68b8:	e7c2      	b.n	6840 <_dtoa_r+0x4a8>
    68ba:	6818      	ldr	r0, [r3, #0]
    68bc:	6859      	ldr	r1, [r3, #4]
    68be:	1c22      	adds	r2, r4, #0
    68c0:	1c2b      	adds	r3, r5, #0
    68c2:	f003 f995 	bl	9bf0 <__aeabi_dmul>
    68c6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    68c8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    68ca:	9004      	str	r0, [sp, #16]
    68cc:	9105      	str	r1, [sp, #20]
    68ce:	1965      	adds	r5, r4, r5
    68d0:	9517      	str	r5, [sp, #92]	; 0x5c
    68d2:	1c39      	adds	r1, r7, #0
    68d4:	1c30      	adds	r0, r6, #0
    68d6:	f003 ff4f 	bl	a778 <__aeabi_d2iz>
    68da:	1c05      	adds	r5, r0, #0
    68dc:	f003 ff80 	bl	a7e0 <__aeabi_i2d>
    68e0:	1c02      	adds	r2, r0, #0
    68e2:	1c0b      	adds	r3, r1, #0
    68e4:	1c30      	adds	r0, r6, #0
    68e6:	1c39      	adds	r1, r7, #0
    68e8:	f003 fc12 	bl	a110 <__aeabi_dsub>
    68ec:	3530      	adds	r5, #48	; 0x30
    68ee:	7025      	strb	r5, [r4, #0]
    68f0:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    68f2:	3401      	adds	r4, #1
    68f4:	1c06      	adds	r6, r0, #0
    68f6:	1c0f      	adds	r7, r1, #0
    68f8:	42ac      	cmp	r4, r5
    68fa:	d126      	bne.n	694a <_dtoa_r+0x5b2>
    68fc:	980e      	ldr	r0, [sp, #56]	; 0x38
    68fe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6900:	4a57      	ldr	r2, [pc, #348]	; (6a60 <_dtoa_r+0x6c8>)
    6902:	4b58      	ldr	r3, [pc, #352]	; (6a64 <_dtoa_r+0x6cc>)
    6904:	1825      	adds	r5, r4, r0
    6906:	9804      	ldr	r0, [sp, #16]
    6908:	9905      	ldr	r1, [sp, #20]
    690a:	f002 f9e5 	bl	8cd8 <__aeabi_dadd>
    690e:	1c02      	adds	r2, r0, #0
    6910:	1c0b      	adds	r3, r1, #0
    6912:	1c30      	adds	r0, r6, #0
    6914:	1c39      	adds	r1, r7, #0
    6916:	f001 fe85 	bl	8624 <__aeabi_dcmpgt>
    691a:	2800      	cmp	r0, #0
    691c:	d000      	beq.n	6920 <_dtoa_r+0x588>
    691e:	e082      	b.n	6a26 <_dtoa_r+0x68e>
    6920:	9a04      	ldr	r2, [sp, #16]
    6922:	9b05      	ldr	r3, [sp, #20]
    6924:	484e      	ldr	r0, [pc, #312]	; (6a60 <_dtoa_r+0x6c8>)
    6926:	494f      	ldr	r1, [pc, #316]	; (6a64 <_dtoa_r+0x6cc>)
    6928:	f003 fbf2 	bl	a110 <__aeabi_dsub>
    692c:	1c02      	adds	r2, r0, #0
    692e:	1c0b      	adds	r3, r1, #0
    6930:	1c30      	adds	r0, r6, #0
    6932:	1c39      	adds	r1, r7, #0
    6934:	f001 fe62 	bl	85fc <__aeabi_dcmplt>
    6938:	2800      	cmp	r0, #0
    693a:	d00d      	beq.n	6958 <_dtoa_r+0x5c0>
    693c:	1e6b      	subs	r3, r5, #1
    693e:	781a      	ldrb	r2, [r3, #0]
    6940:	2a30      	cmp	r2, #48	; 0x30
    6942:	d000      	beq.n	6946 <_dtoa_r+0x5ae>
    6944:	e2ea      	b.n	6f1c <_dtoa_r+0xb84>
    6946:	1c1d      	adds	r5, r3, #0
    6948:	e7f8      	b.n	693c <_dtoa_r+0x5a4>
    694a:	4a3f      	ldr	r2, [pc, #252]	; (6a48 <_dtoa_r+0x6b0>)
    694c:	4b3f      	ldr	r3, [pc, #252]	; (6a4c <_dtoa_r+0x6b4>)
    694e:	f003 f94f 	bl	9bf0 <__aeabi_dmul>
    6952:	1c06      	adds	r6, r0, #0
    6954:	1c0f      	adds	r7, r1, #0
    6956:	e7bc      	b.n	68d2 <_dtoa_r+0x53a>
    6958:	9c14      	ldr	r4, [sp, #80]	; 0x50
    695a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    695c:	9404      	str	r4, [sp, #16]
    695e:	9505      	str	r5, [sp, #20]
    6960:	9b19      	ldr	r3, [sp, #100]	; 0x64
    6962:	2b00      	cmp	r3, #0
    6964:	da00      	bge.n	6968 <_dtoa_r+0x5d0>
    6966:	e09f      	b.n	6aa8 <_dtoa_r+0x710>
    6968:	9d06      	ldr	r5, [sp, #24]
    696a:	2d0e      	cmp	r5, #14
    696c:	dd00      	ble.n	6970 <_dtoa_r+0x5d8>
    696e:	e09b      	b.n	6aa8 <_dtoa_r+0x710>
    6970:	4a3d      	ldr	r2, [pc, #244]	; (6a68 <_dtoa_r+0x6d0>)
    6972:	00eb      	lsls	r3, r5, #3
    6974:	18d3      	adds	r3, r2, r3
    6976:	681c      	ldr	r4, [r3, #0]
    6978:	685d      	ldr	r5, [r3, #4]
    697a:	9402      	str	r4, [sp, #8]
    697c:	9503      	str	r5, [sp, #12]
    697e:	9d21      	ldr	r5, [sp, #132]	; 0x84
    6980:	2d00      	cmp	r5, #0
    6982:	da14      	bge.n	69ae <_dtoa_r+0x616>
    6984:	9c08      	ldr	r4, [sp, #32]
    6986:	2c00      	cmp	r4, #0
    6988:	dc11      	bgt.n	69ae <_dtoa_r+0x616>
    698a:	d000      	beq.n	698e <_dtoa_r+0x5f6>
    698c:	e18c      	b.n	6ca8 <_dtoa_r+0x910>
    698e:	4a32      	ldr	r2, [pc, #200]	; (6a58 <_dtoa_r+0x6c0>)
    6990:	4b32      	ldr	r3, [pc, #200]	; (6a5c <_dtoa_r+0x6c4>)
    6992:	9802      	ldr	r0, [sp, #8]
    6994:	9903      	ldr	r1, [sp, #12]
    6996:	f003 f92b 	bl	9bf0 <__aeabi_dmul>
    699a:	9a04      	ldr	r2, [sp, #16]
    699c:	9b05      	ldr	r3, [sp, #20]
    699e:	f001 fe4b 	bl	8638 <__aeabi_dcmpge>
    69a2:	9f08      	ldr	r7, [sp, #32]
    69a4:	1c3e      	adds	r6, r7, #0
    69a6:	2800      	cmp	r0, #0
    69a8:	d000      	beq.n	69ac <_dtoa_r+0x614>
    69aa:	e17f      	b.n	6cac <_dtoa_r+0x914>
    69ac:	e187      	b.n	6cbe <_dtoa_r+0x926>
    69ae:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    69b0:	9e04      	ldr	r6, [sp, #16]
    69b2:	9f05      	ldr	r7, [sp, #20]
    69b4:	9a02      	ldr	r2, [sp, #8]
    69b6:	9b03      	ldr	r3, [sp, #12]
    69b8:	1c30      	adds	r0, r6, #0
    69ba:	1c39      	adds	r1, r7, #0
    69bc:	f002 fcae 	bl	931c <__aeabi_ddiv>
    69c0:	f003 feda 	bl	a778 <__aeabi_d2iz>
    69c4:	1c04      	adds	r4, r0, #0
    69c6:	f003 ff0b 	bl	a7e0 <__aeabi_i2d>
    69ca:	9a02      	ldr	r2, [sp, #8]
    69cc:	9b03      	ldr	r3, [sp, #12]
    69ce:	f003 f90f 	bl	9bf0 <__aeabi_dmul>
    69d2:	1c02      	adds	r2, r0, #0
    69d4:	1c0b      	adds	r3, r1, #0
    69d6:	1c30      	adds	r0, r6, #0
    69d8:	1c39      	adds	r1, r7, #0
    69da:	f003 fb99 	bl	a110 <__aeabi_dsub>
    69de:	3501      	adds	r5, #1
    69e0:	1c02      	adds	r2, r0, #0
    69e2:	1c20      	adds	r0, r4, #0
    69e4:	3030      	adds	r0, #48	; 0x30
    69e6:	1c0b      	adds	r3, r1, #0
    69e8:	1e69      	subs	r1, r5, #1
    69ea:	7008      	strb	r0, [r1, #0]
    69ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
    69ee:	1a29      	subs	r1, r5, r0
    69f0:	9808      	ldr	r0, [sp, #32]
    69f2:	4281      	cmp	r1, r0
    69f4:	d148      	bne.n	6a88 <_dtoa_r+0x6f0>
    69f6:	1c10      	adds	r0, r2, #0
    69f8:	1c19      	adds	r1, r3, #0
    69fa:	f002 f96d 	bl	8cd8 <__aeabi_dadd>
    69fe:	9a02      	ldr	r2, [sp, #8]
    6a00:	9b03      	ldr	r3, [sp, #12]
    6a02:	1c06      	adds	r6, r0, #0
    6a04:	1c0f      	adds	r7, r1, #0
    6a06:	f001 fe0d 	bl	8624 <__aeabi_dcmpgt>
    6a0a:	2800      	cmp	r0, #0
    6a0c:	d10d      	bne.n	6a2a <_dtoa_r+0x692>
    6a0e:	1c30      	adds	r0, r6, #0
    6a10:	1c39      	adds	r1, r7, #0
    6a12:	9a02      	ldr	r2, [sp, #8]
    6a14:	9b03      	ldr	r3, [sp, #12]
    6a16:	f001 fdeb 	bl	85f0 <__aeabi_dcmpeq>
    6a1a:	2800      	cmp	r0, #0
    6a1c:	d100      	bne.n	6a20 <_dtoa_r+0x688>
    6a1e:	e27f      	b.n	6f20 <_dtoa_r+0xb88>
    6a20:	07e1      	lsls	r1, r4, #31
    6a22:	d402      	bmi.n	6a2a <_dtoa_r+0x692>
    6a24:	e27c      	b.n	6f20 <_dtoa_r+0xb88>
    6a26:	9c11      	ldr	r4, [sp, #68]	; 0x44
    6a28:	9406      	str	r4, [sp, #24]
    6a2a:	1e6b      	subs	r3, r5, #1
    6a2c:	781a      	ldrb	r2, [r3, #0]
    6a2e:	2a39      	cmp	r2, #57	; 0x39
    6a30:	d126      	bne.n	6a80 <_dtoa_r+0x6e8>
    6a32:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6a34:	42a3      	cmp	r3, r4
    6a36:	d01d      	beq.n	6a74 <_dtoa_r+0x6dc>
    6a38:	1c1d      	adds	r5, r3, #0
    6a3a:	e7f6      	b.n	6a2a <_dtoa_r+0x692>
    6a3c:	46c0      	nop			; (mov r8, r8)
    6a3e:	46c0      	nop			; (mov r8, r8)
    6a40:	00000000 	.word	0x00000000
    6a44:	3ff00000 	.word	0x3ff00000
    6a48:	00000000 	.word	0x00000000
    6a4c:	40240000 	.word	0x40240000
    6a50:	00000000 	.word	0x00000000
    6a54:	401c0000 	.word	0x401c0000
    6a58:	00000000 	.word	0x00000000
    6a5c:	40140000 	.word	0x40140000
    6a60:	00000000 	.word	0x00000000
    6a64:	3fe00000 	.word	0x3fe00000
    6a68:	0000c818 	.word	0x0000c818
    6a6c:	0000c8e0 	.word	0x0000c8e0
    6a70:	fcc00000 	.word	0xfcc00000
    6a74:	9c06      	ldr	r4, [sp, #24]
    6a76:	2230      	movs	r2, #48	; 0x30
    6a78:	3401      	adds	r4, #1
    6a7a:	9406      	str	r4, [sp, #24]
    6a7c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6a7e:	7022      	strb	r2, [r4, #0]
    6a80:	781a      	ldrb	r2, [r3, #0]
    6a82:	3201      	adds	r2, #1
    6a84:	701a      	strb	r2, [r3, #0]
    6a86:	e24b      	b.n	6f20 <_dtoa_r+0xb88>
    6a88:	1c10      	adds	r0, r2, #0
    6a8a:	1c19      	adds	r1, r3, #0
    6a8c:	4bc9      	ldr	r3, [pc, #804]	; (6db4 <_dtoa_r+0xa1c>)
    6a8e:	4ac8      	ldr	r2, [pc, #800]	; (6db0 <_dtoa_r+0xa18>)
    6a90:	f003 f8ae 	bl	9bf0 <__aeabi_dmul>
    6a94:	4ac8      	ldr	r2, [pc, #800]	; (6db8 <_dtoa_r+0xa20>)
    6a96:	4bc9      	ldr	r3, [pc, #804]	; (6dbc <_dtoa_r+0xa24>)
    6a98:	1c06      	adds	r6, r0, #0
    6a9a:	1c0f      	adds	r7, r1, #0
    6a9c:	f001 fda8 	bl	85f0 <__aeabi_dcmpeq>
    6aa0:	2800      	cmp	r0, #0
    6aa2:	d100      	bne.n	6aa6 <_dtoa_r+0x70e>
    6aa4:	e786      	b.n	69b4 <_dtoa_r+0x61c>
    6aa6:	e23b      	b.n	6f20 <_dtoa_r+0xb88>
    6aa8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6aaa:	2d00      	cmp	r5, #0
    6aac:	d031      	beq.n	6b12 <_dtoa_r+0x77a>
    6aae:	9c20      	ldr	r4, [sp, #128]	; 0x80
    6ab0:	2c01      	cmp	r4, #1
    6ab2:	dc0b      	bgt.n	6acc <_dtoa_r+0x734>
    6ab4:	9d16      	ldr	r5, [sp, #88]	; 0x58
    6ab6:	2d00      	cmp	r5, #0
    6ab8:	d002      	beq.n	6ac0 <_dtoa_r+0x728>
    6aba:	48c1      	ldr	r0, [pc, #772]	; (6dc0 <_dtoa_r+0xa28>)
    6abc:	181b      	adds	r3, r3, r0
    6abe:	e002      	b.n	6ac6 <_dtoa_r+0x72e>
    6ac0:	9918      	ldr	r1, [sp, #96]	; 0x60
    6ac2:	2336      	movs	r3, #54	; 0x36
    6ac4:	1a5b      	subs	r3, r3, r1
    6ac6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6ac8:	9c02      	ldr	r4, [sp, #8]
    6aca:	e016      	b.n	6afa <_dtoa_r+0x762>
    6acc:	9d08      	ldr	r5, [sp, #32]
    6ace:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6ad0:	3d01      	subs	r5, #1
    6ad2:	42ac      	cmp	r4, r5
    6ad4:	db01      	blt.n	6ada <_dtoa_r+0x742>
    6ad6:	1b65      	subs	r5, r4, r5
    6ad8:	e006      	b.n	6ae8 <_dtoa_r+0x750>
    6ada:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6adc:	950d      	str	r5, [sp, #52]	; 0x34
    6ade:	1b2b      	subs	r3, r5, r4
    6ae0:	9c12      	ldr	r4, [sp, #72]	; 0x48
    6ae2:	2500      	movs	r5, #0
    6ae4:	18e4      	adds	r4, r4, r3
    6ae6:	9412      	str	r4, [sp, #72]	; 0x48
    6ae8:	9c08      	ldr	r4, [sp, #32]
    6aea:	2c00      	cmp	r4, #0
    6aec:	da03      	bge.n	6af6 <_dtoa_r+0x75e>
    6aee:	9802      	ldr	r0, [sp, #8]
    6af0:	2300      	movs	r3, #0
    6af2:	1b04      	subs	r4, r0, r4
    6af4:	e001      	b.n	6afa <_dtoa_r+0x762>
    6af6:	9c02      	ldr	r4, [sp, #8]
    6af8:	9b08      	ldr	r3, [sp, #32]
    6afa:	9902      	ldr	r1, [sp, #8]
    6afc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6afe:	18c9      	adds	r1, r1, r3
    6b00:	9102      	str	r1, [sp, #8]
    6b02:	18d2      	adds	r2, r2, r3
    6b04:	9807      	ldr	r0, [sp, #28]
    6b06:	2101      	movs	r1, #1
    6b08:	9209      	str	r2, [sp, #36]	; 0x24
    6b0a:	f001 f830 	bl	7b6e <__i2b>
    6b0e:	1c06      	adds	r6, r0, #0
    6b10:	e002      	b.n	6b18 <_dtoa_r+0x780>
    6b12:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6b14:	9c02      	ldr	r4, [sp, #8]
    6b16:	9e10      	ldr	r6, [sp, #64]	; 0x40
    6b18:	2c00      	cmp	r4, #0
    6b1a:	d00c      	beq.n	6b36 <_dtoa_r+0x79e>
    6b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6b1e:	2b00      	cmp	r3, #0
    6b20:	dd09      	ble.n	6b36 <_dtoa_r+0x79e>
    6b22:	42a3      	cmp	r3, r4
    6b24:	dd00      	ble.n	6b28 <_dtoa_r+0x790>
    6b26:	1c23      	adds	r3, r4, #0
    6b28:	9802      	ldr	r0, [sp, #8]
    6b2a:	9909      	ldr	r1, [sp, #36]	; 0x24
    6b2c:	1ac0      	subs	r0, r0, r3
    6b2e:	1ac9      	subs	r1, r1, r3
    6b30:	9002      	str	r0, [sp, #8]
    6b32:	1ae4      	subs	r4, r4, r3
    6b34:	9109      	str	r1, [sp, #36]	; 0x24
    6b36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6b38:	2a00      	cmp	r2, #0
    6b3a:	dd21      	ble.n	6b80 <_dtoa_r+0x7e8>
    6b3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6b3e:	2b00      	cmp	r3, #0
    6b40:	d018      	beq.n	6b74 <_dtoa_r+0x7dc>
    6b42:	2d00      	cmp	r5, #0
    6b44:	dd10      	ble.n	6b68 <_dtoa_r+0x7d0>
    6b46:	1c31      	adds	r1, r6, #0
    6b48:	1c2a      	adds	r2, r5, #0
    6b4a:	9807      	ldr	r0, [sp, #28]
    6b4c:	f001 f8a8 	bl	7ca0 <__pow5mult>
    6b50:	1c06      	adds	r6, r0, #0
    6b52:	1c31      	adds	r1, r6, #0
    6b54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6b56:	9807      	ldr	r0, [sp, #28]
    6b58:	f001 f812 	bl	7b80 <__multiply>
    6b5c:	990a      	ldr	r1, [sp, #40]	; 0x28
    6b5e:	1c07      	adds	r7, r0, #0
    6b60:	9807      	ldr	r0, [sp, #28]
    6b62:	f000 ff24 	bl	79ae <_Bfree>
    6b66:	970a      	str	r7, [sp, #40]	; 0x28
    6b68:	980d      	ldr	r0, [sp, #52]	; 0x34
    6b6a:	1b42      	subs	r2, r0, r5
    6b6c:	d008      	beq.n	6b80 <_dtoa_r+0x7e8>
    6b6e:	9807      	ldr	r0, [sp, #28]
    6b70:	990a      	ldr	r1, [sp, #40]	; 0x28
    6b72:	e002      	b.n	6b7a <_dtoa_r+0x7e2>
    6b74:	9807      	ldr	r0, [sp, #28]
    6b76:	990a      	ldr	r1, [sp, #40]	; 0x28
    6b78:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6b7a:	f001 f891 	bl	7ca0 <__pow5mult>
    6b7e:	900a      	str	r0, [sp, #40]	; 0x28
    6b80:	9807      	ldr	r0, [sp, #28]
    6b82:	2101      	movs	r1, #1
    6b84:	f000 fff3 	bl	7b6e <__i2b>
    6b88:	9d12      	ldr	r5, [sp, #72]	; 0x48
    6b8a:	1c07      	adds	r7, r0, #0
    6b8c:	2d00      	cmp	r5, #0
    6b8e:	dd05      	ble.n	6b9c <_dtoa_r+0x804>
    6b90:	1c39      	adds	r1, r7, #0
    6b92:	9807      	ldr	r0, [sp, #28]
    6b94:	1c2a      	adds	r2, r5, #0
    6b96:	f001 f883 	bl	7ca0 <__pow5mult>
    6b9a:	1c07      	adds	r7, r0, #0
    6b9c:	9820      	ldr	r0, [sp, #128]	; 0x80
    6b9e:	2500      	movs	r5, #0
    6ba0:	2801      	cmp	r0, #1
    6ba2:	dc10      	bgt.n	6bc6 <_dtoa_r+0x82e>
    6ba4:	9904      	ldr	r1, [sp, #16]
    6ba6:	42a9      	cmp	r1, r5
    6ba8:	d10d      	bne.n	6bc6 <_dtoa_r+0x82e>
    6baa:	9a05      	ldr	r2, [sp, #20]
    6bac:	0313      	lsls	r3, r2, #12
    6bae:	42ab      	cmp	r3, r5
    6bb0:	d109      	bne.n	6bc6 <_dtoa_r+0x82e>
    6bb2:	4b84      	ldr	r3, [pc, #528]	; (6dc4 <_dtoa_r+0xa2c>)
    6bb4:	4213      	tst	r3, r2
    6bb6:	d006      	beq.n	6bc6 <_dtoa_r+0x82e>
    6bb8:	9d02      	ldr	r5, [sp, #8]
    6bba:	3501      	adds	r5, #1
    6bbc:	9502      	str	r5, [sp, #8]
    6bbe:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6bc0:	3501      	adds	r5, #1
    6bc2:	9509      	str	r5, [sp, #36]	; 0x24
    6bc4:	2501      	movs	r5, #1
    6bc6:	9912      	ldr	r1, [sp, #72]	; 0x48
    6bc8:	2001      	movs	r0, #1
    6bca:	2900      	cmp	r1, #0
    6bcc:	d008      	beq.n	6be0 <_dtoa_r+0x848>
    6bce:	693b      	ldr	r3, [r7, #16]
    6bd0:	3303      	adds	r3, #3
    6bd2:	009b      	lsls	r3, r3, #2
    6bd4:	18fb      	adds	r3, r7, r3
    6bd6:	6858      	ldr	r0, [r3, #4]
    6bd8:	f000 ff80 	bl	7adc <__hi0bits>
    6bdc:	2320      	movs	r3, #32
    6bde:	1a18      	subs	r0, r3, r0
    6be0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6be2:	231f      	movs	r3, #31
    6be4:	1880      	adds	r0, r0, r2
    6be6:	4018      	ands	r0, r3
    6be8:	d00d      	beq.n	6c06 <_dtoa_r+0x86e>
    6bea:	2320      	movs	r3, #32
    6bec:	1a1b      	subs	r3, r3, r0
    6bee:	2b04      	cmp	r3, #4
    6bf0:	dd06      	ble.n	6c00 <_dtoa_r+0x868>
    6bf2:	231c      	movs	r3, #28
    6bf4:	1a18      	subs	r0, r3, r0
    6bf6:	9b02      	ldr	r3, [sp, #8]
    6bf8:	1824      	adds	r4, r4, r0
    6bfa:	181b      	adds	r3, r3, r0
    6bfc:	9302      	str	r3, [sp, #8]
    6bfe:	e008      	b.n	6c12 <_dtoa_r+0x87a>
    6c00:	2b04      	cmp	r3, #4
    6c02:	d008      	beq.n	6c16 <_dtoa_r+0x87e>
    6c04:	1c18      	adds	r0, r3, #0
    6c06:	9902      	ldr	r1, [sp, #8]
    6c08:	301c      	adds	r0, #28
    6c0a:	1809      	adds	r1, r1, r0
    6c0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6c0e:	9102      	str	r1, [sp, #8]
    6c10:	1824      	adds	r4, r4, r0
    6c12:	1812      	adds	r2, r2, r0
    6c14:	9209      	str	r2, [sp, #36]	; 0x24
    6c16:	9b02      	ldr	r3, [sp, #8]
    6c18:	2b00      	cmp	r3, #0
    6c1a:	dd05      	ble.n	6c28 <_dtoa_r+0x890>
    6c1c:	9807      	ldr	r0, [sp, #28]
    6c1e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6c20:	1c1a      	adds	r2, r3, #0
    6c22:	f001 f88f 	bl	7d44 <__lshift>
    6c26:	900a      	str	r0, [sp, #40]	; 0x28
    6c28:	9809      	ldr	r0, [sp, #36]	; 0x24
    6c2a:	2800      	cmp	r0, #0
    6c2c:	dd05      	ble.n	6c3a <_dtoa_r+0x8a2>
    6c2e:	1c39      	adds	r1, r7, #0
    6c30:	9807      	ldr	r0, [sp, #28]
    6c32:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6c34:	f001 f886 	bl	7d44 <__lshift>
    6c38:	1c07      	adds	r7, r0, #0
    6c3a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6c3c:	2900      	cmp	r1, #0
    6c3e:	d01b      	beq.n	6c78 <_dtoa_r+0x8e0>
    6c40:	980a      	ldr	r0, [sp, #40]	; 0x28
    6c42:	1c39      	adds	r1, r7, #0
    6c44:	f001 f8d0 	bl	7de8 <__mcmp>
    6c48:	2800      	cmp	r0, #0
    6c4a:	da15      	bge.n	6c78 <_dtoa_r+0x8e0>
    6c4c:	9a06      	ldr	r2, [sp, #24]
    6c4e:	2300      	movs	r3, #0
    6c50:	3a01      	subs	r2, #1
    6c52:	9206      	str	r2, [sp, #24]
    6c54:	9807      	ldr	r0, [sp, #28]
    6c56:	990a      	ldr	r1, [sp, #40]	; 0x28
    6c58:	220a      	movs	r2, #10
    6c5a:	f000 fec1 	bl	79e0 <__multadd>
    6c5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6c60:	900a      	str	r0, [sp, #40]	; 0x28
    6c62:	9810      	ldr	r0, [sp, #64]	; 0x40
    6c64:	9308      	str	r3, [sp, #32]
    6c66:	2800      	cmp	r0, #0
    6c68:	d006      	beq.n	6c78 <_dtoa_r+0x8e0>
    6c6a:	1c31      	adds	r1, r6, #0
    6c6c:	9807      	ldr	r0, [sp, #28]
    6c6e:	220a      	movs	r2, #10
    6c70:	2300      	movs	r3, #0
    6c72:	f000 feb5 	bl	79e0 <__multadd>
    6c76:	1c06      	adds	r6, r0, #0
    6c78:	9908      	ldr	r1, [sp, #32]
    6c7a:	2900      	cmp	r1, #0
    6c7c:	dc2a      	bgt.n	6cd4 <_dtoa_r+0x93c>
    6c7e:	9a20      	ldr	r2, [sp, #128]	; 0x80
    6c80:	2a02      	cmp	r2, #2
    6c82:	dd27      	ble.n	6cd4 <_dtoa_r+0x93c>
    6c84:	2900      	cmp	r1, #0
    6c86:	d111      	bne.n	6cac <_dtoa_r+0x914>
    6c88:	1c39      	adds	r1, r7, #0
    6c8a:	9807      	ldr	r0, [sp, #28]
    6c8c:	2205      	movs	r2, #5
    6c8e:	9b08      	ldr	r3, [sp, #32]
    6c90:	f000 fea6 	bl	79e0 <__multadd>
    6c94:	1c07      	adds	r7, r0, #0
    6c96:	1c39      	adds	r1, r7, #0
    6c98:	980a      	ldr	r0, [sp, #40]	; 0x28
    6c9a:	f001 f8a5 	bl	7de8 <__mcmp>
    6c9e:	2800      	cmp	r0, #0
    6ca0:	dc0d      	bgt.n	6cbe <_dtoa_r+0x926>
    6ca2:	e003      	b.n	6cac <_dtoa_r+0x914>
    6ca4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    6ca6:	e000      	b.n	6caa <_dtoa_r+0x912>
    6ca8:	2700      	movs	r7, #0
    6caa:	1c3e      	adds	r6, r7, #0
    6cac:	9c21      	ldr	r4, [sp, #132]	; 0x84
    6cae:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6cb0:	43e4      	mvns	r4, r4
    6cb2:	9406      	str	r4, [sp, #24]
    6cb4:	e00b      	b.n	6cce <_dtoa_r+0x936>
    6cb6:	9d11      	ldr	r5, [sp, #68]	; 0x44
    6cb8:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    6cba:	9506      	str	r5, [sp, #24]
    6cbc:	1c3e      	adds	r6, r7, #0
    6cbe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6cc0:	2331      	movs	r3, #49	; 0x31
    6cc2:	7023      	strb	r3, [r4, #0]
    6cc4:	9c06      	ldr	r4, [sp, #24]
    6cc6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6cc8:	3401      	adds	r4, #1
    6cca:	3501      	adds	r5, #1
    6ccc:	9406      	str	r4, [sp, #24]
    6cce:	9602      	str	r6, [sp, #8]
    6cd0:	2600      	movs	r6, #0
    6cd2:	e10f      	b.n	6ef4 <_dtoa_r+0xb5c>
    6cd4:	9810      	ldr	r0, [sp, #64]	; 0x40
    6cd6:	2800      	cmp	r0, #0
    6cd8:	d100      	bne.n	6cdc <_dtoa_r+0x944>
    6cda:	e0c5      	b.n	6e68 <_dtoa_r+0xad0>
    6cdc:	2c00      	cmp	r4, #0
    6cde:	dd05      	ble.n	6cec <_dtoa_r+0x954>
    6ce0:	1c31      	adds	r1, r6, #0
    6ce2:	9807      	ldr	r0, [sp, #28]
    6ce4:	1c22      	adds	r2, r4, #0
    6ce6:	f001 f82d 	bl	7d44 <__lshift>
    6cea:	1c06      	adds	r6, r0, #0
    6cec:	9602      	str	r6, [sp, #8]
    6cee:	2d00      	cmp	r5, #0
    6cf0:	d012      	beq.n	6d18 <_dtoa_r+0x980>
    6cf2:	6871      	ldr	r1, [r6, #4]
    6cf4:	9807      	ldr	r0, [sp, #28]
    6cf6:	f000 fe22 	bl	793e <_Balloc>
    6cfa:	6932      	ldr	r2, [r6, #16]
    6cfc:	1c31      	adds	r1, r6, #0
    6cfe:	3202      	adds	r2, #2
    6d00:	1c04      	adds	r4, r0, #0
    6d02:	0092      	lsls	r2, r2, #2
    6d04:	310c      	adds	r1, #12
    6d06:	300c      	adds	r0, #12
    6d08:	f7fd fc84 	bl	4614 <memcpy>
    6d0c:	9807      	ldr	r0, [sp, #28]
    6d0e:	1c21      	adds	r1, r4, #0
    6d10:	2201      	movs	r2, #1
    6d12:	f001 f817 	bl	7d44 <__lshift>
    6d16:	9002      	str	r0, [sp, #8]
    6d18:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6d1a:	9d08      	ldr	r5, [sp, #32]
    6d1c:	1c23      	adds	r3, r4, #0
    6d1e:	3b01      	subs	r3, #1
    6d20:	195b      	adds	r3, r3, r5
    6d22:	9409      	str	r4, [sp, #36]	; 0x24
    6d24:	9310      	str	r3, [sp, #64]	; 0x40
    6d26:	1c39      	adds	r1, r7, #0
    6d28:	980a      	ldr	r0, [sp, #40]	; 0x28
    6d2a:	f7ff faa9 	bl	6280 <quorem>
    6d2e:	1c31      	adds	r1, r6, #0
    6d30:	900d      	str	r0, [sp, #52]	; 0x34
    6d32:	1c04      	adds	r4, r0, #0
    6d34:	980a      	ldr	r0, [sp, #40]	; 0x28
    6d36:	f001 f857 	bl	7de8 <__mcmp>
    6d3a:	1c39      	adds	r1, r7, #0
    6d3c:	900c      	str	r0, [sp, #48]	; 0x30
    6d3e:	9a02      	ldr	r2, [sp, #8]
    6d40:	9807      	ldr	r0, [sp, #28]
    6d42:	f001 f86c 	bl	7e1e <__mdiff>
    6d46:	1c05      	adds	r5, r0, #0
    6d48:	68c0      	ldr	r0, [r0, #12]
    6d4a:	3430      	adds	r4, #48	; 0x30
    6d4c:	2800      	cmp	r0, #0
    6d4e:	d105      	bne.n	6d5c <_dtoa_r+0x9c4>
    6d50:	980a      	ldr	r0, [sp, #40]	; 0x28
    6d52:	1c29      	adds	r1, r5, #0
    6d54:	f001 f848 	bl	7de8 <__mcmp>
    6d58:	9008      	str	r0, [sp, #32]
    6d5a:	e001      	b.n	6d60 <_dtoa_r+0x9c8>
    6d5c:	2101      	movs	r1, #1
    6d5e:	9108      	str	r1, [sp, #32]
    6d60:	1c29      	adds	r1, r5, #0
    6d62:	9807      	ldr	r0, [sp, #28]
    6d64:	f000 fe23 	bl	79ae <_Bfree>
    6d68:	9b08      	ldr	r3, [sp, #32]
    6d6a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    6d6c:	432b      	orrs	r3, r5
    6d6e:	d10d      	bne.n	6d8c <_dtoa_r+0x9f4>
    6d70:	9804      	ldr	r0, [sp, #16]
    6d72:	2301      	movs	r3, #1
    6d74:	4203      	tst	r3, r0
    6d76:	d109      	bne.n	6d8c <_dtoa_r+0x9f4>
    6d78:	2c39      	cmp	r4, #57	; 0x39
    6d7a:	d044      	beq.n	6e06 <_dtoa_r+0xa6e>
    6d7c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6d7e:	2d00      	cmp	r5, #0
    6d80:	dd01      	ble.n	6d86 <_dtoa_r+0x9ee>
    6d82:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6d84:	3431      	adds	r4, #49	; 0x31
    6d86:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6d88:	3501      	adds	r5, #1
    6d8a:	e044      	b.n	6e16 <_dtoa_r+0xa7e>
    6d8c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6d8e:	2d00      	cmp	r5, #0
    6d90:	da03      	bge.n	6d9a <_dtoa_r+0xa02>
    6d92:	9d08      	ldr	r5, [sp, #32]
    6d94:	2d00      	cmp	r5, #0
    6d96:	dc17      	bgt.n	6dc8 <_dtoa_r+0xa30>
    6d98:	e028      	b.n	6dec <_dtoa_r+0xa54>
    6d9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6d9c:	9d20      	ldr	r5, [sp, #128]	; 0x80
    6d9e:	432b      	orrs	r3, r5
    6da0:	d129      	bne.n	6df6 <_dtoa_r+0xa5e>
    6da2:	9804      	ldr	r0, [sp, #16]
    6da4:	2301      	movs	r3, #1
    6da6:	4203      	tst	r3, r0
    6da8:	d125      	bne.n	6df6 <_dtoa_r+0xa5e>
    6daa:	e7f2      	b.n	6d92 <_dtoa_r+0x9fa>
    6dac:	46c0      	nop			; (mov r8, r8)
    6dae:	46c0      	nop			; (mov r8, r8)
    6db0:	00000000 	.word	0x00000000
    6db4:	40240000 	.word	0x40240000
	...
    6dc0:	00000433 	.word	0x00000433
    6dc4:	7ff00000 	.word	0x7ff00000
    6dc8:	990a      	ldr	r1, [sp, #40]	; 0x28
    6dca:	9807      	ldr	r0, [sp, #28]
    6dcc:	2201      	movs	r2, #1
    6dce:	f000 ffb9 	bl	7d44 <__lshift>
    6dd2:	1c39      	adds	r1, r7, #0
    6dd4:	900a      	str	r0, [sp, #40]	; 0x28
    6dd6:	f001 f807 	bl	7de8 <__mcmp>
    6dda:	2800      	cmp	r0, #0
    6ddc:	dc02      	bgt.n	6de4 <_dtoa_r+0xa4c>
    6dde:	d105      	bne.n	6dec <_dtoa_r+0xa54>
    6de0:	07e1      	lsls	r1, r4, #31
    6de2:	d503      	bpl.n	6dec <_dtoa_r+0xa54>
    6de4:	2c39      	cmp	r4, #57	; 0x39
    6de6:	d00e      	beq.n	6e06 <_dtoa_r+0xa6e>
    6de8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6dea:	3431      	adds	r4, #49	; 0x31
    6dec:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6dee:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6df0:	3501      	adds	r5, #1
    6df2:	7014      	strb	r4, [r2, #0]
    6df4:	e07e      	b.n	6ef4 <_dtoa_r+0xb5c>
    6df6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6df8:	3501      	adds	r5, #1
    6dfa:	950c      	str	r5, [sp, #48]	; 0x30
    6dfc:	9d08      	ldr	r5, [sp, #32]
    6dfe:	2d00      	cmp	r5, #0
    6e00:	dd0c      	ble.n	6e1c <_dtoa_r+0xa84>
    6e02:	2c39      	cmp	r4, #57	; 0x39
    6e04:	d105      	bne.n	6e12 <_dtoa_r+0xa7a>
    6e06:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6e08:	9c09      	ldr	r4, [sp, #36]	; 0x24
    6e0a:	2339      	movs	r3, #57	; 0x39
    6e0c:	3501      	adds	r5, #1
    6e0e:	7023      	strb	r3, [r4, #0]
    6e10:	e05b      	b.n	6eca <_dtoa_r+0xb32>
    6e12:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6e14:	3401      	adds	r4, #1
    6e16:	9809      	ldr	r0, [sp, #36]	; 0x24
    6e18:	7004      	strb	r4, [r0, #0]
    6e1a:	e06b      	b.n	6ef4 <_dtoa_r+0xb5c>
    6e1c:	9909      	ldr	r1, [sp, #36]	; 0x24
    6e1e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6e20:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6e22:	700c      	strb	r4, [r1, #0]
    6e24:	4291      	cmp	r1, r2
    6e26:	d03d      	beq.n	6ea4 <_dtoa_r+0xb0c>
    6e28:	990a      	ldr	r1, [sp, #40]	; 0x28
    6e2a:	220a      	movs	r2, #10
    6e2c:	2300      	movs	r3, #0
    6e2e:	9807      	ldr	r0, [sp, #28]
    6e30:	f000 fdd6 	bl	79e0 <__multadd>
    6e34:	9c02      	ldr	r4, [sp, #8]
    6e36:	900a      	str	r0, [sp, #40]	; 0x28
    6e38:	1c31      	adds	r1, r6, #0
    6e3a:	9807      	ldr	r0, [sp, #28]
    6e3c:	220a      	movs	r2, #10
    6e3e:	2300      	movs	r3, #0
    6e40:	42a6      	cmp	r6, r4
    6e42:	d104      	bne.n	6e4e <_dtoa_r+0xab6>
    6e44:	f000 fdcc 	bl	79e0 <__multadd>
    6e48:	1c06      	adds	r6, r0, #0
    6e4a:	9002      	str	r0, [sp, #8]
    6e4c:	e009      	b.n	6e62 <_dtoa_r+0xaca>
    6e4e:	f000 fdc7 	bl	79e0 <__multadd>
    6e52:	9902      	ldr	r1, [sp, #8]
    6e54:	1c06      	adds	r6, r0, #0
    6e56:	220a      	movs	r2, #10
    6e58:	9807      	ldr	r0, [sp, #28]
    6e5a:	2300      	movs	r3, #0
    6e5c:	f000 fdc0 	bl	79e0 <__multadd>
    6e60:	9002      	str	r0, [sp, #8]
    6e62:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6e64:	9509      	str	r5, [sp, #36]	; 0x24
    6e66:	e75e      	b.n	6d26 <_dtoa_r+0x98e>
    6e68:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6e6a:	1c39      	adds	r1, r7, #0
    6e6c:	980a      	ldr	r0, [sp, #40]	; 0x28
    6e6e:	f7ff fa07 	bl	6280 <quorem>
    6e72:	1c04      	adds	r4, r0, #0
    6e74:	3430      	adds	r4, #48	; 0x30
    6e76:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6e78:	9908      	ldr	r1, [sp, #32]
    6e7a:	702c      	strb	r4, [r5, #0]
    6e7c:	3501      	adds	r5, #1
    6e7e:	1a2b      	subs	r3, r5, r0
    6e80:	428b      	cmp	r3, r1
    6e82:	db07      	blt.n	6e94 <_dtoa_r+0xafc>
    6e84:	1e0b      	subs	r3, r1, #0
    6e86:	dc00      	bgt.n	6e8a <_dtoa_r+0xaf2>
    6e88:	2301      	movs	r3, #1
    6e8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6e8c:	9602      	str	r6, [sp, #8]
    6e8e:	18d5      	adds	r5, r2, r3
    6e90:	2600      	movs	r6, #0
    6e92:	e007      	b.n	6ea4 <_dtoa_r+0xb0c>
    6e94:	9807      	ldr	r0, [sp, #28]
    6e96:	990a      	ldr	r1, [sp, #40]	; 0x28
    6e98:	220a      	movs	r2, #10
    6e9a:	2300      	movs	r3, #0
    6e9c:	f000 fda0 	bl	79e0 <__multadd>
    6ea0:	900a      	str	r0, [sp, #40]	; 0x28
    6ea2:	e7e2      	b.n	6e6a <_dtoa_r+0xad2>
    6ea4:	990a      	ldr	r1, [sp, #40]	; 0x28
    6ea6:	9807      	ldr	r0, [sp, #28]
    6ea8:	2201      	movs	r2, #1
    6eaa:	f000 ff4b 	bl	7d44 <__lshift>
    6eae:	1c39      	adds	r1, r7, #0
    6eb0:	900a      	str	r0, [sp, #40]	; 0x28
    6eb2:	f000 ff99 	bl	7de8 <__mcmp>
    6eb6:	2800      	cmp	r0, #0
    6eb8:	dc07      	bgt.n	6eca <_dtoa_r+0xb32>
    6eba:	d115      	bne.n	6ee8 <_dtoa_r+0xb50>
    6ebc:	07e3      	lsls	r3, r4, #31
    6ebe:	d404      	bmi.n	6eca <_dtoa_r+0xb32>
    6ec0:	e012      	b.n	6ee8 <_dtoa_r+0xb50>
    6ec2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6ec4:	42a3      	cmp	r3, r4
    6ec6:	d005      	beq.n	6ed4 <_dtoa_r+0xb3c>
    6ec8:	1c1d      	adds	r5, r3, #0
    6eca:	1e6b      	subs	r3, r5, #1
    6ecc:	781a      	ldrb	r2, [r3, #0]
    6ece:	2a39      	cmp	r2, #57	; 0x39
    6ed0:	d0f7      	beq.n	6ec2 <_dtoa_r+0xb2a>
    6ed2:	e006      	b.n	6ee2 <_dtoa_r+0xb4a>
    6ed4:	9c06      	ldr	r4, [sp, #24]
    6ed6:	2331      	movs	r3, #49	; 0x31
    6ed8:	3401      	adds	r4, #1
    6eda:	9406      	str	r4, [sp, #24]
    6edc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6ede:	7023      	strb	r3, [r4, #0]
    6ee0:	e008      	b.n	6ef4 <_dtoa_r+0xb5c>
    6ee2:	3201      	adds	r2, #1
    6ee4:	701a      	strb	r2, [r3, #0]
    6ee6:	e005      	b.n	6ef4 <_dtoa_r+0xb5c>
    6ee8:	1e6b      	subs	r3, r5, #1
    6eea:	781a      	ldrb	r2, [r3, #0]
    6eec:	2a30      	cmp	r2, #48	; 0x30
    6eee:	d101      	bne.n	6ef4 <_dtoa_r+0xb5c>
    6ef0:	1c1d      	adds	r5, r3, #0
    6ef2:	e7f9      	b.n	6ee8 <_dtoa_r+0xb50>
    6ef4:	9807      	ldr	r0, [sp, #28]
    6ef6:	1c39      	adds	r1, r7, #0
    6ef8:	f000 fd59 	bl	79ae <_Bfree>
    6efc:	9c02      	ldr	r4, [sp, #8]
    6efe:	2c00      	cmp	r4, #0
    6f00:	d00e      	beq.n	6f20 <_dtoa_r+0xb88>
    6f02:	2e00      	cmp	r6, #0
    6f04:	d005      	beq.n	6f12 <_dtoa_r+0xb7a>
    6f06:	42a6      	cmp	r6, r4
    6f08:	d003      	beq.n	6f12 <_dtoa_r+0xb7a>
    6f0a:	9807      	ldr	r0, [sp, #28]
    6f0c:	1c31      	adds	r1, r6, #0
    6f0e:	f000 fd4e 	bl	79ae <_Bfree>
    6f12:	9807      	ldr	r0, [sp, #28]
    6f14:	9902      	ldr	r1, [sp, #8]
    6f16:	f000 fd4a 	bl	79ae <_Bfree>
    6f1a:	e001      	b.n	6f20 <_dtoa_r+0xb88>
    6f1c:	9c11      	ldr	r4, [sp, #68]	; 0x44
    6f1e:	9406      	str	r4, [sp, #24]
    6f20:	9807      	ldr	r0, [sp, #28]
    6f22:	990a      	ldr	r1, [sp, #40]	; 0x28
    6f24:	f000 fd43 	bl	79ae <_Bfree>
    6f28:	2300      	movs	r3, #0
    6f2a:	702b      	strb	r3, [r5, #0]
    6f2c:	9b06      	ldr	r3, [sp, #24]
    6f2e:	9c22      	ldr	r4, [sp, #136]	; 0x88
    6f30:	3301      	adds	r3, #1
    6f32:	6023      	str	r3, [r4, #0]
    6f34:	9c24      	ldr	r4, [sp, #144]	; 0x90
    6f36:	2c00      	cmp	r4, #0
    6f38:	d003      	beq.n	6f42 <_dtoa_r+0xbaa>
    6f3a:	6025      	str	r5, [r4, #0]
    6f3c:	e001      	b.n	6f42 <_dtoa_r+0xbaa>
    6f3e:	4802      	ldr	r0, [pc, #8]	; (6f48 <_dtoa_r+0xbb0>)
    6f40:	e000      	b.n	6f44 <_dtoa_r+0xbac>
    6f42:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6f44:	b01b      	add	sp, #108	; 0x6c
    6f46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6f48:	0000c679 	.word	0x0000c679
    6f4c:	46c0      	nop			; (mov r8, r8)
    6f4e:	46c0      	nop			; (mov r8, r8)

00006f50 <__sflush_r>:
    6f50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6f52:	898b      	ldrh	r3, [r1, #12]
    6f54:	1c05      	adds	r5, r0, #0
    6f56:	1c0c      	adds	r4, r1, #0
    6f58:	0719      	lsls	r1, r3, #28
    6f5a:	d45e      	bmi.n	701a <__sflush_r+0xca>
    6f5c:	6862      	ldr	r2, [r4, #4]
    6f5e:	2a00      	cmp	r2, #0
    6f60:	dc02      	bgt.n	6f68 <__sflush_r+0x18>
    6f62:	6c27      	ldr	r7, [r4, #64]	; 0x40
    6f64:	2f00      	cmp	r7, #0
    6f66:	dd1a      	ble.n	6f9e <__sflush_r+0x4e>
    6f68:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6f6a:	2f00      	cmp	r7, #0
    6f6c:	d017      	beq.n	6f9e <__sflush_r+0x4e>
    6f6e:	2200      	movs	r2, #0
    6f70:	682e      	ldr	r6, [r5, #0]
    6f72:	602a      	str	r2, [r5, #0]
    6f74:	2280      	movs	r2, #128	; 0x80
    6f76:	0152      	lsls	r2, r2, #5
    6f78:	401a      	ands	r2, r3
    6f7a:	d001      	beq.n	6f80 <__sflush_r+0x30>
    6f7c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    6f7e:	e015      	b.n	6fac <__sflush_r+0x5c>
    6f80:	1c28      	adds	r0, r5, #0
    6f82:	6a21      	ldr	r1, [r4, #32]
    6f84:	2301      	movs	r3, #1
    6f86:	47b8      	blx	r7
    6f88:	1c02      	adds	r2, r0, #0
    6f8a:	1c41      	adds	r1, r0, #1
    6f8c:	d10e      	bne.n	6fac <__sflush_r+0x5c>
    6f8e:	682b      	ldr	r3, [r5, #0]
    6f90:	2b00      	cmp	r3, #0
    6f92:	d00b      	beq.n	6fac <__sflush_r+0x5c>
    6f94:	2b1d      	cmp	r3, #29
    6f96:	d001      	beq.n	6f9c <__sflush_r+0x4c>
    6f98:	2b16      	cmp	r3, #22
    6f9a:	d102      	bne.n	6fa2 <__sflush_r+0x52>
    6f9c:	602e      	str	r6, [r5, #0]
    6f9e:	2000      	movs	r0, #0
    6fa0:	e05e      	b.n	7060 <__sflush_r+0x110>
    6fa2:	89a3      	ldrh	r3, [r4, #12]
    6fa4:	2140      	movs	r1, #64	; 0x40
    6fa6:	430b      	orrs	r3, r1
    6fa8:	81a3      	strh	r3, [r4, #12]
    6faa:	e059      	b.n	7060 <__sflush_r+0x110>
    6fac:	89a3      	ldrh	r3, [r4, #12]
    6fae:	075f      	lsls	r7, r3, #29
    6fb0:	d506      	bpl.n	6fc0 <__sflush_r+0x70>
    6fb2:	6861      	ldr	r1, [r4, #4]
    6fb4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6fb6:	1a52      	subs	r2, r2, r1
    6fb8:	2b00      	cmp	r3, #0
    6fba:	d001      	beq.n	6fc0 <__sflush_r+0x70>
    6fbc:	6c27      	ldr	r7, [r4, #64]	; 0x40
    6fbe:	1bd2      	subs	r2, r2, r7
    6fc0:	1c28      	adds	r0, r5, #0
    6fc2:	6a21      	ldr	r1, [r4, #32]
    6fc4:	2300      	movs	r3, #0
    6fc6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6fc8:	47b8      	blx	r7
    6fca:	89a2      	ldrh	r2, [r4, #12]
    6fcc:	1c41      	adds	r1, r0, #1
    6fce:	d106      	bne.n	6fde <__sflush_r+0x8e>
    6fd0:	682b      	ldr	r3, [r5, #0]
    6fd2:	2b00      	cmp	r3, #0
    6fd4:	d003      	beq.n	6fde <__sflush_r+0x8e>
    6fd6:	2b1d      	cmp	r3, #29
    6fd8:	d001      	beq.n	6fde <__sflush_r+0x8e>
    6fda:	2b16      	cmp	r3, #22
    6fdc:	d119      	bne.n	7012 <__sflush_r+0xc2>
    6fde:	2300      	movs	r3, #0
    6fe0:	6063      	str	r3, [r4, #4]
    6fe2:	6923      	ldr	r3, [r4, #16]
    6fe4:	6023      	str	r3, [r4, #0]
    6fe6:	04d7      	lsls	r7, r2, #19
    6fe8:	d505      	bpl.n	6ff6 <__sflush_r+0xa6>
    6fea:	1c41      	adds	r1, r0, #1
    6fec:	d102      	bne.n	6ff4 <__sflush_r+0xa4>
    6fee:	682a      	ldr	r2, [r5, #0]
    6ff0:	2a00      	cmp	r2, #0
    6ff2:	d100      	bne.n	6ff6 <__sflush_r+0xa6>
    6ff4:	6560      	str	r0, [r4, #84]	; 0x54
    6ff6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6ff8:	602e      	str	r6, [r5, #0]
    6ffa:	2900      	cmp	r1, #0
    6ffc:	d0cf      	beq.n	6f9e <__sflush_r+0x4e>
    6ffe:	1c23      	adds	r3, r4, #0
    7000:	3344      	adds	r3, #68	; 0x44
    7002:	4299      	cmp	r1, r3
    7004:	d002      	beq.n	700c <__sflush_r+0xbc>
    7006:	1c28      	adds	r0, r5, #0
    7008:	f001 f8a6 	bl	8158 <_free_r>
    700c:	2000      	movs	r0, #0
    700e:	6360      	str	r0, [r4, #52]	; 0x34
    7010:	e026      	b.n	7060 <__sflush_r+0x110>
    7012:	2340      	movs	r3, #64	; 0x40
    7014:	431a      	orrs	r2, r3
    7016:	81a2      	strh	r2, [r4, #12]
    7018:	e022      	b.n	7060 <__sflush_r+0x110>
    701a:	6926      	ldr	r6, [r4, #16]
    701c:	2e00      	cmp	r6, #0
    701e:	d0be      	beq.n	6f9e <__sflush_r+0x4e>
    7020:	6827      	ldr	r7, [r4, #0]
    7022:	2200      	movs	r2, #0
    7024:	1bbf      	subs	r7, r7, r6
    7026:	9701      	str	r7, [sp, #4]
    7028:	6026      	str	r6, [r4, #0]
    702a:	0799      	lsls	r1, r3, #30
    702c:	d100      	bne.n	7030 <__sflush_r+0xe0>
    702e:	6962      	ldr	r2, [r4, #20]
    7030:	60a2      	str	r2, [r4, #8]
    7032:	9f01      	ldr	r7, [sp, #4]
    7034:	2f00      	cmp	r7, #0
    7036:	ddb2      	ble.n	6f9e <__sflush_r+0x4e>
    7038:	1c28      	adds	r0, r5, #0
    703a:	6a21      	ldr	r1, [r4, #32]
    703c:	1c32      	adds	r2, r6, #0
    703e:	9b01      	ldr	r3, [sp, #4]
    7040:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    7042:	47b8      	blx	r7
    7044:	2800      	cmp	r0, #0
    7046:	dc06      	bgt.n	7056 <__sflush_r+0x106>
    7048:	89a3      	ldrh	r3, [r4, #12]
    704a:	2240      	movs	r2, #64	; 0x40
    704c:	4313      	orrs	r3, r2
    704e:	2001      	movs	r0, #1
    7050:	81a3      	strh	r3, [r4, #12]
    7052:	4240      	negs	r0, r0
    7054:	e004      	b.n	7060 <__sflush_r+0x110>
    7056:	9f01      	ldr	r7, [sp, #4]
    7058:	1836      	adds	r6, r6, r0
    705a:	1a3f      	subs	r7, r7, r0
    705c:	9701      	str	r7, [sp, #4]
    705e:	e7e8      	b.n	7032 <__sflush_r+0xe2>
    7060:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00007064 <_fflush_r>:
    7064:	690a      	ldr	r2, [r1, #16]
    7066:	b538      	push	{r3, r4, r5, lr}
    7068:	1c05      	adds	r5, r0, #0
    706a:	1c0c      	adds	r4, r1, #0
    706c:	2a00      	cmp	r2, #0
    706e:	d101      	bne.n	7074 <_fflush_r+0x10>
    7070:	2000      	movs	r0, #0
    7072:	e01c      	b.n	70ae <_fflush_r+0x4a>
    7074:	2800      	cmp	r0, #0
    7076:	d004      	beq.n	7082 <_fflush_r+0x1e>
    7078:	6983      	ldr	r3, [r0, #24]
    707a:	2b00      	cmp	r3, #0
    707c:	d101      	bne.n	7082 <_fflush_r+0x1e>
    707e:	f000 f871 	bl	7164 <__sinit>
    7082:	4b0b      	ldr	r3, [pc, #44]	; (70b0 <_fflush_r+0x4c>)
    7084:	429c      	cmp	r4, r3
    7086:	d101      	bne.n	708c <_fflush_r+0x28>
    7088:	686c      	ldr	r4, [r5, #4]
    708a:	e008      	b.n	709e <_fflush_r+0x3a>
    708c:	4b09      	ldr	r3, [pc, #36]	; (70b4 <_fflush_r+0x50>)
    708e:	429c      	cmp	r4, r3
    7090:	d101      	bne.n	7096 <_fflush_r+0x32>
    7092:	68ac      	ldr	r4, [r5, #8]
    7094:	e003      	b.n	709e <_fflush_r+0x3a>
    7096:	4b08      	ldr	r3, [pc, #32]	; (70b8 <_fflush_r+0x54>)
    7098:	429c      	cmp	r4, r3
    709a:	d100      	bne.n	709e <_fflush_r+0x3a>
    709c:	68ec      	ldr	r4, [r5, #12]
    709e:	220c      	movs	r2, #12
    70a0:	5ea3      	ldrsh	r3, [r4, r2]
    70a2:	2b00      	cmp	r3, #0
    70a4:	d0e4      	beq.n	7070 <_fflush_r+0xc>
    70a6:	1c28      	adds	r0, r5, #0
    70a8:	1c21      	adds	r1, r4, #0
    70aa:	f7ff ff51 	bl	6f50 <__sflush_r>
    70ae:	bd38      	pop	{r3, r4, r5, pc}
    70b0:	0000c7ac 	.word	0x0000c7ac
    70b4:	0000c7cc 	.word	0x0000c7cc
    70b8:	0000c7ec 	.word	0x0000c7ec

000070bc <_cleanup_r>:
    70bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    70be:	1c04      	adds	r4, r0, #0
    70c0:	1c07      	adds	r7, r0, #0
    70c2:	3448      	adds	r4, #72	; 0x48
    70c4:	2c00      	cmp	r4, #0
    70c6:	d012      	beq.n	70ee <_cleanup_r+0x32>
    70c8:	68a5      	ldr	r5, [r4, #8]
    70ca:	6866      	ldr	r6, [r4, #4]
    70cc:	3e01      	subs	r6, #1
    70ce:	d40c      	bmi.n	70ea <_cleanup_r+0x2e>
    70d0:	89ab      	ldrh	r3, [r5, #12]
    70d2:	2b01      	cmp	r3, #1
    70d4:	d907      	bls.n	70e6 <_cleanup_r+0x2a>
    70d6:	220e      	movs	r2, #14
    70d8:	5eab      	ldrsh	r3, [r5, r2]
    70da:	3301      	adds	r3, #1
    70dc:	d003      	beq.n	70e6 <_cleanup_r+0x2a>
    70de:	1c38      	adds	r0, r7, #0
    70e0:	1c29      	adds	r1, r5, #0
    70e2:	f7ff ffbf 	bl	7064 <_fflush_r>
    70e6:	3568      	adds	r5, #104	; 0x68
    70e8:	e7f0      	b.n	70cc <_cleanup_r+0x10>
    70ea:	6824      	ldr	r4, [r4, #0]
    70ec:	e7ea      	b.n	70c4 <_cleanup_r+0x8>
    70ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000070f0 <std.isra.0>:
    70f0:	2300      	movs	r3, #0
    70f2:	b510      	push	{r4, lr}
    70f4:	1c04      	adds	r4, r0, #0
    70f6:	6003      	str	r3, [r0, #0]
    70f8:	6043      	str	r3, [r0, #4]
    70fa:	6083      	str	r3, [r0, #8]
    70fc:	8181      	strh	r1, [r0, #12]
    70fe:	6643      	str	r3, [r0, #100]	; 0x64
    7100:	81c2      	strh	r2, [r0, #14]
    7102:	6103      	str	r3, [r0, #16]
    7104:	6143      	str	r3, [r0, #20]
    7106:	6183      	str	r3, [r0, #24]
    7108:	1c19      	adds	r1, r3, #0
    710a:	2208      	movs	r2, #8
    710c:	305c      	adds	r0, #92	; 0x5c
    710e:	f7fd fa8a 	bl	4626 <memset>
    7112:	4b05      	ldr	r3, [pc, #20]	; (7128 <std.isra.0+0x38>)
    7114:	6224      	str	r4, [r4, #32]
    7116:	6263      	str	r3, [r4, #36]	; 0x24
    7118:	4b04      	ldr	r3, [pc, #16]	; (712c <std.isra.0+0x3c>)
    711a:	62a3      	str	r3, [r4, #40]	; 0x28
    711c:	4b04      	ldr	r3, [pc, #16]	; (7130 <std.isra.0+0x40>)
    711e:	62e3      	str	r3, [r4, #44]	; 0x2c
    7120:	4b04      	ldr	r3, [pc, #16]	; (7134 <std.isra.0+0x44>)
    7122:	6323      	str	r3, [r4, #48]	; 0x30
    7124:	bd10      	pop	{r4, pc}
    7126:	46c0      	nop			; (mov r8, r8)
    7128:	000082b5 	.word	0x000082b5
    712c:	000082dd 	.word	0x000082dd
    7130:	00008315 	.word	0x00008315
    7134:	00008341 	.word	0x00008341

00007138 <__sfmoreglue>:
    7138:	b570      	push	{r4, r5, r6, lr}
    713a:	1e4b      	subs	r3, r1, #1
    713c:	2568      	movs	r5, #104	; 0x68
    713e:	435d      	muls	r5, r3
    7140:	1c0e      	adds	r6, r1, #0
    7142:	1c29      	adds	r1, r5, #0
    7144:	3174      	adds	r1, #116	; 0x74
    7146:	f001 f84f 	bl	81e8 <_malloc_r>
    714a:	1e04      	subs	r4, r0, #0
    714c:	d008      	beq.n	7160 <__sfmoreglue+0x28>
    714e:	2100      	movs	r1, #0
    7150:	6001      	str	r1, [r0, #0]
    7152:	6046      	str	r6, [r0, #4]
    7154:	1c2a      	adds	r2, r5, #0
    7156:	300c      	adds	r0, #12
    7158:	60a0      	str	r0, [r4, #8]
    715a:	3268      	adds	r2, #104	; 0x68
    715c:	f7fd fa63 	bl	4626 <memset>
    7160:	1c20      	adds	r0, r4, #0
    7162:	bd70      	pop	{r4, r5, r6, pc}

00007164 <__sinit>:
    7164:	6983      	ldr	r3, [r0, #24]
    7166:	b513      	push	{r0, r1, r4, lr}
    7168:	1c04      	adds	r4, r0, #0
    716a:	2b00      	cmp	r3, #0
    716c:	d127      	bne.n	71be <__sinit+0x5a>
    716e:	6483      	str	r3, [r0, #72]	; 0x48
    7170:	64c3      	str	r3, [r0, #76]	; 0x4c
    7172:	6503      	str	r3, [r0, #80]	; 0x50
    7174:	4b12      	ldr	r3, [pc, #72]	; (71c0 <__sinit+0x5c>)
    7176:	4a13      	ldr	r2, [pc, #76]	; (71c4 <__sinit+0x60>)
    7178:	681b      	ldr	r3, [r3, #0]
    717a:	6282      	str	r2, [r0, #40]	; 0x28
    717c:	4298      	cmp	r0, r3
    717e:	d101      	bne.n	7184 <__sinit+0x20>
    7180:	2301      	movs	r3, #1
    7182:	6183      	str	r3, [r0, #24]
    7184:	1c20      	adds	r0, r4, #0
    7186:	f000 f81f 	bl	71c8 <__sfp>
    718a:	6060      	str	r0, [r4, #4]
    718c:	1c20      	adds	r0, r4, #0
    718e:	f000 f81b 	bl	71c8 <__sfp>
    7192:	60a0      	str	r0, [r4, #8]
    7194:	1c20      	adds	r0, r4, #0
    7196:	f000 f817 	bl	71c8 <__sfp>
    719a:	2104      	movs	r1, #4
    719c:	60e0      	str	r0, [r4, #12]
    719e:	2200      	movs	r2, #0
    71a0:	6860      	ldr	r0, [r4, #4]
    71a2:	f7ff ffa5 	bl	70f0 <std.isra.0>
    71a6:	68a0      	ldr	r0, [r4, #8]
    71a8:	2109      	movs	r1, #9
    71aa:	2201      	movs	r2, #1
    71ac:	f7ff ffa0 	bl	70f0 <std.isra.0>
    71b0:	68e0      	ldr	r0, [r4, #12]
    71b2:	2112      	movs	r1, #18
    71b4:	2202      	movs	r2, #2
    71b6:	f7ff ff9b 	bl	70f0 <std.isra.0>
    71ba:	2301      	movs	r3, #1
    71bc:	61a3      	str	r3, [r4, #24]
    71be:	bd13      	pop	{r0, r1, r4, pc}
    71c0:	0000c600 	.word	0x0000c600
    71c4:	000070bd 	.word	0x000070bd

000071c8 <__sfp>:
    71c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    71ca:	4b1d      	ldr	r3, [pc, #116]	; (7240 <__sfp+0x78>)
    71cc:	1c07      	adds	r7, r0, #0
    71ce:	681e      	ldr	r6, [r3, #0]
    71d0:	69b2      	ldr	r2, [r6, #24]
    71d2:	2a00      	cmp	r2, #0
    71d4:	d102      	bne.n	71dc <__sfp+0x14>
    71d6:	1c30      	adds	r0, r6, #0
    71d8:	f7ff ffc4 	bl	7164 <__sinit>
    71dc:	3648      	adds	r6, #72	; 0x48
    71de:	68b4      	ldr	r4, [r6, #8]
    71e0:	6873      	ldr	r3, [r6, #4]
    71e2:	3b01      	subs	r3, #1
    71e4:	d405      	bmi.n	71f2 <__sfp+0x2a>
    71e6:	220c      	movs	r2, #12
    71e8:	5ea5      	ldrsh	r5, [r4, r2]
    71ea:	2d00      	cmp	r5, #0
    71ec:	d010      	beq.n	7210 <__sfp+0x48>
    71ee:	3468      	adds	r4, #104	; 0x68
    71f0:	e7f7      	b.n	71e2 <__sfp+0x1a>
    71f2:	6833      	ldr	r3, [r6, #0]
    71f4:	2b00      	cmp	r3, #0
    71f6:	d106      	bne.n	7206 <__sfp+0x3e>
    71f8:	1c38      	adds	r0, r7, #0
    71fa:	2104      	movs	r1, #4
    71fc:	f7ff ff9c 	bl	7138 <__sfmoreglue>
    7200:	6030      	str	r0, [r6, #0]
    7202:	2800      	cmp	r0, #0
    7204:	d001      	beq.n	720a <__sfp+0x42>
    7206:	6836      	ldr	r6, [r6, #0]
    7208:	e7e9      	b.n	71de <__sfp+0x16>
    720a:	230c      	movs	r3, #12
    720c:	603b      	str	r3, [r7, #0]
    720e:	e016      	b.n	723e <__sfp+0x76>
    7210:	2301      	movs	r3, #1
    7212:	425b      	negs	r3, r3
    7214:	81e3      	strh	r3, [r4, #14]
    7216:	1c20      	adds	r0, r4, #0
    7218:	2301      	movs	r3, #1
    721a:	81a3      	strh	r3, [r4, #12]
    721c:	6665      	str	r5, [r4, #100]	; 0x64
    721e:	6025      	str	r5, [r4, #0]
    7220:	60a5      	str	r5, [r4, #8]
    7222:	6065      	str	r5, [r4, #4]
    7224:	6125      	str	r5, [r4, #16]
    7226:	6165      	str	r5, [r4, #20]
    7228:	61a5      	str	r5, [r4, #24]
    722a:	305c      	adds	r0, #92	; 0x5c
    722c:	1c29      	adds	r1, r5, #0
    722e:	2208      	movs	r2, #8
    7230:	f7fd f9f9 	bl	4626 <memset>
    7234:	6365      	str	r5, [r4, #52]	; 0x34
    7236:	63a5      	str	r5, [r4, #56]	; 0x38
    7238:	64a5      	str	r5, [r4, #72]	; 0x48
    723a:	64e5      	str	r5, [r4, #76]	; 0x4c
    723c:	1c20      	adds	r0, r4, #0
    723e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7240:	0000c600 	.word	0x0000c600

00007244 <rshift>:
    7244:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7246:	1c03      	adds	r3, r0, #0
    7248:	6906      	ldr	r6, [r0, #16]
    724a:	3314      	adds	r3, #20
    724c:	114c      	asrs	r4, r1, #5
    724e:	1c1a      	adds	r2, r3, #0
    7250:	42b4      	cmp	r4, r6
    7252:	da27      	bge.n	72a4 <rshift+0x60>
    7254:	00b6      	lsls	r6, r6, #2
    7256:	199e      	adds	r6, r3, r6
    7258:	00a4      	lsls	r4, r4, #2
    725a:	221f      	movs	r2, #31
    725c:	9601      	str	r6, [sp, #4]
    725e:	191c      	adds	r4, r3, r4
    7260:	4011      	ands	r1, r2
    7262:	d101      	bne.n	7268 <rshift+0x24>
    7264:	1c19      	adds	r1, r3, #0
    7266:	e016      	b.n	7296 <rshift+0x52>
    7268:	2220      	movs	r2, #32
    726a:	cc20      	ldmia	r4!, {r5}
    726c:	1a52      	subs	r2, r2, r1
    726e:	4694      	mov	ip, r2
    7270:	40cd      	lsrs	r5, r1
    7272:	1c1f      	adds	r7, r3, #0
    7274:	9e01      	ldr	r6, [sp, #4]
    7276:	1c3a      	adds	r2, r7, #0
    7278:	42b4      	cmp	r4, r6
    727a:	d207      	bcs.n	728c <rshift+0x48>
    727c:	6822      	ldr	r2, [r4, #0]
    727e:	4666      	mov	r6, ip
    7280:	40b2      	lsls	r2, r6
    7282:	4315      	orrs	r5, r2
    7284:	c720      	stmia	r7!, {r5}
    7286:	cc20      	ldmia	r4!, {r5}
    7288:	40cd      	lsrs	r5, r1
    728a:	e7f3      	b.n	7274 <rshift+0x30>
    728c:	603d      	str	r5, [r7, #0]
    728e:	2d00      	cmp	r5, #0
    7290:	d008      	beq.n	72a4 <rshift+0x60>
    7292:	3204      	adds	r2, #4
    7294:	e006      	b.n	72a4 <rshift+0x60>
    7296:	9d01      	ldr	r5, [sp, #4]
    7298:	1c0a      	adds	r2, r1, #0
    729a:	42ac      	cmp	r4, r5
    729c:	d202      	bcs.n	72a4 <rshift+0x60>
    729e:	cc04      	ldmia	r4!, {r2}
    72a0:	c104      	stmia	r1!, {r2}
    72a2:	e7f8      	b.n	7296 <rshift+0x52>
    72a4:	1ad3      	subs	r3, r2, r3
    72a6:	109b      	asrs	r3, r3, #2
    72a8:	6103      	str	r3, [r0, #16]
    72aa:	d100      	bne.n	72ae <rshift+0x6a>
    72ac:	6143      	str	r3, [r0, #20]
    72ae:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

000072b0 <__hexdig_fun>:
    72b0:	1c02      	adds	r2, r0, #0
    72b2:	3a30      	subs	r2, #48	; 0x30
    72b4:	1c03      	adds	r3, r0, #0
    72b6:	2a09      	cmp	r2, #9
    72b8:	d801      	bhi.n	72be <__hexdig_fun+0xe>
    72ba:	3b20      	subs	r3, #32
    72bc:	e00b      	b.n	72d6 <__hexdig_fun+0x26>
    72be:	1c02      	adds	r2, r0, #0
    72c0:	3a61      	subs	r2, #97	; 0x61
    72c2:	2a05      	cmp	r2, #5
    72c4:	d801      	bhi.n	72ca <__hexdig_fun+0x1a>
    72c6:	3b47      	subs	r3, #71	; 0x47
    72c8:	e005      	b.n	72d6 <__hexdig_fun+0x26>
    72ca:	1c1a      	adds	r2, r3, #0
    72cc:	3a41      	subs	r2, #65	; 0x41
    72ce:	2000      	movs	r0, #0
    72d0:	2a05      	cmp	r2, #5
    72d2:	d801      	bhi.n	72d8 <__hexdig_fun+0x28>
    72d4:	3b27      	subs	r3, #39	; 0x27
    72d6:	b2d8      	uxtb	r0, r3
    72d8:	4770      	bx	lr

000072da <__gethex>:
    72da:	b5f0      	push	{r4, r5, r6, r7, lr}
    72dc:	b08f      	sub	sp, #60	; 0x3c
    72de:	9206      	str	r2, [sp, #24]
    72e0:	930c      	str	r3, [sp, #48]	; 0x30
    72e2:	910a      	str	r1, [sp, #40]	; 0x28
    72e4:	9008      	str	r0, [sp, #32]
    72e6:	f000 fac1 	bl	786c <_localeconv_r>
    72ea:	6800      	ldr	r0, [r0, #0]
    72ec:	900b      	str	r0, [sp, #44]	; 0x2c
    72ee:	f7fd fa63 	bl	47b8 <strlen>
    72f2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    72f4:	9007      	str	r0, [sp, #28]
    72f6:	182b      	adds	r3, r5, r0
    72f8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    72fa:	3b01      	subs	r3, #1
    72fc:	781b      	ldrb	r3, [r3, #0]
    72fe:	682a      	ldr	r2, [r5, #0]
    7300:	930d      	str	r3, [sp, #52]	; 0x34
    7302:	1c93      	adds	r3, r2, #2
    7304:	9305      	str	r3, [sp, #20]
    7306:	9d05      	ldr	r5, [sp, #20]
    7308:	1a99      	subs	r1, r3, r2
    730a:	7828      	ldrb	r0, [r5, #0]
    730c:	3902      	subs	r1, #2
    730e:	9109      	str	r1, [sp, #36]	; 0x24
    7310:	3301      	adds	r3, #1
    7312:	2830      	cmp	r0, #48	; 0x30
    7314:	d0f6      	beq.n	7304 <__gethex+0x2a>
    7316:	f7ff ffcb 	bl	72b0 <__hexdig_fun>
    731a:	1e06      	subs	r6, r0, #0
    731c:	d11f      	bne.n	735e <__gethex+0x84>
    731e:	9805      	ldr	r0, [sp, #20]
    7320:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7322:	9a07      	ldr	r2, [sp, #28]
    7324:	f001 f812 	bl	834c <strncmp>
    7328:	2800      	cmp	r0, #0
    732a:	d13b      	bne.n	73a4 <__gethex+0xca>
    732c:	9807      	ldr	r0, [sp, #28]
    732e:	182f      	adds	r7, r5, r0
    7330:	7838      	ldrb	r0, [r7, #0]
    7332:	f7ff ffbd 	bl	72b0 <__hexdig_fun>
    7336:	2800      	cmp	r0, #0
    7338:	d037      	beq.n	73aa <__gethex+0xd0>
    733a:	9705      	str	r7, [sp, #20]
    733c:	9d05      	ldr	r5, [sp, #20]
    733e:	7828      	ldrb	r0, [r5, #0]
    7340:	2830      	cmp	r0, #48	; 0x30
    7342:	d103      	bne.n	734c <__gethex+0x72>
    7344:	9d05      	ldr	r5, [sp, #20]
    7346:	3501      	adds	r5, #1
    7348:	9505      	str	r5, [sp, #20]
    734a:	e7f7      	b.n	733c <__gethex+0x62>
    734c:	f7ff ffb0 	bl	72b0 <__hexdig_fun>
    7350:	4245      	negs	r5, r0
    7352:	4145      	adcs	r5, r0
    7354:	9503      	str	r5, [sp, #12]
    7356:	2501      	movs	r5, #1
    7358:	1c3e      	adds	r6, r7, #0
    735a:	9509      	str	r5, [sp, #36]	; 0x24
    735c:	e002      	b.n	7364 <__gethex+0x8a>
    735e:	2500      	movs	r5, #0
    7360:	9503      	str	r5, [sp, #12]
    7362:	1c2e      	adds	r6, r5, #0
    7364:	9f05      	ldr	r7, [sp, #20]
    7366:	7838      	ldrb	r0, [r7, #0]
    7368:	f7ff ffa2 	bl	72b0 <__hexdig_fun>
    736c:	2800      	cmp	r0, #0
    736e:	d001      	beq.n	7374 <__gethex+0x9a>
    7370:	3701      	adds	r7, #1
    7372:	e7f8      	b.n	7366 <__gethex+0x8c>
    7374:	1c38      	adds	r0, r7, #0
    7376:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7378:	9a07      	ldr	r2, [sp, #28]
    737a:	f000 ffe7 	bl	834c <strncmp>
    737e:	2800      	cmp	r0, #0
    7380:	d10b      	bne.n	739a <__gethex+0xc0>
    7382:	2e00      	cmp	r6, #0
    7384:	d10b      	bne.n	739e <__gethex+0xc4>
    7386:	9d07      	ldr	r5, [sp, #28]
    7388:	197f      	adds	r7, r7, r5
    738a:	1c3e      	adds	r6, r7, #0
    738c:	7838      	ldrb	r0, [r7, #0]
    738e:	f7ff ff8f 	bl	72b0 <__hexdig_fun>
    7392:	2800      	cmp	r0, #0
    7394:	d001      	beq.n	739a <__gethex+0xc0>
    7396:	3701      	adds	r7, #1
    7398:	e7f8      	b.n	738c <__gethex+0xb2>
    739a:	2e00      	cmp	r6, #0
    739c:	d009      	beq.n	73b2 <__gethex+0xd8>
    739e:	1bf6      	subs	r6, r6, r7
    73a0:	00b6      	lsls	r6, r6, #2
    73a2:	e006      	b.n	73b2 <__gethex+0xd8>
    73a4:	9f05      	ldr	r7, [sp, #20]
    73a6:	9604      	str	r6, [sp, #16]
    73a8:	e000      	b.n	73ac <__gethex+0xd2>
    73aa:	9004      	str	r0, [sp, #16]
    73ac:	2501      	movs	r5, #1
    73ae:	9503      	str	r5, [sp, #12]
    73b0:	e000      	b.n	73b4 <__gethex+0xda>
    73b2:	9604      	str	r6, [sp, #16]
    73b4:	783b      	ldrb	r3, [r7, #0]
    73b6:	2b50      	cmp	r3, #80	; 0x50
    73b8:	d001      	beq.n	73be <__gethex+0xe4>
    73ba:	2b70      	cmp	r3, #112	; 0x70
    73bc:	d127      	bne.n	740e <__gethex+0x134>
    73be:	787b      	ldrb	r3, [r7, #1]
    73c0:	2b2b      	cmp	r3, #43	; 0x2b
    73c2:	d004      	beq.n	73ce <__gethex+0xf4>
    73c4:	2b2d      	cmp	r3, #45	; 0x2d
    73c6:	d004      	beq.n	73d2 <__gethex+0xf8>
    73c8:	1c7c      	adds	r4, r7, #1
    73ca:	2600      	movs	r6, #0
    73cc:	e003      	b.n	73d6 <__gethex+0xfc>
    73ce:	2600      	movs	r6, #0
    73d0:	e000      	b.n	73d4 <__gethex+0xfa>
    73d2:	2601      	movs	r6, #1
    73d4:	1cbc      	adds	r4, r7, #2
    73d6:	7820      	ldrb	r0, [r4, #0]
    73d8:	f7ff ff6a 	bl	72b0 <__hexdig_fun>
    73dc:	1e43      	subs	r3, r0, #1
    73de:	b2db      	uxtb	r3, r3
    73e0:	1c05      	adds	r5, r0, #0
    73e2:	2b18      	cmp	r3, #24
    73e4:	d813      	bhi.n	740e <__gethex+0x134>
    73e6:	3401      	adds	r4, #1
    73e8:	7820      	ldrb	r0, [r4, #0]
    73ea:	f7ff ff61 	bl	72b0 <__hexdig_fun>
    73ee:	1e43      	subs	r3, r0, #1
    73f0:	b2db      	uxtb	r3, r3
    73f2:	3d10      	subs	r5, #16
    73f4:	2b18      	cmp	r3, #24
    73f6:	d803      	bhi.n	7400 <__gethex+0x126>
    73f8:	230a      	movs	r3, #10
    73fa:	435d      	muls	r5, r3
    73fc:	182d      	adds	r5, r5, r0
    73fe:	e7f2      	b.n	73e6 <__gethex+0x10c>
    7400:	2e00      	cmp	r6, #0
    7402:	d000      	beq.n	7406 <__gethex+0x12c>
    7404:	426d      	negs	r5, r5
    7406:	9804      	ldr	r0, [sp, #16]
    7408:	1940      	adds	r0, r0, r5
    740a:	9004      	str	r0, [sp, #16]
    740c:	e000      	b.n	7410 <__gethex+0x136>
    740e:	1c3c      	adds	r4, r7, #0
    7410:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7412:	602c      	str	r4, [r5, #0]
    7414:	9d03      	ldr	r5, [sp, #12]
    7416:	2d00      	cmp	r5, #0
    7418:	d006      	beq.n	7428 <__gethex+0x14e>
    741a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    741c:	2006      	movs	r0, #6
    741e:	426b      	negs	r3, r5
    7420:	416b      	adcs	r3, r5
    7422:	425b      	negs	r3, r3
    7424:	4018      	ands	r0, r3
    7426:	e174      	b.n	7712 <__gethex+0x438>
    7428:	9d05      	ldr	r5, [sp, #20]
    742a:	9903      	ldr	r1, [sp, #12]
    742c:	1b7b      	subs	r3, r7, r5
    742e:	3b01      	subs	r3, #1
    7430:	2b07      	cmp	r3, #7
    7432:	dd02      	ble.n	743a <__gethex+0x160>
    7434:	3101      	adds	r1, #1
    7436:	105b      	asrs	r3, r3, #1
    7438:	e7fa      	b.n	7430 <__gethex+0x156>
    743a:	9808      	ldr	r0, [sp, #32]
    743c:	f000 fa7f 	bl	793e <_Balloc>
    7440:	1c05      	adds	r5, r0, #0
    7442:	3514      	adds	r5, #20
    7444:	9503      	str	r5, [sp, #12]
    7446:	9509      	str	r5, [sp, #36]	; 0x24
    7448:	2500      	movs	r5, #0
    744a:	1c04      	adds	r4, r0, #0
    744c:	1c2e      	adds	r6, r5, #0
    744e:	9a05      	ldr	r2, [sp, #20]
    7450:	4297      	cmp	r7, r2
    7452:	d927      	bls.n	74a4 <__gethex+0x1ca>
    7454:	3f01      	subs	r7, #1
    7456:	783b      	ldrb	r3, [r7, #0]
    7458:	980d      	ldr	r0, [sp, #52]	; 0x34
    745a:	970a      	str	r7, [sp, #40]	; 0x28
    745c:	4283      	cmp	r3, r0
    745e:	d008      	beq.n	7472 <__gethex+0x198>
    7460:	2e20      	cmp	r6, #32
    7462:	d114      	bne.n	748e <__gethex+0x1b4>
    7464:	9809      	ldr	r0, [sp, #36]	; 0x24
    7466:	6005      	str	r5, [r0, #0]
    7468:	3004      	adds	r0, #4
    746a:	2500      	movs	r5, #0
    746c:	9009      	str	r0, [sp, #36]	; 0x24
    746e:	1c2e      	adds	r6, r5, #0
    7470:	e00d      	b.n	748e <__gethex+0x1b4>
    7472:	990a      	ldr	r1, [sp, #40]	; 0x28
    7474:	9a07      	ldr	r2, [sp, #28]
    7476:	9b05      	ldr	r3, [sp, #20]
    7478:	1a8f      	subs	r7, r1, r2
    747a:	3701      	adds	r7, #1
    747c:	429f      	cmp	r7, r3
    747e:	d3ef      	bcc.n	7460 <__gethex+0x186>
    7480:	1c38      	adds	r0, r7, #0
    7482:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7484:	f000 ff62 	bl	834c <strncmp>
    7488:	2800      	cmp	r0, #0
    748a:	d0e0      	beq.n	744e <__gethex+0x174>
    748c:	e7e8      	b.n	7460 <__gethex+0x186>
    748e:	990a      	ldr	r1, [sp, #40]	; 0x28
    7490:	7808      	ldrb	r0, [r1, #0]
    7492:	f7ff ff0d 	bl	72b0 <__hexdig_fun>
    7496:	230f      	movs	r3, #15
    7498:	4018      	ands	r0, r3
    749a:	40b0      	lsls	r0, r6
    749c:	4305      	orrs	r5, r0
    749e:	3604      	adds	r6, #4
    74a0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    74a2:	e7d4      	b.n	744e <__gethex+0x174>
    74a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
    74a6:	9b03      	ldr	r3, [sp, #12]
    74a8:	c620      	stmia	r6!, {r5}
    74aa:	1af6      	subs	r6, r6, r3
    74ac:	10b6      	asrs	r6, r6, #2
    74ae:	6126      	str	r6, [r4, #16]
    74b0:	1c28      	adds	r0, r5, #0
    74b2:	f000 fb13 	bl	7adc <__hi0bits>
    74b6:	9d06      	ldr	r5, [sp, #24]
    74b8:	0176      	lsls	r6, r6, #5
    74ba:	682f      	ldr	r7, [r5, #0]
    74bc:	1a36      	subs	r6, r6, r0
    74be:	42be      	cmp	r6, r7
    74c0:	dd27      	ble.n	7512 <__gethex+0x238>
    74c2:	1bf6      	subs	r6, r6, r7
    74c4:	1c20      	adds	r0, r4, #0
    74c6:	1c31      	adds	r1, r6, #0
    74c8:	f000 fe16 	bl	80f8 <__any_on>
    74cc:	2500      	movs	r5, #0
    74ce:	42a8      	cmp	r0, r5
    74d0:	d017      	beq.n	7502 <__gethex+0x228>
    74d2:	1e73      	subs	r3, r6, #1
    74d4:	221f      	movs	r2, #31
    74d6:	2501      	movs	r5, #1
    74d8:	401a      	ands	r2, r3
    74da:	1c28      	adds	r0, r5, #0
    74dc:	4090      	lsls	r0, r2
    74de:	1159      	asrs	r1, r3, #5
    74e0:	1c02      	adds	r2, r0, #0
    74e2:	9803      	ldr	r0, [sp, #12]
    74e4:	0089      	lsls	r1, r1, #2
    74e6:	5809      	ldr	r1, [r1, r0]
    74e8:	4211      	tst	r1, r2
    74ea:	d00a      	beq.n	7502 <__gethex+0x228>
    74ec:	42ab      	cmp	r3, r5
    74ee:	dc01      	bgt.n	74f4 <__gethex+0x21a>
    74f0:	2502      	movs	r5, #2
    74f2:	e006      	b.n	7502 <__gethex+0x228>
    74f4:	1eb1      	subs	r1, r6, #2
    74f6:	1c20      	adds	r0, r4, #0
    74f8:	f000 fdfe 	bl	80f8 <__any_on>
    74fc:	2800      	cmp	r0, #0
    74fe:	d0f7      	beq.n	74f0 <__gethex+0x216>
    7500:	2503      	movs	r5, #3
    7502:	1c31      	adds	r1, r6, #0
    7504:	1c20      	adds	r0, r4, #0
    7506:	f7ff fe9d 	bl	7244 <rshift>
    750a:	9904      	ldr	r1, [sp, #16]
    750c:	1989      	adds	r1, r1, r6
    750e:	9104      	str	r1, [sp, #16]
    7510:	e00f      	b.n	7532 <__gethex+0x258>
    7512:	2500      	movs	r5, #0
    7514:	42be      	cmp	r6, r7
    7516:	da0c      	bge.n	7532 <__gethex+0x258>
    7518:	1bbe      	subs	r6, r7, r6
    751a:	1c21      	adds	r1, r4, #0
    751c:	1c32      	adds	r2, r6, #0
    751e:	9808      	ldr	r0, [sp, #32]
    7520:	f000 fc10 	bl	7d44 <__lshift>
    7524:	9a04      	ldr	r2, [sp, #16]
    7526:	1c03      	adds	r3, r0, #0
    7528:	1b92      	subs	r2, r2, r6
    752a:	3314      	adds	r3, #20
    752c:	1c04      	adds	r4, r0, #0
    752e:	9204      	str	r2, [sp, #16]
    7530:	9303      	str	r3, [sp, #12]
    7532:	9806      	ldr	r0, [sp, #24]
    7534:	9904      	ldr	r1, [sp, #16]
    7536:	6880      	ldr	r0, [r0, #8]
    7538:	4281      	cmp	r1, r0
    753a:	dd08      	ble.n	754e <__gethex+0x274>
    753c:	9808      	ldr	r0, [sp, #32]
    753e:	1c21      	adds	r1, r4, #0
    7540:	f000 fa35 	bl	79ae <_Bfree>
    7544:	9d14      	ldr	r5, [sp, #80]	; 0x50
    7546:	2300      	movs	r3, #0
    7548:	602b      	str	r3, [r5, #0]
    754a:	20a3      	movs	r0, #163	; 0xa3
    754c:	e0e1      	b.n	7712 <__gethex+0x438>
    754e:	9806      	ldr	r0, [sp, #24]
    7550:	9904      	ldr	r1, [sp, #16]
    7552:	6846      	ldr	r6, [r0, #4]
    7554:	42b1      	cmp	r1, r6
    7556:	da54      	bge.n	7602 <__gethex+0x328>
    7558:	1a76      	subs	r6, r6, r1
    755a:	42be      	cmp	r6, r7
    755c:	db2d      	blt.n	75ba <__gethex+0x2e0>
    755e:	68c3      	ldr	r3, [r0, #12]
    7560:	2b02      	cmp	r3, #2
    7562:	d01a      	beq.n	759a <__gethex+0x2c0>
    7564:	2b03      	cmp	r3, #3
    7566:	d01c      	beq.n	75a2 <__gethex+0x2c8>
    7568:	2b01      	cmp	r3, #1
    756a:	d11d      	bne.n	75a8 <__gethex+0x2ce>
    756c:	42be      	cmp	r6, r7
    756e:	d11b      	bne.n	75a8 <__gethex+0x2ce>
    7570:	2f01      	cmp	r7, #1
    7572:	dc0b      	bgt.n	758c <__gethex+0x2b2>
    7574:	9a06      	ldr	r2, [sp, #24]
    7576:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    7578:	6852      	ldr	r2, [r2, #4]
    757a:	2301      	movs	r3, #1
    757c:	602a      	str	r2, [r5, #0]
    757e:	9d03      	ldr	r5, [sp, #12]
    7580:	6123      	str	r3, [r4, #16]
    7582:	602b      	str	r3, [r5, #0]
    7584:	9d14      	ldr	r5, [sp, #80]	; 0x50
    7586:	2062      	movs	r0, #98	; 0x62
    7588:	602c      	str	r4, [r5, #0]
    758a:	e0c2      	b.n	7712 <__gethex+0x438>
    758c:	1e79      	subs	r1, r7, #1
    758e:	1c20      	adds	r0, r4, #0
    7590:	f000 fdb2 	bl	80f8 <__any_on>
    7594:	2800      	cmp	r0, #0
    7596:	d1ed      	bne.n	7574 <__gethex+0x29a>
    7598:	e006      	b.n	75a8 <__gethex+0x2ce>
    759a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    759c:	2d00      	cmp	r5, #0
    759e:	d0e9      	beq.n	7574 <__gethex+0x29a>
    75a0:	e002      	b.n	75a8 <__gethex+0x2ce>
    75a2:	9d15      	ldr	r5, [sp, #84]	; 0x54
    75a4:	2d00      	cmp	r5, #0
    75a6:	d1e5      	bne.n	7574 <__gethex+0x29a>
    75a8:	9808      	ldr	r0, [sp, #32]
    75aa:	1c21      	adds	r1, r4, #0
    75ac:	f000 f9ff 	bl	79ae <_Bfree>
    75b0:	9d14      	ldr	r5, [sp, #80]	; 0x50
    75b2:	2300      	movs	r3, #0
    75b4:	602b      	str	r3, [r5, #0]
    75b6:	2050      	movs	r0, #80	; 0x50
    75b8:	e0ab      	b.n	7712 <__gethex+0x438>
    75ba:	1e70      	subs	r0, r6, #1
    75bc:	9004      	str	r0, [sp, #16]
    75be:	2d00      	cmp	r5, #0
    75c0:	d107      	bne.n	75d2 <__gethex+0x2f8>
    75c2:	2800      	cmp	r0, #0
    75c4:	dd06      	ble.n	75d4 <__gethex+0x2fa>
    75c6:	1c20      	adds	r0, r4, #0
    75c8:	9904      	ldr	r1, [sp, #16]
    75ca:	f000 fd95 	bl	80f8 <__any_on>
    75ce:	1c05      	adds	r5, r0, #0
    75d0:	e000      	b.n	75d4 <__gethex+0x2fa>
    75d2:	2501      	movs	r5, #1
    75d4:	9904      	ldr	r1, [sp, #16]
    75d6:	9803      	ldr	r0, [sp, #12]
    75d8:	114b      	asrs	r3, r1, #5
    75da:	221f      	movs	r2, #31
    75dc:	009b      	lsls	r3, r3, #2
    75de:	4011      	ands	r1, r2
    75e0:	581b      	ldr	r3, [r3, r0]
    75e2:	2201      	movs	r2, #1
    75e4:	408a      	lsls	r2, r1
    75e6:	4213      	tst	r3, r2
    75e8:	d001      	beq.n	75ee <__gethex+0x314>
    75ea:	2302      	movs	r3, #2
    75ec:	431d      	orrs	r5, r3
    75ee:	1c31      	adds	r1, r6, #0
    75f0:	1c20      	adds	r0, r4, #0
    75f2:	f7ff fe27 	bl	7244 <rshift>
    75f6:	9906      	ldr	r1, [sp, #24]
    75f8:	1bbf      	subs	r7, r7, r6
    75fa:	6849      	ldr	r1, [r1, #4]
    75fc:	2602      	movs	r6, #2
    75fe:	9104      	str	r1, [sp, #16]
    7600:	e000      	b.n	7604 <__gethex+0x32a>
    7602:	2601      	movs	r6, #1
    7604:	2d00      	cmp	r5, #0
    7606:	d07e      	beq.n	7706 <__gethex+0x42c>
    7608:	9a06      	ldr	r2, [sp, #24]
    760a:	68d3      	ldr	r3, [r2, #12]
    760c:	2b02      	cmp	r3, #2
    760e:	d00b      	beq.n	7628 <__gethex+0x34e>
    7610:	2b03      	cmp	r3, #3
    7612:	d00d      	beq.n	7630 <__gethex+0x356>
    7614:	2b01      	cmp	r3, #1
    7616:	d174      	bne.n	7702 <__gethex+0x428>
    7618:	07a8      	lsls	r0, r5, #30
    761a:	d572      	bpl.n	7702 <__gethex+0x428>
    761c:	9903      	ldr	r1, [sp, #12]
    761e:	680a      	ldr	r2, [r1, #0]
    7620:	4315      	orrs	r5, r2
    7622:	421d      	tst	r5, r3
    7624:	d107      	bne.n	7636 <__gethex+0x35c>
    7626:	e06c      	b.n	7702 <__gethex+0x428>
    7628:	9d15      	ldr	r5, [sp, #84]	; 0x54
    762a:	2301      	movs	r3, #1
    762c:	1b5d      	subs	r5, r3, r5
    762e:	9515      	str	r5, [sp, #84]	; 0x54
    7630:	9d15      	ldr	r5, [sp, #84]	; 0x54
    7632:	2d00      	cmp	r5, #0
    7634:	d065      	beq.n	7702 <__gethex+0x428>
    7636:	6925      	ldr	r5, [r4, #16]
    7638:	1c23      	adds	r3, r4, #0
    763a:	00a8      	lsls	r0, r5, #2
    763c:	3314      	adds	r3, #20
    763e:	9005      	str	r0, [sp, #20]
    7640:	1819      	adds	r1, r3, r0
    7642:	681a      	ldr	r2, [r3, #0]
    7644:	1c50      	adds	r0, r2, #1
    7646:	d002      	beq.n	764e <__gethex+0x374>
    7648:	3201      	adds	r2, #1
    764a:	601a      	str	r2, [r3, #0]
    764c:	e021      	b.n	7692 <__gethex+0x3b8>
    764e:	2200      	movs	r2, #0
    7650:	c304      	stmia	r3!, {r2}
    7652:	4299      	cmp	r1, r3
    7654:	d8f5      	bhi.n	7642 <__gethex+0x368>
    7656:	68a1      	ldr	r1, [r4, #8]
    7658:	428d      	cmp	r5, r1
    765a:	db12      	blt.n	7682 <__gethex+0x3a8>
    765c:	6861      	ldr	r1, [r4, #4]
    765e:	9808      	ldr	r0, [sp, #32]
    7660:	3101      	adds	r1, #1
    7662:	f000 f96c 	bl	793e <_Balloc>
    7666:	6922      	ldr	r2, [r4, #16]
    7668:	1c21      	adds	r1, r4, #0
    766a:	3202      	adds	r2, #2
    766c:	9003      	str	r0, [sp, #12]
    766e:	310c      	adds	r1, #12
    7670:	0092      	lsls	r2, r2, #2
    7672:	300c      	adds	r0, #12
    7674:	f7fc ffce 	bl	4614 <memcpy>
    7678:	1c21      	adds	r1, r4, #0
    767a:	9808      	ldr	r0, [sp, #32]
    767c:	f000 f997 	bl	79ae <_Bfree>
    7680:	9c03      	ldr	r4, [sp, #12]
    7682:	6923      	ldr	r3, [r4, #16]
    7684:	1c5a      	adds	r2, r3, #1
    7686:	3304      	adds	r3, #4
    7688:	009b      	lsls	r3, r3, #2
    768a:	6122      	str	r2, [r4, #16]
    768c:	18e3      	adds	r3, r4, r3
    768e:	2201      	movs	r2, #1
    7690:	605a      	str	r2, [r3, #4]
    7692:	1c22      	adds	r2, r4, #0
    7694:	3214      	adds	r2, #20
    7696:	2e02      	cmp	r6, #2
    7698:	d110      	bne.n	76bc <__gethex+0x3e2>
    769a:	9d06      	ldr	r5, [sp, #24]
    769c:	682b      	ldr	r3, [r5, #0]
    769e:	3b01      	subs	r3, #1
    76a0:	429f      	cmp	r7, r3
    76a2:	d12c      	bne.n	76fe <__gethex+0x424>
    76a4:	1178      	asrs	r0, r7, #5
    76a6:	0080      	lsls	r0, r0, #2
    76a8:	211f      	movs	r1, #31
    76aa:	2301      	movs	r3, #1
    76ac:	4039      	ands	r1, r7
    76ae:	1c1d      	adds	r5, r3, #0
    76b0:	5882      	ldr	r2, [r0, r2]
    76b2:	408d      	lsls	r5, r1
    76b4:	422a      	tst	r2, r5
    76b6:	d022      	beq.n	76fe <__gethex+0x424>
    76b8:	1c1e      	adds	r6, r3, #0
    76ba:	e020      	b.n	76fe <__gethex+0x424>
    76bc:	6920      	ldr	r0, [r4, #16]
    76be:	42a8      	cmp	r0, r5
    76c0:	dd0e      	ble.n	76e0 <__gethex+0x406>
    76c2:	1c20      	adds	r0, r4, #0
    76c4:	2101      	movs	r1, #1
    76c6:	f7ff fdbd 	bl	7244 <rshift>
    76ca:	9d04      	ldr	r5, [sp, #16]
    76cc:	2601      	movs	r6, #1
    76ce:	3501      	adds	r5, #1
    76d0:	9504      	str	r5, [sp, #16]
    76d2:	9d06      	ldr	r5, [sp, #24]
    76d4:	68ab      	ldr	r3, [r5, #8]
    76d6:	9d04      	ldr	r5, [sp, #16]
    76d8:	429d      	cmp	r5, r3
    76da:	dd00      	ble.n	76de <__gethex+0x404>
    76dc:	e72e      	b.n	753c <__gethex+0x262>
    76de:	e00e      	b.n	76fe <__gethex+0x424>
    76e0:	251f      	movs	r5, #31
    76e2:	403d      	ands	r5, r7
    76e4:	2601      	movs	r6, #1
    76e6:	2d00      	cmp	r5, #0
    76e8:	d009      	beq.n	76fe <__gethex+0x424>
    76ea:	9805      	ldr	r0, [sp, #20]
    76ec:	1812      	adds	r2, r2, r0
    76ee:	3a04      	subs	r2, #4
    76f0:	6810      	ldr	r0, [r2, #0]
    76f2:	f000 f9f3 	bl	7adc <__hi0bits>
    76f6:	2320      	movs	r3, #32
    76f8:	1b5d      	subs	r5, r3, r5
    76fa:	42a8      	cmp	r0, r5
    76fc:	dbe1      	blt.n	76c2 <__gethex+0x3e8>
    76fe:	2320      	movs	r3, #32
    7700:	e000      	b.n	7704 <__gethex+0x42a>
    7702:	2310      	movs	r3, #16
    7704:	431e      	orrs	r6, r3
    7706:	9d14      	ldr	r5, [sp, #80]	; 0x50
    7708:	980c      	ldr	r0, [sp, #48]	; 0x30
    770a:	602c      	str	r4, [r5, #0]
    770c:	9d04      	ldr	r5, [sp, #16]
    770e:	6005      	str	r5, [r0, #0]
    7710:	1c30      	adds	r0, r6, #0
    7712:	b00f      	add	sp, #60	; 0x3c
    7714:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007716 <L_shift>:
    7716:	2308      	movs	r3, #8
    7718:	1a9a      	subs	r2, r3, r2
    771a:	b570      	push	{r4, r5, r6, lr}
    771c:	0092      	lsls	r2, r2, #2
    771e:	2520      	movs	r5, #32
    7720:	1aad      	subs	r5, r5, r2
    7722:	6843      	ldr	r3, [r0, #4]
    7724:	6806      	ldr	r6, [r0, #0]
    7726:	1c1c      	adds	r4, r3, #0
    7728:	40ac      	lsls	r4, r5
    772a:	4334      	orrs	r4, r6
    772c:	40d3      	lsrs	r3, r2
    772e:	6004      	str	r4, [r0, #0]
    7730:	6043      	str	r3, [r0, #4]
    7732:	3004      	adds	r0, #4
    7734:	4288      	cmp	r0, r1
    7736:	d3f4      	bcc.n	7722 <L_shift+0xc>
    7738:	bd70      	pop	{r4, r5, r6, pc}

0000773a <__hexnan>:
    773a:	b5f0      	push	{r4, r5, r6, r7, lr}
    773c:	680b      	ldr	r3, [r1, #0]
    773e:	b089      	sub	sp, #36	; 0x24
    7740:	9201      	str	r2, [sp, #4]
    7742:	9901      	ldr	r1, [sp, #4]
    7744:	115a      	asrs	r2, r3, #5
    7746:	0092      	lsls	r2, r2, #2
    7748:	188a      	adds	r2, r1, r2
    774a:	9203      	str	r2, [sp, #12]
    774c:	221f      	movs	r2, #31
    774e:	4013      	ands	r3, r2
    7750:	9007      	str	r0, [sp, #28]
    7752:	9305      	str	r3, [sp, #20]
    7754:	d002      	beq.n	775c <__hexnan+0x22>
    7756:	9a03      	ldr	r2, [sp, #12]
    7758:	3204      	adds	r2, #4
    775a:	9203      	str	r2, [sp, #12]
    775c:	9b07      	ldr	r3, [sp, #28]
    775e:	9e03      	ldr	r6, [sp, #12]
    7760:	681b      	ldr	r3, [r3, #0]
    7762:	3e04      	subs	r6, #4
    7764:	2500      	movs	r5, #0
    7766:	6035      	str	r5, [r6, #0]
    7768:	9304      	str	r3, [sp, #16]
    776a:	1c37      	adds	r7, r6, #0
    776c:	1c34      	adds	r4, r6, #0
    776e:	9506      	str	r5, [sp, #24]
    7770:	9500      	str	r5, [sp, #0]
    7772:	9b04      	ldr	r3, [sp, #16]
    7774:	785b      	ldrb	r3, [r3, #1]
    7776:	9302      	str	r3, [sp, #8]
    7778:	2b00      	cmp	r3, #0
    777a:	d03e      	beq.n	77fa <__hexnan+0xc0>
    777c:	9802      	ldr	r0, [sp, #8]
    777e:	f7ff fd97 	bl	72b0 <__hexdig_fun>
    7782:	2800      	cmp	r0, #0
    7784:	d122      	bne.n	77cc <__hexnan+0x92>
    7786:	9902      	ldr	r1, [sp, #8]
    7788:	2920      	cmp	r1, #32
    778a:	d817      	bhi.n	77bc <__hexnan+0x82>
    778c:	9a06      	ldr	r2, [sp, #24]
    778e:	9b00      	ldr	r3, [sp, #0]
    7790:	429a      	cmp	r2, r3
    7792:	da2e      	bge.n	77f2 <__hexnan+0xb8>
    7794:	42bc      	cmp	r4, r7
    7796:	d206      	bcs.n	77a6 <__hexnan+0x6c>
    7798:	2d07      	cmp	r5, #7
    779a:	dc04      	bgt.n	77a6 <__hexnan+0x6c>
    779c:	1c20      	adds	r0, r4, #0
    779e:	1c39      	adds	r1, r7, #0
    77a0:	1c2a      	adds	r2, r5, #0
    77a2:	f7ff ffb8 	bl	7716 <L_shift>
    77a6:	9901      	ldr	r1, [sp, #4]
    77a8:	2508      	movs	r5, #8
    77aa:	428c      	cmp	r4, r1
    77ac:	d921      	bls.n	77f2 <__hexnan+0xb8>
    77ae:	9a00      	ldr	r2, [sp, #0]
    77b0:	1f27      	subs	r7, r4, #4
    77b2:	2500      	movs	r5, #0
    77b4:	603d      	str	r5, [r7, #0]
    77b6:	9206      	str	r2, [sp, #24]
    77b8:	1c3c      	adds	r4, r7, #0
    77ba:	e01a      	b.n	77f2 <__hexnan+0xb8>
    77bc:	9b02      	ldr	r3, [sp, #8]
    77be:	2b29      	cmp	r3, #41	; 0x29
    77c0:	d14f      	bne.n	7862 <__hexnan+0x128>
    77c2:	9b04      	ldr	r3, [sp, #16]
    77c4:	9907      	ldr	r1, [sp, #28]
    77c6:	3302      	adds	r3, #2
    77c8:	600b      	str	r3, [r1, #0]
    77ca:	e016      	b.n	77fa <__hexnan+0xc0>
    77cc:	9a00      	ldr	r2, [sp, #0]
    77ce:	3501      	adds	r5, #1
    77d0:	3201      	adds	r2, #1
    77d2:	9200      	str	r2, [sp, #0]
    77d4:	2d08      	cmp	r5, #8
    77d6:	dd06      	ble.n	77e6 <__hexnan+0xac>
    77d8:	9b01      	ldr	r3, [sp, #4]
    77da:	429c      	cmp	r4, r3
    77dc:	d909      	bls.n	77f2 <__hexnan+0xb8>
    77de:	3c04      	subs	r4, #4
    77e0:	2300      	movs	r3, #0
    77e2:	6023      	str	r3, [r4, #0]
    77e4:	2501      	movs	r5, #1
    77e6:	6821      	ldr	r1, [r4, #0]
    77e8:	220f      	movs	r2, #15
    77ea:	010b      	lsls	r3, r1, #4
    77ec:	4010      	ands	r0, r2
    77ee:	4318      	orrs	r0, r3
    77f0:	6020      	str	r0, [r4, #0]
    77f2:	9a04      	ldr	r2, [sp, #16]
    77f4:	3201      	adds	r2, #1
    77f6:	9204      	str	r2, [sp, #16]
    77f8:	e7bb      	b.n	7772 <__hexnan+0x38>
    77fa:	9900      	ldr	r1, [sp, #0]
    77fc:	2900      	cmp	r1, #0
    77fe:	d030      	beq.n	7862 <__hexnan+0x128>
    7800:	42bc      	cmp	r4, r7
    7802:	d206      	bcs.n	7812 <__hexnan+0xd8>
    7804:	2d07      	cmp	r5, #7
    7806:	dc04      	bgt.n	7812 <__hexnan+0xd8>
    7808:	1c20      	adds	r0, r4, #0
    780a:	1c39      	adds	r1, r7, #0
    780c:	1c2a      	adds	r2, r5, #0
    780e:	f7ff ff82 	bl	7716 <L_shift>
    7812:	9a01      	ldr	r2, [sp, #4]
    7814:	4294      	cmp	r4, r2
    7816:	d90b      	bls.n	7830 <__hexnan+0xf6>
    7818:	1c13      	adds	r3, r2, #0
    781a:	3304      	adds	r3, #4
    781c:	cc02      	ldmia	r4!, {r1}
    781e:	1f1a      	subs	r2, r3, #4
    7820:	6011      	str	r1, [r2, #0]
    7822:	42a6      	cmp	r6, r4
    7824:	d2f9      	bcs.n	781a <__hexnan+0xe0>
    7826:	2200      	movs	r2, #0
    7828:	c304      	stmia	r3!, {r2}
    782a:	429e      	cmp	r6, r3
    782c:	d2fb      	bcs.n	7826 <__hexnan+0xec>
    782e:	e00d      	b.n	784c <__hexnan+0x112>
    7830:	9b05      	ldr	r3, [sp, #20]
    7832:	2b00      	cmp	r3, #0
    7834:	d00a      	beq.n	784c <__hexnan+0x112>
    7836:	9a05      	ldr	r2, [sp, #20]
    7838:	9b03      	ldr	r3, [sp, #12]
    783a:	2120      	movs	r1, #32
    783c:	1a89      	subs	r1, r1, r2
    783e:	2201      	movs	r2, #1
    7840:	3b04      	subs	r3, #4
    7842:	4252      	negs	r2, r2
    7844:	40ca      	lsrs	r2, r1
    7846:	6819      	ldr	r1, [r3, #0]
    7848:	400a      	ands	r2, r1
    784a:	601a      	str	r2, [r3, #0]
    784c:	6832      	ldr	r2, [r6, #0]
    784e:	2a00      	cmp	r2, #0
    7850:	d109      	bne.n	7866 <__hexnan+0x12c>
    7852:	9b01      	ldr	r3, [sp, #4]
    7854:	429e      	cmp	r6, r3
    7856:	d102      	bne.n	785e <__hexnan+0x124>
    7858:	2301      	movs	r3, #1
    785a:	6033      	str	r3, [r6, #0]
    785c:	e003      	b.n	7866 <__hexnan+0x12c>
    785e:	3e04      	subs	r6, #4
    7860:	e7f4      	b.n	784c <__hexnan+0x112>
    7862:	2004      	movs	r0, #4
    7864:	e000      	b.n	7868 <__hexnan+0x12e>
    7866:	2005      	movs	r0, #5
    7868:	b009      	add	sp, #36	; 0x24
    786a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000786c <_localeconv_r>:
    786c:	4800      	ldr	r0, [pc, #0]	; (7870 <_localeconv_r+0x4>)
    786e:	4770      	bx	lr
    7870:	20000174 	.word	0x20000174

00007874 <__smakebuf_r>:
    7874:	b5f0      	push	{r4, r5, r6, r7, lr}
    7876:	898b      	ldrh	r3, [r1, #12]
    7878:	b091      	sub	sp, #68	; 0x44
    787a:	1c05      	adds	r5, r0, #0
    787c:	1c0c      	adds	r4, r1, #0
    787e:	079a      	lsls	r2, r3, #30
    7880:	d425      	bmi.n	78ce <__smakebuf_r+0x5a>
    7882:	230e      	movs	r3, #14
    7884:	5ec9      	ldrsh	r1, [r1, r3]
    7886:	2900      	cmp	r1, #0
    7888:	da06      	bge.n	7898 <__smakebuf_r+0x24>
    788a:	89a7      	ldrh	r7, [r4, #12]
    788c:	2380      	movs	r3, #128	; 0x80
    788e:	401f      	ands	r7, r3
    7890:	d00f      	beq.n	78b2 <__smakebuf_r+0x3e>
    7892:	2700      	movs	r7, #0
    7894:	2640      	movs	r6, #64	; 0x40
    7896:	e00e      	b.n	78b6 <__smakebuf_r+0x42>
    7898:	aa01      	add	r2, sp, #4
    789a:	f000 fd93 	bl	83c4 <_fstat_r>
    789e:	2800      	cmp	r0, #0
    78a0:	dbf3      	blt.n	788a <__smakebuf_r+0x16>
    78a2:	9b02      	ldr	r3, [sp, #8]
    78a4:	27f0      	movs	r7, #240	; 0xf0
    78a6:	023f      	lsls	r7, r7, #8
    78a8:	4a18      	ldr	r2, [pc, #96]	; (790c <__smakebuf_r+0x98>)
    78aa:	401f      	ands	r7, r3
    78ac:	18bf      	adds	r7, r7, r2
    78ae:	427b      	negs	r3, r7
    78b0:	415f      	adcs	r7, r3
    78b2:	2680      	movs	r6, #128	; 0x80
    78b4:	00f6      	lsls	r6, r6, #3
    78b6:	1c28      	adds	r0, r5, #0
    78b8:	1c31      	adds	r1, r6, #0
    78ba:	f000 fc95 	bl	81e8 <_malloc_r>
    78be:	2800      	cmp	r0, #0
    78c0:	d10c      	bne.n	78dc <__smakebuf_r+0x68>
    78c2:	89a3      	ldrh	r3, [r4, #12]
    78c4:	059a      	lsls	r2, r3, #22
    78c6:	d41f      	bmi.n	7908 <__smakebuf_r+0x94>
    78c8:	2202      	movs	r2, #2
    78ca:	4313      	orrs	r3, r2
    78cc:	81a3      	strh	r3, [r4, #12]
    78ce:	1c23      	adds	r3, r4, #0
    78d0:	3347      	adds	r3, #71	; 0x47
    78d2:	6023      	str	r3, [r4, #0]
    78d4:	6123      	str	r3, [r4, #16]
    78d6:	2301      	movs	r3, #1
    78d8:	6163      	str	r3, [r4, #20]
    78da:	e015      	b.n	7908 <__smakebuf_r+0x94>
    78dc:	4b0c      	ldr	r3, [pc, #48]	; (7910 <__smakebuf_r+0x9c>)
    78de:	2280      	movs	r2, #128	; 0x80
    78e0:	62ab      	str	r3, [r5, #40]	; 0x28
    78e2:	89a3      	ldrh	r3, [r4, #12]
    78e4:	6020      	str	r0, [r4, #0]
    78e6:	4313      	orrs	r3, r2
    78e8:	81a3      	strh	r3, [r4, #12]
    78ea:	6120      	str	r0, [r4, #16]
    78ec:	6166      	str	r6, [r4, #20]
    78ee:	2f00      	cmp	r7, #0
    78f0:	d00a      	beq.n	7908 <__smakebuf_r+0x94>
    78f2:	230e      	movs	r3, #14
    78f4:	5ee1      	ldrsh	r1, [r4, r3]
    78f6:	1c28      	adds	r0, r5, #0
    78f8:	f000 fd76 	bl	83e8 <_isatty_r>
    78fc:	2800      	cmp	r0, #0
    78fe:	d003      	beq.n	7908 <__smakebuf_r+0x94>
    7900:	89a3      	ldrh	r3, [r4, #12]
    7902:	2201      	movs	r2, #1
    7904:	4313      	orrs	r3, r2
    7906:	81a3      	strh	r3, [r4, #12]
    7908:	b011      	add	sp, #68	; 0x44
    790a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    790c:	ffffe000 	.word	0xffffe000
    7910:	000070bd 	.word	0x000070bd

00007914 <malloc>:
    7914:	b508      	push	{r3, lr}
    7916:	4b03      	ldr	r3, [pc, #12]	; (7924 <malloc+0x10>)
    7918:	1c01      	adds	r1, r0, #0
    791a:	6818      	ldr	r0, [r3, #0]
    791c:	f000 fc64 	bl	81e8 <_malloc_r>
    7920:	bd08      	pop	{r3, pc}
    7922:	46c0      	nop			; (mov r8, r8)
    7924:	2000016c 	.word	0x2000016c

00007928 <memchr>:
    7928:	b2c9      	uxtb	r1, r1
    792a:	1882      	adds	r2, r0, r2
    792c:	4290      	cmp	r0, r2
    792e:	d004      	beq.n	793a <memchr+0x12>
    7930:	7803      	ldrb	r3, [r0, #0]
    7932:	428b      	cmp	r3, r1
    7934:	d002      	beq.n	793c <memchr+0x14>
    7936:	3001      	adds	r0, #1
    7938:	e7f8      	b.n	792c <memchr+0x4>
    793a:	2000      	movs	r0, #0
    793c:	4770      	bx	lr

0000793e <_Balloc>:
    793e:	b570      	push	{r4, r5, r6, lr}
    7940:	6a45      	ldr	r5, [r0, #36]	; 0x24
    7942:	1c04      	adds	r4, r0, #0
    7944:	1c0e      	adds	r6, r1, #0
    7946:	2d00      	cmp	r5, #0
    7948:	d107      	bne.n	795a <_Balloc+0x1c>
    794a:	2010      	movs	r0, #16
    794c:	f7ff ffe2 	bl	7914 <malloc>
    7950:	6260      	str	r0, [r4, #36]	; 0x24
    7952:	6045      	str	r5, [r0, #4]
    7954:	6085      	str	r5, [r0, #8]
    7956:	6005      	str	r5, [r0, #0]
    7958:	60c5      	str	r5, [r0, #12]
    795a:	6a65      	ldr	r5, [r4, #36]	; 0x24
    795c:	68eb      	ldr	r3, [r5, #12]
    795e:	2b00      	cmp	r3, #0
    7960:	d009      	beq.n	7976 <_Balloc+0x38>
    7962:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7964:	00b2      	lsls	r2, r6, #2
    7966:	68db      	ldr	r3, [r3, #12]
    7968:	189a      	adds	r2, r3, r2
    796a:	6810      	ldr	r0, [r2, #0]
    796c:	2800      	cmp	r0, #0
    796e:	d00e      	beq.n	798e <_Balloc+0x50>
    7970:	6803      	ldr	r3, [r0, #0]
    7972:	6013      	str	r3, [r2, #0]
    7974:	e017      	b.n	79a6 <_Balloc+0x68>
    7976:	1c20      	adds	r0, r4, #0
    7978:	2104      	movs	r1, #4
    797a:	2221      	movs	r2, #33	; 0x21
    797c:	f000 fbde 	bl	813c <_calloc_r>
    7980:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7982:	60e8      	str	r0, [r5, #12]
    7984:	68db      	ldr	r3, [r3, #12]
    7986:	2b00      	cmp	r3, #0
    7988:	d1eb      	bne.n	7962 <_Balloc+0x24>
    798a:	2000      	movs	r0, #0
    798c:	e00e      	b.n	79ac <_Balloc+0x6e>
    798e:	2101      	movs	r1, #1
    7990:	1c0d      	adds	r5, r1, #0
    7992:	40b5      	lsls	r5, r6
    7994:	1d6a      	adds	r2, r5, #5
    7996:	0092      	lsls	r2, r2, #2
    7998:	1c20      	adds	r0, r4, #0
    799a:	f000 fbcf 	bl	813c <_calloc_r>
    799e:	2800      	cmp	r0, #0
    79a0:	d0f3      	beq.n	798a <_Balloc+0x4c>
    79a2:	6046      	str	r6, [r0, #4]
    79a4:	6085      	str	r5, [r0, #8]
    79a6:	2200      	movs	r2, #0
    79a8:	6102      	str	r2, [r0, #16]
    79aa:	60c2      	str	r2, [r0, #12]
    79ac:	bd70      	pop	{r4, r5, r6, pc}

000079ae <_Bfree>:
    79ae:	b570      	push	{r4, r5, r6, lr}
    79b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
    79b2:	1c06      	adds	r6, r0, #0
    79b4:	1c0d      	adds	r5, r1, #0
    79b6:	2c00      	cmp	r4, #0
    79b8:	d107      	bne.n	79ca <_Bfree+0x1c>
    79ba:	2010      	movs	r0, #16
    79bc:	f7ff ffaa 	bl	7914 <malloc>
    79c0:	6270      	str	r0, [r6, #36]	; 0x24
    79c2:	6044      	str	r4, [r0, #4]
    79c4:	6084      	str	r4, [r0, #8]
    79c6:	6004      	str	r4, [r0, #0]
    79c8:	60c4      	str	r4, [r0, #12]
    79ca:	2d00      	cmp	r5, #0
    79cc:	d007      	beq.n	79de <_Bfree+0x30>
    79ce:	6a72      	ldr	r2, [r6, #36]	; 0x24
    79d0:	6869      	ldr	r1, [r5, #4]
    79d2:	68d2      	ldr	r2, [r2, #12]
    79d4:	008b      	lsls	r3, r1, #2
    79d6:	18d3      	adds	r3, r2, r3
    79d8:	681a      	ldr	r2, [r3, #0]
    79da:	602a      	str	r2, [r5, #0]
    79dc:	601d      	str	r5, [r3, #0]
    79de:	bd70      	pop	{r4, r5, r6, pc}

000079e0 <__multadd>:
    79e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    79e2:	1c0c      	adds	r4, r1, #0
    79e4:	1c1e      	adds	r6, r3, #0
    79e6:	690d      	ldr	r5, [r1, #16]
    79e8:	1c07      	adds	r7, r0, #0
    79ea:	3114      	adds	r1, #20
    79ec:	2300      	movs	r3, #0
    79ee:	6808      	ldr	r0, [r1, #0]
    79f0:	3301      	adds	r3, #1
    79f2:	b280      	uxth	r0, r0
    79f4:	4350      	muls	r0, r2
    79f6:	1980      	adds	r0, r0, r6
    79f8:	4684      	mov	ip, r0
    79fa:	0c06      	lsrs	r6, r0, #16
    79fc:	6808      	ldr	r0, [r1, #0]
    79fe:	0c00      	lsrs	r0, r0, #16
    7a00:	4350      	muls	r0, r2
    7a02:	1830      	adds	r0, r6, r0
    7a04:	0c06      	lsrs	r6, r0, #16
    7a06:	0400      	lsls	r0, r0, #16
    7a08:	9001      	str	r0, [sp, #4]
    7a0a:	4660      	mov	r0, ip
    7a0c:	b280      	uxth	r0, r0
    7a0e:	4684      	mov	ip, r0
    7a10:	9801      	ldr	r0, [sp, #4]
    7a12:	4484      	add	ip, r0
    7a14:	4660      	mov	r0, ip
    7a16:	c101      	stmia	r1!, {r0}
    7a18:	42ab      	cmp	r3, r5
    7a1a:	dbe8      	blt.n	79ee <__multadd+0xe>
    7a1c:	2e00      	cmp	r6, #0
    7a1e:	d01b      	beq.n	7a58 <__multadd+0x78>
    7a20:	68a3      	ldr	r3, [r4, #8]
    7a22:	429d      	cmp	r5, r3
    7a24:	db12      	blt.n	7a4c <__multadd+0x6c>
    7a26:	6861      	ldr	r1, [r4, #4]
    7a28:	1c38      	adds	r0, r7, #0
    7a2a:	3101      	adds	r1, #1
    7a2c:	f7ff ff87 	bl	793e <_Balloc>
    7a30:	6922      	ldr	r2, [r4, #16]
    7a32:	1c21      	adds	r1, r4, #0
    7a34:	3202      	adds	r2, #2
    7a36:	9001      	str	r0, [sp, #4]
    7a38:	310c      	adds	r1, #12
    7a3a:	0092      	lsls	r2, r2, #2
    7a3c:	300c      	adds	r0, #12
    7a3e:	f7fc fde9 	bl	4614 <memcpy>
    7a42:	1c21      	adds	r1, r4, #0
    7a44:	1c38      	adds	r0, r7, #0
    7a46:	f7ff ffb2 	bl	79ae <_Bfree>
    7a4a:	9c01      	ldr	r4, [sp, #4]
    7a4c:	1d2b      	adds	r3, r5, #4
    7a4e:	009b      	lsls	r3, r3, #2
    7a50:	18e3      	adds	r3, r4, r3
    7a52:	3501      	adds	r5, #1
    7a54:	605e      	str	r6, [r3, #4]
    7a56:	6125      	str	r5, [r4, #16]
    7a58:	1c20      	adds	r0, r4, #0
    7a5a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00007a5c <__s2b>:
    7a5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7a5e:	1c06      	adds	r6, r0, #0
    7a60:	1c18      	adds	r0, r3, #0
    7a62:	1c0f      	adds	r7, r1, #0
    7a64:	3008      	adds	r0, #8
    7a66:	2109      	movs	r1, #9
    7a68:	9301      	str	r3, [sp, #4]
    7a6a:	1c14      	adds	r4, r2, #0
    7a6c:	f000 fd4e 	bl	850c <__aeabi_idiv>
    7a70:	2301      	movs	r3, #1
    7a72:	2100      	movs	r1, #0
    7a74:	4298      	cmp	r0, r3
    7a76:	dd02      	ble.n	7a7e <__s2b+0x22>
    7a78:	005b      	lsls	r3, r3, #1
    7a7a:	3101      	adds	r1, #1
    7a7c:	e7fa      	b.n	7a74 <__s2b+0x18>
    7a7e:	1c30      	adds	r0, r6, #0
    7a80:	f7ff ff5d 	bl	793e <_Balloc>
    7a84:	9b08      	ldr	r3, [sp, #32]
    7a86:	1c01      	adds	r1, r0, #0
    7a88:	6143      	str	r3, [r0, #20]
    7a8a:	2301      	movs	r3, #1
    7a8c:	6103      	str	r3, [r0, #16]
    7a8e:	2c09      	cmp	r4, #9
    7a90:	dd12      	ble.n	7ab8 <__s2b+0x5c>
    7a92:	1c3b      	adds	r3, r7, #0
    7a94:	3309      	adds	r3, #9
    7a96:	9300      	str	r3, [sp, #0]
    7a98:	1c1d      	adds	r5, r3, #0
    7a9a:	193f      	adds	r7, r7, r4
    7a9c:	782b      	ldrb	r3, [r5, #0]
    7a9e:	1c30      	adds	r0, r6, #0
    7aa0:	3b30      	subs	r3, #48	; 0x30
    7aa2:	220a      	movs	r2, #10
    7aa4:	f7ff ff9c 	bl	79e0 <__multadd>
    7aa8:	3501      	adds	r5, #1
    7aaa:	1c01      	adds	r1, r0, #0
    7aac:	42bd      	cmp	r5, r7
    7aae:	d1f5      	bne.n	7a9c <__s2b+0x40>
    7ab0:	9b00      	ldr	r3, [sp, #0]
    7ab2:	191f      	adds	r7, r3, r4
    7ab4:	3f08      	subs	r7, #8
    7ab6:	e001      	b.n	7abc <__s2b+0x60>
    7ab8:	370a      	adds	r7, #10
    7aba:	2409      	movs	r4, #9
    7abc:	1c25      	adds	r5, r4, #0
    7abe:	9b01      	ldr	r3, [sp, #4]
    7ac0:	429d      	cmp	r5, r3
    7ac2:	da09      	bge.n	7ad8 <__s2b+0x7c>
    7ac4:	1b3b      	subs	r3, r7, r4
    7ac6:	5d5b      	ldrb	r3, [r3, r5]
    7ac8:	1c30      	adds	r0, r6, #0
    7aca:	3b30      	subs	r3, #48	; 0x30
    7acc:	220a      	movs	r2, #10
    7ace:	f7ff ff87 	bl	79e0 <__multadd>
    7ad2:	3501      	adds	r5, #1
    7ad4:	1c01      	adds	r1, r0, #0
    7ad6:	e7f2      	b.n	7abe <__s2b+0x62>
    7ad8:	1c08      	adds	r0, r1, #0
    7ada:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00007adc <__hi0bits>:
    7adc:	2200      	movs	r2, #0
    7ade:	1c03      	adds	r3, r0, #0
    7ae0:	0c01      	lsrs	r1, r0, #16
    7ae2:	4291      	cmp	r1, r2
    7ae4:	d101      	bne.n	7aea <__hi0bits+0xe>
    7ae6:	0403      	lsls	r3, r0, #16
    7ae8:	2210      	movs	r2, #16
    7aea:	0e19      	lsrs	r1, r3, #24
    7aec:	d101      	bne.n	7af2 <__hi0bits+0x16>
    7aee:	3208      	adds	r2, #8
    7af0:	021b      	lsls	r3, r3, #8
    7af2:	0f19      	lsrs	r1, r3, #28
    7af4:	d101      	bne.n	7afa <__hi0bits+0x1e>
    7af6:	3204      	adds	r2, #4
    7af8:	011b      	lsls	r3, r3, #4
    7afa:	0f99      	lsrs	r1, r3, #30
    7afc:	d101      	bne.n	7b02 <__hi0bits+0x26>
    7afe:	3202      	adds	r2, #2
    7b00:	009b      	lsls	r3, r3, #2
    7b02:	2b00      	cmp	r3, #0
    7b04:	db04      	blt.n	7b10 <__hi0bits+0x34>
    7b06:	2020      	movs	r0, #32
    7b08:	0059      	lsls	r1, r3, #1
    7b0a:	d502      	bpl.n	7b12 <__hi0bits+0x36>
    7b0c:	1c50      	adds	r0, r2, #1
    7b0e:	e000      	b.n	7b12 <__hi0bits+0x36>
    7b10:	1c10      	adds	r0, r2, #0
    7b12:	4770      	bx	lr

00007b14 <__lo0bits>:
    7b14:	6803      	ldr	r3, [r0, #0]
    7b16:	2207      	movs	r2, #7
    7b18:	1c01      	adds	r1, r0, #0
    7b1a:	401a      	ands	r2, r3
    7b1c:	d00b      	beq.n	7b36 <__lo0bits+0x22>
    7b1e:	2201      	movs	r2, #1
    7b20:	2000      	movs	r0, #0
    7b22:	4213      	tst	r3, r2
    7b24:	d122      	bne.n	7b6c <__lo0bits+0x58>
    7b26:	2002      	movs	r0, #2
    7b28:	4203      	tst	r3, r0
    7b2a:	d001      	beq.n	7b30 <__lo0bits+0x1c>
    7b2c:	40d3      	lsrs	r3, r2
    7b2e:	e01b      	b.n	7b68 <__lo0bits+0x54>
    7b30:	089b      	lsrs	r3, r3, #2
    7b32:	600b      	str	r3, [r1, #0]
    7b34:	e01a      	b.n	7b6c <__lo0bits+0x58>
    7b36:	b298      	uxth	r0, r3
    7b38:	2800      	cmp	r0, #0
    7b3a:	d101      	bne.n	7b40 <__lo0bits+0x2c>
    7b3c:	0c1b      	lsrs	r3, r3, #16
    7b3e:	2210      	movs	r2, #16
    7b40:	b2d8      	uxtb	r0, r3
    7b42:	2800      	cmp	r0, #0
    7b44:	d101      	bne.n	7b4a <__lo0bits+0x36>
    7b46:	3208      	adds	r2, #8
    7b48:	0a1b      	lsrs	r3, r3, #8
    7b4a:	0718      	lsls	r0, r3, #28
    7b4c:	d101      	bne.n	7b52 <__lo0bits+0x3e>
    7b4e:	3204      	adds	r2, #4
    7b50:	091b      	lsrs	r3, r3, #4
    7b52:	0798      	lsls	r0, r3, #30
    7b54:	d101      	bne.n	7b5a <__lo0bits+0x46>
    7b56:	3202      	adds	r2, #2
    7b58:	089b      	lsrs	r3, r3, #2
    7b5a:	07d8      	lsls	r0, r3, #31
    7b5c:	d404      	bmi.n	7b68 <__lo0bits+0x54>
    7b5e:	085b      	lsrs	r3, r3, #1
    7b60:	2020      	movs	r0, #32
    7b62:	2b00      	cmp	r3, #0
    7b64:	d002      	beq.n	7b6c <__lo0bits+0x58>
    7b66:	3201      	adds	r2, #1
    7b68:	600b      	str	r3, [r1, #0]
    7b6a:	1c10      	adds	r0, r2, #0
    7b6c:	4770      	bx	lr

00007b6e <__i2b>:
    7b6e:	b510      	push	{r4, lr}
    7b70:	1c0c      	adds	r4, r1, #0
    7b72:	2101      	movs	r1, #1
    7b74:	f7ff fee3 	bl	793e <_Balloc>
    7b78:	2301      	movs	r3, #1
    7b7a:	6144      	str	r4, [r0, #20]
    7b7c:	6103      	str	r3, [r0, #16]
    7b7e:	bd10      	pop	{r4, pc}

00007b80 <__multiply>:
    7b80:	b5f0      	push	{r4, r5, r6, r7, lr}
    7b82:	1c0c      	adds	r4, r1, #0
    7b84:	1c15      	adds	r5, r2, #0
    7b86:	6909      	ldr	r1, [r1, #16]
    7b88:	6912      	ldr	r2, [r2, #16]
    7b8a:	b08b      	sub	sp, #44	; 0x2c
    7b8c:	4291      	cmp	r1, r2
    7b8e:	da02      	bge.n	7b96 <__multiply+0x16>
    7b90:	1c23      	adds	r3, r4, #0
    7b92:	1c2c      	adds	r4, r5, #0
    7b94:	1c1d      	adds	r5, r3, #0
    7b96:	6927      	ldr	r7, [r4, #16]
    7b98:	692e      	ldr	r6, [r5, #16]
    7b9a:	68a2      	ldr	r2, [r4, #8]
    7b9c:	19bb      	adds	r3, r7, r6
    7b9e:	6861      	ldr	r1, [r4, #4]
    7ba0:	9302      	str	r3, [sp, #8]
    7ba2:	4293      	cmp	r3, r2
    7ba4:	dd00      	ble.n	7ba8 <__multiply+0x28>
    7ba6:	3101      	adds	r1, #1
    7ba8:	f7ff fec9 	bl	793e <_Balloc>
    7bac:	1c03      	adds	r3, r0, #0
    7bae:	9003      	str	r0, [sp, #12]
    7bb0:	9802      	ldr	r0, [sp, #8]
    7bb2:	3314      	adds	r3, #20
    7bb4:	0082      	lsls	r2, r0, #2
    7bb6:	189a      	adds	r2, r3, r2
    7bb8:	1c19      	adds	r1, r3, #0
    7bba:	4291      	cmp	r1, r2
    7bbc:	d202      	bcs.n	7bc4 <__multiply+0x44>
    7bbe:	2000      	movs	r0, #0
    7bc0:	c101      	stmia	r1!, {r0}
    7bc2:	e7fa      	b.n	7bba <__multiply+0x3a>
    7bc4:	3514      	adds	r5, #20
    7bc6:	3414      	adds	r4, #20
    7bc8:	00bf      	lsls	r7, r7, #2
    7bca:	46ac      	mov	ip, r5
    7bcc:	00b6      	lsls	r6, r6, #2
    7bce:	19e7      	adds	r7, r4, r7
    7bd0:	4466      	add	r6, ip
    7bd2:	9404      	str	r4, [sp, #16]
    7bd4:	9707      	str	r7, [sp, #28]
    7bd6:	9609      	str	r6, [sp, #36]	; 0x24
    7bd8:	9e09      	ldr	r6, [sp, #36]	; 0x24
    7bda:	45b4      	cmp	ip, r6
    7bdc:	d256      	bcs.n	7c8c <__multiply+0x10c>
    7bde:	4665      	mov	r5, ip
    7be0:	882d      	ldrh	r5, [r5, #0]
    7be2:	9505      	str	r5, [sp, #20]
    7be4:	2d00      	cmp	r5, #0
    7be6:	d01f      	beq.n	7c28 <__multiply+0xa8>
    7be8:	9c04      	ldr	r4, [sp, #16]
    7bea:	1c19      	adds	r1, r3, #0
    7bec:	2000      	movs	r0, #0
    7bee:	680f      	ldr	r7, [r1, #0]
    7bf0:	cc40      	ldmia	r4!, {r6}
    7bf2:	b2bf      	uxth	r7, r7
    7bf4:	9d05      	ldr	r5, [sp, #20]
    7bf6:	9706      	str	r7, [sp, #24]
    7bf8:	b2b7      	uxth	r7, r6
    7bfa:	436f      	muls	r7, r5
    7bfc:	9d06      	ldr	r5, [sp, #24]
    7bfe:	0c36      	lsrs	r6, r6, #16
    7c00:	19ef      	adds	r7, r5, r7
    7c02:	183f      	adds	r7, r7, r0
    7c04:	6808      	ldr	r0, [r1, #0]
    7c06:	9108      	str	r1, [sp, #32]
    7c08:	0c05      	lsrs	r5, r0, #16
    7c0a:	9805      	ldr	r0, [sp, #20]
    7c0c:	4346      	muls	r6, r0
    7c0e:	0c38      	lsrs	r0, r7, #16
    7c10:	19ad      	adds	r5, r5, r6
    7c12:	182d      	adds	r5, r5, r0
    7c14:	0c28      	lsrs	r0, r5, #16
    7c16:	b2bf      	uxth	r7, r7
    7c18:	042d      	lsls	r5, r5, #16
    7c1a:	433d      	orrs	r5, r7
    7c1c:	c120      	stmia	r1!, {r5}
    7c1e:	9d07      	ldr	r5, [sp, #28]
    7c20:	42ac      	cmp	r4, r5
    7c22:	d3e4      	bcc.n	7bee <__multiply+0x6e>
    7c24:	9e08      	ldr	r6, [sp, #32]
    7c26:	6070      	str	r0, [r6, #4]
    7c28:	4667      	mov	r7, ip
    7c2a:	887d      	ldrh	r5, [r7, #2]
    7c2c:	2d00      	cmp	r5, #0
    7c2e:	d022      	beq.n	7c76 <__multiply+0xf6>
    7c30:	2600      	movs	r6, #0
    7c32:	6818      	ldr	r0, [r3, #0]
    7c34:	9c04      	ldr	r4, [sp, #16]
    7c36:	1c19      	adds	r1, r3, #0
    7c38:	9601      	str	r6, [sp, #4]
    7c3a:	8827      	ldrh	r7, [r4, #0]
    7c3c:	b280      	uxth	r0, r0
    7c3e:	436f      	muls	r7, r5
    7c40:	9706      	str	r7, [sp, #24]
    7c42:	9e06      	ldr	r6, [sp, #24]
    7c44:	884f      	ldrh	r7, [r1, #2]
    7c46:	9105      	str	r1, [sp, #20]
    7c48:	19f6      	adds	r6, r6, r7
    7c4a:	9f01      	ldr	r7, [sp, #4]
    7c4c:	19f7      	adds	r7, r6, r7
    7c4e:	9706      	str	r7, [sp, #24]
    7c50:	043f      	lsls	r7, r7, #16
    7c52:	4338      	orrs	r0, r7
    7c54:	6008      	str	r0, [r1, #0]
    7c56:	cc01      	ldmia	r4!, {r0}
    7c58:	888f      	ldrh	r7, [r1, #4]
    7c5a:	0c00      	lsrs	r0, r0, #16
    7c5c:	4368      	muls	r0, r5
    7c5e:	19c0      	adds	r0, r0, r7
    7c60:	9f06      	ldr	r7, [sp, #24]
    7c62:	3104      	adds	r1, #4
    7c64:	0c3e      	lsrs	r6, r7, #16
    7c66:	1980      	adds	r0, r0, r6
    7c68:	9f07      	ldr	r7, [sp, #28]
    7c6a:	0c06      	lsrs	r6, r0, #16
    7c6c:	9601      	str	r6, [sp, #4]
    7c6e:	42a7      	cmp	r7, r4
    7c70:	d8e3      	bhi.n	7c3a <__multiply+0xba>
    7c72:	9905      	ldr	r1, [sp, #20]
    7c74:	6048      	str	r0, [r1, #4]
    7c76:	2504      	movs	r5, #4
    7c78:	44ac      	add	ip, r5
    7c7a:	195b      	adds	r3, r3, r5
    7c7c:	e7ac      	b.n	7bd8 <__multiply+0x58>
    7c7e:	3a04      	subs	r2, #4
    7c80:	6810      	ldr	r0, [r2, #0]
    7c82:	2800      	cmp	r0, #0
    7c84:	d105      	bne.n	7c92 <__multiply+0x112>
    7c86:	9f02      	ldr	r7, [sp, #8]
    7c88:	3f01      	subs	r7, #1
    7c8a:	9702      	str	r7, [sp, #8]
    7c8c:	9d02      	ldr	r5, [sp, #8]
    7c8e:	2d00      	cmp	r5, #0
    7c90:	dcf5      	bgt.n	7c7e <__multiply+0xfe>
    7c92:	9f03      	ldr	r7, [sp, #12]
    7c94:	9e02      	ldr	r6, [sp, #8]
    7c96:	1c38      	adds	r0, r7, #0
    7c98:	613e      	str	r6, [r7, #16]
    7c9a:	b00b      	add	sp, #44	; 0x2c
    7c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00007ca0 <__pow5mult>:
    7ca0:	2303      	movs	r3, #3
    7ca2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7ca4:	4013      	ands	r3, r2
    7ca6:	1c05      	adds	r5, r0, #0
    7ca8:	1c0e      	adds	r6, r1, #0
    7caa:	1c14      	adds	r4, r2, #0
    7cac:	2b00      	cmp	r3, #0
    7cae:	d007      	beq.n	7cc0 <__pow5mult+0x20>
    7cb0:	4a22      	ldr	r2, [pc, #136]	; (7d3c <__pow5mult+0x9c>)
    7cb2:	3b01      	subs	r3, #1
    7cb4:	009b      	lsls	r3, r3, #2
    7cb6:	589a      	ldr	r2, [r3, r2]
    7cb8:	2300      	movs	r3, #0
    7cba:	f7ff fe91 	bl	79e0 <__multadd>
    7cbe:	1c06      	adds	r6, r0, #0
    7cc0:	10a4      	asrs	r4, r4, #2
    7cc2:	9401      	str	r4, [sp, #4]
    7cc4:	d037      	beq.n	7d36 <__pow5mult+0x96>
    7cc6:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    7cc8:	2c00      	cmp	r4, #0
    7cca:	d107      	bne.n	7cdc <__pow5mult+0x3c>
    7ccc:	2010      	movs	r0, #16
    7cce:	f7ff fe21 	bl	7914 <malloc>
    7cd2:	6268      	str	r0, [r5, #36]	; 0x24
    7cd4:	6044      	str	r4, [r0, #4]
    7cd6:	6084      	str	r4, [r0, #8]
    7cd8:	6004      	str	r4, [r0, #0]
    7cda:	60c4      	str	r4, [r0, #12]
    7cdc:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    7cde:	68bc      	ldr	r4, [r7, #8]
    7ce0:	2c00      	cmp	r4, #0
    7ce2:	d110      	bne.n	7d06 <__pow5mult+0x66>
    7ce4:	1c28      	adds	r0, r5, #0
    7ce6:	4916      	ldr	r1, [pc, #88]	; (7d40 <__pow5mult+0xa0>)
    7ce8:	f7ff ff41 	bl	7b6e <__i2b>
    7cec:	2300      	movs	r3, #0
    7cee:	60b8      	str	r0, [r7, #8]
    7cf0:	1c04      	adds	r4, r0, #0
    7cf2:	6003      	str	r3, [r0, #0]
    7cf4:	e007      	b.n	7d06 <__pow5mult+0x66>
    7cf6:	9b01      	ldr	r3, [sp, #4]
    7cf8:	105b      	asrs	r3, r3, #1
    7cfa:	9301      	str	r3, [sp, #4]
    7cfc:	d01b      	beq.n	7d36 <__pow5mult+0x96>
    7cfe:	6820      	ldr	r0, [r4, #0]
    7d00:	2800      	cmp	r0, #0
    7d02:	d00f      	beq.n	7d24 <__pow5mult+0x84>
    7d04:	1c04      	adds	r4, r0, #0
    7d06:	9b01      	ldr	r3, [sp, #4]
    7d08:	07db      	lsls	r3, r3, #31
    7d0a:	d5f4      	bpl.n	7cf6 <__pow5mult+0x56>
    7d0c:	1c31      	adds	r1, r6, #0
    7d0e:	1c22      	adds	r2, r4, #0
    7d10:	1c28      	adds	r0, r5, #0
    7d12:	f7ff ff35 	bl	7b80 <__multiply>
    7d16:	1c31      	adds	r1, r6, #0
    7d18:	1c07      	adds	r7, r0, #0
    7d1a:	1c28      	adds	r0, r5, #0
    7d1c:	f7ff fe47 	bl	79ae <_Bfree>
    7d20:	1c3e      	adds	r6, r7, #0
    7d22:	e7e8      	b.n	7cf6 <__pow5mult+0x56>
    7d24:	1c28      	adds	r0, r5, #0
    7d26:	1c21      	adds	r1, r4, #0
    7d28:	1c22      	adds	r2, r4, #0
    7d2a:	f7ff ff29 	bl	7b80 <__multiply>
    7d2e:	2300      	movs	r3, #0
    7d30:	6020      	str	r0, [r4, #0]
    7d32:	6003      	str	r3, [r0, #0]
    7d34:	e7e6      	b.n	7d04 <__pow5mult+0x64>
    7d36:	1c30      	adds	r0, r6, #0
    7d38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7d3a:	46c0      	nop			; (mov r8, r8)
    7d3c:	0000c908 	.word	0x0000c908
    7d40:	00000271 	.word	0x00000271

00007d44 <__lshift>:
    7d44:	b5f0      	push	{r4, r5, r6, r7, lr}
    7d46:	1c0c      	adds	r4, r1, #0
    7d48:	b085      	sub	sp, #20
    7d4a:	9003      	str	r0, [sp, #12]
    7d4c:	6920      	ldr	r0, [r4, #16]
    7d4e:	1155      	asrs	r5, r2, #5
    7d50:	1828      	adds	r0, r5, r0
    7d52:	9002      	str	r0, [sp, #8]
    7d54:	6849      	ldr	r1, [r1, #4]
    7d56:	3001      	adds	r0, #1
    7d58:	68a3      	ldr	r3, [r4, #8]
    7d5a:	1c17      	adds	r7, r2, #0
    7d5c:	9000      	str	r0, [sp, #0]
    7d5e:	9a00      	ldr	r2, [sp, #0]
    7d60:	429a      	cmp	r2, r3
    7d62:	dd02      	ble.n	7d6a <__lshift+0x26>
    7d64:	3101      	adds	r1, #1
    7d66:	005b      	lsls	r3, r3, #1
    7d68:	e7f9      	b.n	7d5e <__lshift+0x1a>
    7d6a:	9803      	ldr	r0, [sp, #12]
    7d6c:	f7ff fde7 	bl	793e <_Balloc>
    7d70:	1c02      	adds	r2, r0, #0
    7d72:	1c06      	adds	r6, r0, #0
    7d74:	3214      	adds	r2, #20
    7d76:	2300      	movs	r3, #0
    7d78:	42ab      	cmp	r3, r5
    7d7a:	da04      	bge.n	7d86 <__lshift+0x42>
    7d7c:	0099      	lsls	r1, r3, #2
    7d7e:	2000      	movs	r0, #0
    7d80:	5050      	str	r0, [r2, r1]
    7d82:	3301      	adds	r3, #1
    7d84:	e7f8      	b.n	7d78 <__lshift+0x34>
    7d86:	43eb      	mvns	r3, r5
    7d88:	17db      	asrs	r3, r3, #31
    7d8a:	401d      	ands	r5, r3
    7d8c:	00ad      	lsls	r5, r5, #2
    7d8e:	6920      	ldr	r0, [r4, #16]
    7d90:	1955      	adds	r5, r2, r5
    7d92:	1c22      	adds	r2, r4, #0
    7d94:	3214      	adds	r2, #20
    7d96:	0083      	lsls	r3, r0, #2
    7d98:	189b      	adds	r3, r3, r2
    7d9a:	469c      	mov	ip, r3
    7d9c:	231f      	movs	r3, #31
    7d9e:	401f      	ands	r7, r3
    7da0:	d014      	beq.n	7dcc <__lshift+0x88>
    7da2:	2320      	movs	r3, #32
    7da4:	1bdb      	subs	r3, r3, r7
    7da6:	9301      	str	r3, [sp, #4]
    7da8:	2300      	movs	r3, #0
    7daa:	6810      	ldr	r0, [r2, #0]
    7dac:	1c29      	adds	r1, r5, #0
    7dae:	40b8      	lsls	r0, r7
    7db0:	4303      	orrs	r3, r0
    7db2:	c508      	stmia	r5!, {r3}
    7db4:	ca08      	ldmia	r2!, {r3}
    7db6:	9801      	ldr	r0, [sp, #4]
    7db8:	40c3      	lsrs	r3, r0
    7dba:	4594      	cmp	ip, r2
    7dbc:	d8f5      	bhi.n	7daa <__lshift+0x66>
    7dbe:	604b      	str	r3, [r1, #4]
    7dc0:	2b00      	cmp	r3, #0
    7dc2:	d007      	beq.n	7dd4 <__lshift+0x90>
    7dc4:	9902      	ldr	r1, [sp, #8]
    7dc6:	3102      	adds	r1, #2
    7dc8:	9100      	str	r1, [sp, #0]
    7dca:	e003      	b.n	7dd4 <__lshift+0x90>
    7dcc:	ca08      	ldmia	r2!, {r3}
    7dce:	c508      	stmia	r5!, {r3}
    7dd0:	4594      	cmp	ip, r2
    7dd2:	d8fb      	bhi.n	7dcc <__lshift+0x88>
    7dd4:	9b00      	ldr	r3, [sp, #0]
    7dd6:	9803      	ldr	r0, [sp, #12]
    7dd8:	3b01      	subs	r3, #1
    7dda:	6133      	str	r3, [r6, #16]
    7ddc:	1c21      	adds	r1, r4, #0
    7dde:	f7ff fde6 	bl	79ae <_Bfree>
    7de2:	1c30      	adds	r0, r6, #0
    7de4:	b005      	add	sp, #20
    7de6:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007de8 <__mcmp>:
    7de8:	b510      	push	{r4, lr}
    7dea:	6902      	ldr	r2, [r0, #16]
    7dec:	690c      	ldr	r4, [r1, #16]
    7dee:	1c03      	adds	r3, r0, #0
    7df0:	1b10      	subs	r0, r2, r4
    7df2:	d113      	bne.n	7e1c <__mcmp+0x34>
    7df4:	1c1a      	adds	r2, r3, #0
    7df6:	00a0      	lsls	r0, r4, #2
    7df8:	3214      	adds	r2, #20
    7dfa:	3114      	adds	r1, #20
    7dfc:	1813      	adds	r3, r2, r0
    7dfe:	1809      	adds	r1, r1, r0
    7e00:	3b04      	subs	r3, #4
    7e02:	3904      	subs	r1, #4
    7e04:	681c      	ldr	r4, [r3, #0]
    7e06:	6808      	ldr	r0, [r1, #0]
    7e08:	4284      	cmp	r4, r0
    7e0a:	d004      	beq.n	7e16 <__mcmp+0x2e>
    7e0c:	4284      	cmp	r4, r0
    7e0e:	4180      	sbcs	r0, r0
    7e10:	2301      	movs	r3, #1
    7e12:	4318      	orrs	r0, r3
    7e14:	e002      	b.n	7e1c <__mcmp+0x34>
    7e16:	4293      	cmp	r3, r2
    7e18:	d8f2      	bhi.n	7e00 <__mcmp+0x18>
    7e1a:	2000      	movs	r0, #0
    7e1c:	bd10      	pop	{r4, pc}

00007e1e <__mdiff>:
    7e1e:	b5f0      	push	{r4, r5, r6, r7, lr}
    7e20:	1c07      	adds	r7, r0, #0
    7e22:	b085      	sub	sp, #20
    7e24:	1c08      	adds	r0, r1, #0
    7e26:	1c0d      	adds	r5, r1, #0
    7e28:	1c11      	adds	r1, r2, #0
    7e2a:	1c14      	adds	r4, r2, #0
    7e2c:	f7ff ffdc 	bl	7de8 <__mcmp>
    7e30:	1e06      	subs	r6, r0, #0
    7e32:	d107      	bne.n	7e44 <__mdiff+0x26>
    7e34:	1c38      	adds	r0, r7, #0
    7e36:	1c31      	adds	r1, r6, #0
    7e38:	f7ff fd81 	bl	793e <_Balloc>
    7e3c:	2301      	movs	r3, #1
    7e3e:	6103      	str	r3, [r0, #16]
    7e40:	6146      	str	r6, [r0, #20]
    7e42:	e050      	b.n	7ee6 <__mdiff+0xc8>
    7e44:	2800      	cmp	r0, #0
    7e46:	db01      	blt.n	7e4c <__mdiff+0x2e>
    7e48:	2600      	movs	r6, #0
    7e4a:	e003      	b.n	7e54 <__mdiff+0x36>
    7e4c:	1c2b      	adds	r3, r5, #0
    7e4e:	2601      	movs	r6, #1
    7e50:	1c25      	adds	r5, r4, #0
    7e52:	1c1c      	adds	r4, r3, #0
    7e54:	6869      	ldr	r1, [r5, #4]
    7e56:	1c38      	adds	r0, r7, #0
    7e58:	f7ff fd71 	bl	793e <_Balloc>
    7e5c:	692a      	ldr	r2, [r5, #16]
    7e5e:	1c2b      	adds	r3, r5, #0
    7e60:	3314      	adds	r3, #20
    7e62:	0091      	lsls	r1, r2, #2
    7e64:	1859      	adds	r1, r3, r1
    7e66:	9102      	str	r1, [sp, #8]
    7e68:	6921      	ldr	r1, [r4, #16]
    7e6a:	1c25      	adds	r5, r4, #0
    7e6c:	3514      	adds	r5, #20
    7e6e:	0089      	lsls	r1, r1, #2
    7e70:	1869      	adds	r1, r5, r1
    7e72:	1c04      	adds	r4, r0, #0
    7e74:	9103      	str	r1, [sp, #12]
    7e76:	60c6      	str	r6, [r0, #12]
    7e78:	3414      	adds	r4, #20
    7e7a:	2100      	movs	r1, #0
    7e7c:	cb40      	ldmia	r3!, {r6}
    7e7e:	cd80      	ldmia	r5!, {r7}
    7e80:	46b4      	mov	ip, r6
    7e82:	b2b6      	uxth	r6, r6
    7e84:	1871      	adds	r1, r6, r1
    7e86:	b2be      	uxth	r6, r7
    7e88:	1b8e      	subs	r6, r1, r6
    7e8a:	4661      	mov	r1, ip
    7e8c:	9601      	str	r6, [sp, #4]
    7e8e:	0c3f      	lsrs	r7, r7, #16
    7e90:	0c0e      	lsrs	r6, r1, #16
    7e92:	1bf7      	subs	r7, r6, r7
    7e94:	9e01      	ldr	r6, [sp, #4]
    7e96:	3404      	adds	r4, #4
    7e98:	1431      	asrs	r1, r6, #16
    7e9a:	187f      	adds	r7, r7, r1
    7e9c:	1439      	asrs	r1, r7, #16
    7e9e:	043f      	lsls	r7, r7, #16
    7ea0:	9700      	str	r7, [sp, #0]
    7ea2:	9f01      	ldr	r7, [sp, #4]
    7ea4:	1f26      	subs	r6, r4, #4
    7ea6:	46b4      	mov	ip, r6
    7ea8:	b2be      	uxth	r6, r7
    7eaa:	9f00      	ldr	r7, [sp, #0]
    7eac:	4337      	orrs	r7, r6
    7eae:	4666      	mov	r6, ip
    7eb0:	6037      	str	r7, [r6, #0]
    7eb2:	9f03      	ldr	r7, [sp, #12]
    7eb4:	42bd      	cmp	r5, r7
    7eb6:	d3e1      	bcc.n	7e7c <__mdiff+0x5e>
    7eb8:	9e02      	ldr	r6, [sp, #8]
    7eba:	1c25      	adds	r5, r4, #0
    7ebc:	42b3      	cmp	r3, r6
    7ebe:	d20b      	bcs.n	7ed8 <__mdiff+0xba>
    7ec0:	cb80      	ldmia	r3!, {r7}
    7ec2:	b2bd      	uxth	r5, r7
    7ec4:	186d      	adds	r5, r5, r1
    7ec6:	142e      	asrs	r6, r5, #16
    7ec8:	0c3f      	lsrs	r7, r7, #16
    7eca:	19f6      	adds	r6, r6, r7
    7ecc:	1431      	asrs	r1, r6, #16
    7ece:	b2ad      	uxth	r5, r5
    7ed0:	0436      	lsls	r6, r6, #16
    7ed2:	4335      	orrs	r5, r6
    7ed4:	c420      	stmia	r4!, {r5}
    7ed6:	e7ef      	b.n	7eb8 <__mdiff+0x9a>
    7ed8:	3d04      	subs	r5, #4
    7eda:	682f      	ldr	r7, [r5, #0]
    7edc:	2f00      	cmp	r7, #0
    7ede:	d101      	bne.n	7ee4 <__mdiff+0xc6>
    7ee0:	3a01      	subs	r2, #1
    7ee2:	e7f9      	b.n	7ed8 <__mdiff+0xba>
    7ee4:	6102      	str	r2, [r0, #16]
    7ee6:	b005      	add	sp, #20
    7ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00007eec <__ulp>:
    7eec:	4b0e      	ldr	r3, [pc, #56]	; (7f28 <__ulp+0x3c>)
    7eee:	4a0f      	ldr	r2, [pc, #60]	; (7f2c <__ulp+0x40>)
    7ef0:	400b      	ands	r3, r1
    7ef2:	189b      	adds	r3, r3, r2
    7ef4:	b510      	push	{r4, lr}
    7ef6:	2b00      	cmp	r3, #0
    7ef8:	dd01      	ble.n	7efe <__ulp+0x12>
    7efa:	1c19      	adds	r1, r3, #0
    7efc:	e009      	b.n	7f12 <__ulp+0x26>
    7efe:	425b      	negs	r3, r3
    7f00:	151b      	asrs	r3, r3, #20
    7f02:	2000      	movs	r0, #0
    7f04:	2100      	movs	r1, #0
    7f06:	2b13      	cmp	r3, #19
    7f08:	dc05      	bgt.n	7f16 <__ulp+0x2a>
    7f0a:	2280      	movs	r2, #128	; 0x80
    7f0c:	0312      	lsls	r2, r2, #12
    7f0e:	1c11      	adds	r1, r2, #0
    7f10:	4119      	asrs	r1, r3
    7f12:	2000      	movs	r0, #0
    7f14:	e006      	b.n	7f24 <__ulp+0x38>
    7f16:	2201      	movs	r2, #1
    7f18:	2b32      	cmp	r3, #50	; 0x32
    7f1a:	dc02      	bgt.n	7f22 <__ulp+0x36>
    7f1c:	2433      	movs	r4, #51	; 0x33
    7f1e:	1ae3      	subs	r3, r4, r3
    7f20:	409a      	lsls	r2, r3
    7f22:	1c10      	adds	r0, r2, #0
    7f24:	bd10      	pop	{r4, pc}
    7f26:	46c0      	nop			; (mov r8, r8)
    7f28:	7ff00000 	.word	0x7ff00000
    7f2c:	fcc00000 	.word	0xfcc00000

00007f30 <__b2d>:
    7f30:	6903      	ldr	r3, [r0, #16]
    7f32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7f34:	1c06      	adds	r6, r0, #0
    7f36:	3614      	adds	r6, #20
    7f38:	009b      	lsls	r3, r3, #2
    7f3a:	18f3      	adds	r3, r6, r3
    7f3c:	1c1c      	adds	r4, r3, #0
    7f3e:	3c04      	subs	r4, #4
    7f40:	6825      	ldr	r5, [r4, #0]
    7f42:	1c0f      	adds	r7, r1, #0
    7f44:	1c28      	adds	r0, r5, #0
    7f46:	9301      	str	r3, [sp, #4]
    7f48:	f7ff fdc8 	bl	7adc <__hi0bits>
    7f4c:	2320      	movs	r3, #32
    7f4e:	1a1b      	subs	r3, r3, r0
    7f50:	603b      	str	r3, [r7, #0]
    7f52:	491f      	ldr	r1, [pc, #124]	; (7fd0 <__b2d+0xa0>)
    7f54:	280a      	cmp	r0, #10
    7f56:	dc13      	bgt.n	7f80 <__b2d+0x50>
    7f58:	230b      	movs	r3, #11
    7f5a:	1a1b      	subs	r3, r3, r0
    7f5c:	1c2f      	adds	r7, r5, #0
    7f5e:	40df      	lsrs	r7, r3
    7f60:	469c      	mov	ip, r3
    7f62:	1c0b      	adds	r3, r1, #0
    7f64:	433b      	orrs	r3, r7
    7f66:	2100      	movs	r1, #0
    7f68:	42b4      	cmp	r4, r6
    7f6a:	d902      	bls.n	7f72 <__b2d+0x42>
    7f6c:	9901      	ldr	r1, [sp, #4]
    7f6e:	3908      	subs	r1, #8
    7f70:	6809      	ldr	r1, [r1, #0]
    7f72:	4664      	mov	r4, ip
    7f74:	40e1      	lsrs	r1, r4
    7f76:	3015      	adds	r0, #21
    7f78:	4085      	lsls	r5, r0
    7f7a:	1c0a      	adds	r2, r1, #0
    7f7c:	432a      	orrs	r2, r5
    7f7e:	e022      	b.n	7fc6 <__b2d+0x96>
    7f80:	2700      	movs	r7, #0
    7f82:	42b4      	cmp	r4, r6
    7f84:	d902      	bls.n	7f8c <__b2d+0x5c>
    7f86:	9c01      	ldr	r4, [sp, #4]
    7f88:	3c08      	subs	r4, #8
    7f8a:	6827      	ldr	r7, [r4, #0]
    7f8c:	230b      	movs	r3, #11
    7f8e:	425b      	negs	r3, r3
    7f90:	181b      	adds	r3, r3, r0
    7f92:	469c      	mov	ip, r3
    7f94:	2b00      	cmp	r3, #0
    7f96:	d013      	beq.n	7fc0 <__b2d+0x90>
    7f98:	232b      	movs	r3, #43	; 0x2b
    7f9a:	1a18      	subs	r0, r3, r0
    7f9c:	4663      	mov	r3, ip
    7f9e:	409d      	lsls	r5, r3
    7fa0:	4329      	orrs	r1, r5
    7fa2:	1c3d      	adds	r5, r7, #0
    7fa4:	1c0b      	adds	r3, r1, #0
    7fa6:	40c5      	lsrs	r5, r0
    7fa8:	432b      	orrs	r3, r5
    7faa:	2100      	movs	r1, #0
    7fac:	42b4      	cmp	r4, r6
    7fae:	d901      	bls.n	7fb4 <__b2d+0x84>
    7fb0:	3c04      	subs	r4, #4
    7fb2:	6821      	ldr	r1, [r4, #0]
    7fb4:	40c1      	lsrs	r1, r0
    7fb6:	4664      	mov	r4, ip
    7fb8:	40a7      	lsls	r7, r4
    7fba:	1c0a      	adds	r2, r1, #0
    7fbc:	433a      	orrs	r2, r7
    7fbe:	e002      	b.n	7fc6 <__b2d+0x96>
    7fc0:	1c0b      	adds	r3, r1, #0
    7fc2:	432b      	orrs	r3, r5
    7fc4:	1c3a      	adds	r2, r7, #0
    7fc6:	1c10      	adds	r0, r2, #0
    7fc8:	1c19      	adds	r1, r3, #0
    7fca:	b003      	add	sp, #12
    7fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7fce:	46c0      	nop			; (mov r8, r8)
    7fd0:	3ff00000 	.word	0x3ff00000

00007fd4 <__d2b>:
    7fd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7fd6:	2101      	movs	r1, #1
    7fd8:	1c1d      	adds	r5, r3, #0
    7fda:	1c14      	adds	r4, r2, #0
    7fdc:	f7ff fcaf 	bl	793e <_Balloc>
    7fe0:	006f      	lsls	r7, r5, #1
    7fe2:	032b      	lsls	r3, r5, #12
    7fe4:	1c06      	adds	r6, r0, #0
    7fe6:	0b1b      	lsrs	r3, r3, #12
    7fe8:	0d7f      	lsrs	r7, r7, #21
    7fea:	d002      	beq.n	7ff2 <__d2b+0x1e>
    7fec:	2280      	movs	r2, #128	; 0x80
    7fee:	0352      	lsls	r2, r2, #13
    7ff0:	4313      	orrs	r3, r2
    7ff2:	9301      	str	r3, [sp, #4]
    7ff4:	2c00      	cmp	r4, #0
    7ff6:	d019      	beq.n	802c <__d2b+0x58>
    7ff8:	4668      	mov	r0, sp
    7ffa:	9400      	str	r4, [sp, #0]
    7ffc:	f7ff fd8a 	bl	7b14 <__lo0bits>
    8000:	9a00      	ldr	r2, [sp, #0]
    8002:	2800      	cmp	r0, #0
    8004:	d009      	beq.n	801a <__d2b+0x46>
    8006:	9b01      	ldr	r3, [sp, #4]
    8008:	2120      	movs	r1, #32
    800a:	1c1c      	adds	r4, r3, #0
    800c:	1a09      	subs	r1, r1, r0
    800e:	408c      	lsls	r4, r1
    8010:	4322      	orrs	r2, r4
    8012:	40c3      	lsrs	r3, r0
    8014:	6172      	str	r2, [r6, #20]
    8016:	9301      	str	r3, [sp, #4]
    8018:	e000      	b.n	801c <__d2b+0x48>
    801a:	6172      	str	r2, [r6, #20]
    801c:	9c01      	ldr	r4, [sp, #4]
    801e:	61b4      	str	r4, [r6, #24]
    8020:	4263      	negs	r3, r4
    8022:	4163      	adcs	r3, r4
    8024:	2402      	movs	r4, #2
    8026:	1ae4      	subs	r4, r4, r3
    8028:	6134      	str	r4, [r6, #16]
    802a:	e007      	b.n	803c <__d2b+0x68>
    802c:	a801      	add	r0, sp, #4
    802e:	f7ff fd71 	bl	7b14 <__lo0bits>
    8032:	9901      	ldr	r1, [sp, #4]
    8034:	2401      	movs	r4, #1
    8036:	6171      	str	r1, [r6, #20]
    8038:	6134      	str	r4, [r6, #16]
    803a:	3020      	adds	r0, #32
    803c:	2f00      	cmp	r7, #0
    803e:	d009      	beq.n	8054 <__d2b+0x80>
    8040:	4a0d      	ldr	r2, [pc, #52]	; (8078 <__d2b+0xa4>)
    8042:	9c08      	ldr	r4, [sp, #32]
    8044:	18bf      	adds	r7, r7, r2
    8046:	183f      	adds	r7, r7, r0
    8048:	6027      	str	r7, [r4, #0]
    804a:	2335      	movs	r3, #53	; 0x35
    804c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    804e:	1a18      	subs	r0, r3, r0
    8050:	6020      	str	r0, [r4, #0]
    8052:	e00e      	b.n	8072 <__d2b+0x9e>
    8054:	4909      	ldr	r1, [pc, #36]	; (807c <__d2b+0xa8>)
    8056:	9a08      	ldr	r2, [sp, #32]
    8058:	1840      	adds	r0, r0, r1
    805a:	4909      	ldr	r1, [pc, #36]	; (8080 <__d2b+0xac>)
    805c:	6010      	str	r0, [r2, #0]
    805e:	1863      	adds	r3, r4, r1
    8060:	009b      	lsls	r3, r3, #2
    8062:	18f3      	adds	r3, r6, r3
    8064:	6958      	ldr	r0, [r3, #20]
    8066:	f7ff fd39 	bl	7adc <__hi0bits>
    806a:	0164      	lsls	r4, r4, #5
    806c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    806e:	1a24      	subs	r4, r4, r0
    8070:	6014      	str	r4, [r2, #0]
    8072:	1c30      	adds	r0, r6, #0
    8074:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    8076:	46c0      	nop			; (mov r8, r8)
    8078:	fffffbcd 	.word	0xfffffbcd
    807c:	fffffbce 	.word	0xfffffbce
    8080:	3fffffff 	.word	0x3fffffff

00008084 <__ratio>:
    8084:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    8086:	1c0e      	adds	r6, r1, #0
    8088:	4669      	mov	r1, sp
    808a:	1c07      	adds	r7, r0, #0
    808c:	f7ff ff50 	bl	7f30 <__b2d>
    8090:	1c04      	adds	r4, r0, #0
    8092:	1c0d      	adds	r5, r1, #0
    8094:	1c30      	adds	r0, r6, #0
    8096:	a901      	add	r1, sp, #4
    8098:	f7ff ff4a 	bl	7f30 <__b2d>
    809c:	1c02      	adds	r2, r0, #0
    809e:	1c0b      	adds	r3, r1, #0
    80a0:	9800      	ldr	r0, [sp, #0]
    80a2:	9901      	ldr	r1, [sp, #4]
    80a4:	693f      	ldr	r7, [r7, #16]
    80a6:	1a40      	subs	r0, r0, r1
    80a8:	6931      	ldr	r1, [r6, #16]
    80aa:	4684      	mov	ip, r0
    80ac:	1a79      	subs	r1, r7, r1
    80ae:	0149      	lsls	r1, r1, #5
    80b0:	4461      	add	r1, ip
    80b2:	2900      	cmp	r1, #0
    80b4:	dd02      	ble.n	80bc <__ratio+0x38>
    80b6:	0509      	lsls	r1, r1, #20
    80b8:	194d      	adds	r5, r1, r5
    80ba:	e001      	b.n	80c0 <__ratio+0x3c>
    80bc:	0509      	lsls	r1, r1, #20
    80be:	1a5b      	subs	r3, r3, r1
    80c0:	1c20      	adds	r0, r4, #0
    80c2:	1c29      	adds	r1, r5, #0
    80c4:	f001 f92a 	bl	931c <__aeabi_ddiv>
    80c8:	b003      	add	sp, #12
    80ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

000080cc <__copybits>:
    80cc:	3901      	subs	r1, #1
    80ce:	b510      	push	{r4, lr}
    80d0:	1c13      	adds	r3, r2, #0
    80d2:	1149      	asrs	r1, r1, #5
    80d4:	6912      	ldr	r2, [r2, #16]
    80d6:	3101      	adds	r1, #1
    80d8:	0089      	lsls	r1, r1, #2
    80da:	3314      	adds	r3, #20
    80dc:	0092      	lsls	r2, r2, #2
    80de:	1841      	adds	r1, r0, r1
    80e0:	189a      	adds	r2, r3, r2
    80e2:	4293      	cmp	r3, r2
    80e4:	d202      	bcs.n	80ec <__copybits+0x20>
    80e6:	cb10      	ldmia	r3!, {r4}
    80e8:	c010      	stmia	r0!, {r4}
    80ea:	e7fa      	b.n	80e2 <__copybits+0x16>
    80ec:	4288      	cmp	r0, r1
    80ee:	d202      	bcs.n	80f6 <__copybits+0x2a>
    80f0:	2300      	movs	r3, #0
    80f2:	c008      	stmia	r0!, {r3}
    80f4:	e7fa      	b.n	80ec <__copybits+0x20>
    80f6:	bd10      	pop	{r4, pc}

000080f8 <__any_on>:
    80f8:	1c02      	adds	r2, r0, #0
    80fa:	6900      	ldr	r0, [r0, #16]
    80fc:	b510      	push	{r4, lr}
    80fe:	3214      	adds	r2, #20
    8100:	114b      	asrs	r3, r1, #5
    8102:	4283      	cmp	r3, r0
    8104:	dc0d      	bgt.n	8122 <__any_on+0x2a>
    8106:	da0d      	bge.n	8124 <__any_on+0x2c>
    8108:	201f      	movs	r0, #31
    810a:	4001      	ands	r1, r0
    810c:	d00a      	beq.n	8124 <__any_on+0x2c>
    810e:	0098      	lsls	r0, r3, #2
    8110:	5884      	ldr	r4, [r0, r2]
    8112:	1c20      	adds	r0, r4, #0
    8114:	40c8      	lsrs	r0, r1
    8116:	4088      	lsls	r0, r1
    8118:	1c01      	adds	r1, r0, #0
    811a:	2001      	movs	r0, #1
    811c:	42a1      	cmp	r1, r4
    811e:	d10c      	bne.n	813a <__any_on+0x42>
    8120:	e000      	b.n	8124 <__any_on+0x2c>
    8122:	1c03      	adds	r3, r0, #0
    8124:	009b      	lsls	r3, r3, #2
    8126:	18d3      	adds	r3, r2, r3
    8128:	4293      	cmp	r3, r2
    812a:	d905      	bls.n	8138 <__any_on+0x40>
    812c:	3b04      	subs	r3, #4
    812e:	6819      	ldr	r1, [r3, #0]
    8130:	2900      	cmp	r1, #0
    8132:	d0f9      	beq.n	8128 <__any_on+0x30>
    8134:	2001      	movs	r0, #1
    8136:	e000      	b.n	813a <__any_on+0x42>
    8138:	2000      	movs	r0, #0
    813a:	bd10      	pop	{r4, pc}

0000813c <_calloc_r>:
    813c:	b538      	push	{r3, r4, r5, lr}
    813e:	1c15      	adds	r5, r2, #0
    8140:	434d      	muls	r5, r1
    8142:	1c29      	adds	r1, r5, #0
    8144:	f000 f850 	bl	81e8 <_malloc_r>
    8148:	1e04      	subs	r4, r0, #0
    814a:	d003      	beq.n	8154 <_calloc_r+0x18>
    814c:	2100      	movs	r1, #0
    814e:	1c2a      	adds	r2, r5, #0
    8150:	f7fc fa69 	bl	4626 <memset>
    8154:	1c20      	adds	r0, r4, #0
    8156:	bd38      	pop	{r3, r4, r5, pc}

00008158 <_free_r>:
    8158:	b530      	push	{r4, r5, lr}
    815a:	2900      	cmp	r1, #0
    815c:	d040      	beq.n	81e0 <_free_r+0x88>
    815e:	3904      	subs	r1, #4
    8160:	680b      	ldr	r3, [r1, #0]
    8162:	2b00      	cmp	r3, #0
    8164:	da00      	bge.n	8168 <_free_r+0x10>
    8166:	18c9      	adds	r1, r1, r3
    8168:	4a1e      	ldr	r2, [pc, #120]	; (81e4 <_free_r+0x8c>)
    816a:	6813      	ldr	r3, [r2, #0]
    816c:	1c14      	adds	r4, r2, #0
    816e:	2b00      	cmp	r3, #0
    8170:	d102      	bne.n	8178 <_free_r+0x20>
    8172:	604b      	str	r3, [r1, #4]
    8174:	6011      	str	r1, [r2, #0]
    8176:	e033      	b.n	81e0 <_free_r+0x88>
    8178:	4299      	cmp	r1, r3
    817a:	d20f      	bcs.n	819c <_free_r+0x44>
    817c:	6808      	ldr	r0, [r1, #0]
    817e:	180a      	adds	r2, r1, r0
    8180:	429a      	cmp	r2, r3
    8182:	d105      	bne.n	8190 <_free_r+0x38>
    8184:	6813      	ldr	r3, [r2, #0]
    8186:	6852      	ldr	r2, [r2, #4]
    8188:	18c0      	adds	r0, r0, r3
    818a:	6008      	str	r0, [r1, #0]
    818c:	604a      	str	r2, [r1, #4]
    818e:	e000      	b.n	8192 <_free_r+0x3a>
    8190:	604b      	str	r3, [r1, #4]
    8192:	6021      	str	r1, [r4, #0]
    8194:	e024      	b.n	81e0 <_free_r+0x88>
    8196:	428a      	cmp	r2, r1
    8198:	d803      	bhi.n	81a2 <_free_r+0x4a>
    819a:	1c13      	adds	r3, r2, #0
    819c:	685a      	ldr	r2, [r3, #4]
    819e:	2a00      	cmp	r2, #0
    81a0:	d1f9      	bne.n	8196 <_free_r+0x3e>
    81a2:	681d      	ldr	r5, [r3, #0]
    81a4:	195c      	adds	r4, r3, r5
    81a6:	428c      	cmp	r4, r1
    81a8:	d10b      	bne.n	81c2 <_free_r+0x6a>
    81aa:	6809      	ldr	r1, [r1, #0]
    81ac:	1869      	adds	r1, r5, r1
    81ae:	1858      	adds	r0, r3, r1
    81b0:	6019      	str	r1, [r3, #0]
    81b2:	4290      	cmp	r0, r2
    81b4:	d114      	bne.n	81e0 <_free_r+0x88>
    81b6:	6814      	ldr	r4, [r2, #0]
    81b8:	6852      	ldr	r2, [r2, #4]
    81ba:	1909      	adds	r1, r1, r4
    81bc:	6019      	str	r1, [r3, #0]
    81be:	605a      	str	r2, [r3, #4]
    81c0:	e00e      	b.n	81e0 <_free_r+0x88>
    81c2:	428c      	cmp	r4, r1
    81c4:	d902      	bls.n	81cc <_free_r+0x74>
    81c6:	230c      	movs	r3, #12
    81c8:	6003      	str	r3, [r0, #0]
    81ca:	e009      	b.n	81e0 <_free_r+0x88>
    81cc:	6808      	ldr	r0, [r1, #0]
    81ce:	180c      	adds	r4, r1, r0
    81d0:	4294      	cmp	r4, r2
    81d2:	d103      	bne.n	81dc <_free_r+0x84>
    81d4:	6814      	ldr	r4, [r2, #0]
    81d6:	6852      	ldr	r2, [r2, #4]
    81d8:	1900      	adds	r0, r0, r4
    81da:	6008      	str	r0, [r1, #0]
    81dc:	604a      	str	r2, [r1, #4]
    81de:	6059      	str	r1, [r3, #4]
    81e0:	bd30      	pop	{r4, r5, pc}
    81e2:	46c0      	nop			; (mov r8, r8)
    81e4:	20000220 	.word	0x20000220

000081e8 <_malloc_r>:
    81e8:	b570      	push	{r4, r5, r6, lr}
    81ea:	2303      	movs	r3, #3
    81ec:	1ccd      	adds	r5, r1, #3
    81ee:	439d      	bics	r5, r3
    81f0:	3508      	adds	r5, #8
    81f2:	1c06      	adds	r6, r0, #0
    81f4:	2d0c      	cmp	r5, #12
    81f6:	d201      	bcs.n	81fc <_malloc_r+0x14>
    81f8:	250c      	movs	r5, #12
    81fa:	e001      	b.n	8200 <_malloc_r+0x18>
    81fc:	2d00      	cmp	r5, #0
    81fe:	db3f      	blt.n	8280 <_malloc_r+0x98>
    8200:	428d      	cmp	r5, r1
    8202:	d33d      	bcc.n	8280 <_malloc_r+0x98>
    8204:	4b20      	ldr	r3, [pc, #128]	; (8288 <_malloc_r+0xa0>)
    8206:	681c      	ldr	r4, [r3, #0]
    8208:	1c1a      	adds	r2, r3, #0
    820a:	1c21      	adds	r1, r4, #0
    820c:	2900      	cmp	r1, #0
    820e:	d013      	beq.n	8238 <_malloc_r+0x50>
    8210:	6808      	ldr	r0, [r1, #0]
    8212:	1b43      	subs	r3, r0, r5
    8214:	d40d      	bmi.n	8232 <_malloc_r+0x4a>
    8216:	2b0b      	cmp	r3, #11
    8218:	d902      	bls.n	8220 <_malloc_r+0x38>
    821a:	600b      	str	r3, [r1, #0]
    821c:	18cc      	adds	r4, r1, r3
    821e:	e01e      	b.n	825e <_malloc_r+0x76>
    8220:	428c      	cmp	r4, r1
    8222:	d102      	bne.n	822a <_malloc_r+0x42>
    8224:	6863      	ldr	r3, [r4, #4]
    8226:	6013      	str	r3, [r2, #0]
    8228:	e01a      	b.n	8260 <_malloc_r+0x78>
    822a:	6848      	ldr	r0, [r1, #4]
    822c:	6060      	str	r0, [r4, #4]
    822e:	1c0c      	adds	r4, r1, #0
    8230:	e016      	b.n	8260 <_malloc_r+0x78>
    8232:	1c0c      	adds	r4, r1, #0
    8234:	6849      	ldr	r1, [r1, #4]
    8236:	e7e9      	b.n	820c <_malloc_r+0x24>
    8238:	4c14      	ldr	r4, [pc, #80]	; (828c <_malloc_r+0xa4>)
    823a:	6820      	ldr	r0, [r4, #0]
    823c:	2800      	cmp	r0, #0
    823e:	d103      	bne.n	8248 <_malloc_r+0x60>
    8240:	1c30      	adds	r0, r6, #0
    8242:	f000 f825 	bl	8290 <_sbrk_r>
    8246:	6020      	str	r0, [r4, #0]
    8248:	1c30      	adds	r0, r6, #0
    824a:	1c29      	adds	r1, r5, #0
    824c:	f000 f820 	bl	8290 <_sbrk_r>
    8250:	1c43      	adds	r3, r0, #1
    8252:	d015      	beq.n	8280 <_malloc_r+0x98>
    8254:	1cc4      	adds	r4, r0, #3
    8256:	2303      	movs	r3, #3
    8258:	439c      	bics	r4, r3
    825a:	4284      	cmp	r4, r0
    825c:	d10a      	bne.n	8274 <_malloc_r+0x8c>
    825e:	6025      	str	r5, [r4, #0]
    8260:	1c20      	adds	r0, r4, #0
    8262:	300b      	adds	r0, #11
    8264:	2207      	movs	r2, #7
    8266:	1d23      	adds	r3, r4, #4
    8268:	4390      	bics	r0, r2
    826a:	1ac3      	subs	r3, r0, r3
    826c:	d00b      	beq.n	8286 <_malloc_r+0x9e>
    826e:	425a      	negs	r2, r3
    8270:	50e2      	str	r2, [r4, r3]
    8272:	e008      	b.n	8286 <_malloc_r+0x9e>
    8274:	1a21      	subs	r1, r4, r0
    8276:	1c30      	adds	r0, r6, #0
    8278:	f000 f80a 	bl	8290 <_sbrk_r>
    827c:	3001      	adds	r0, #1
    827e:	d1ee      	bne.n	825e <_malloc_r+0x76>
    8280:	230c      	movs	r3, #12
    8282:	6033      	str	r3, [r6, #0]
    8284:	2000      	movs	r0, #0
    8286:	bd70      	pop	{r4, r5, r6, pc}
    8288:	20000220 	.word	0x20000220
    828c:	2000021c 	.word	0x2000021c

00008290 <_sbrk_r>:
    8290:	b538      	push	{r3, r4, r5, lr}
    8292:	4c07      	ldr	r4, [pc, #28]	; (82b0 <_sbrk_r+0x20>)
    8294:	2300      	movs	r3, #0
    8296:	1c05      	adds	r5, r0, #0
    8298:	1c08      	adds	r0, r1, #0
    829a:	6023      	str	r3, [r4, #0]
    829c:	f7fc f8b8 	bl	4410 <_sbrk>
    82a0:	1c43      	adds	r3, r0, #1
    82a2:	d103      	bne.n	82ac <_sbrk_r+0x1c>
    82a4:	6823      	ldr	r3, [r4, #0]
    82a6:	2b00      	cmp	r3, #0
    82a8:	d000      	beq.n	82ac <_sbrk_r+0x1c>
    82aa:	602b      	str	r3, [r5, #0]
    82ac:	bd38      	pop	{r3, r4, r5, pc}
    82ae:	46c0      	nop			; (mov r8, r8)
    82b0:	200029b4 	.word	0x200029b4

000082b4 <__sread>:
    82b4:	b538      	push	{r3, r4, r5, lr}
    82b6:	1c0c      	adds	r4, r1, #0
    82b8:	250e      	movs	r5, #14
    82ba:	5f49      	ldrsh	r1, [r1, r5]
    82bc:	f000 f8ba 	bl	8434 <_read_r>
    82c0:	2800      	cmp	r0, #0
    82c2:	db03      	blt.n	82cc <__sread+0x18>
    82c4:	6d62      	ldr	r2, [r4, #84]	; 0x54
    82c6:	1813      	adds	r3, r2, r0
    82c8:	6563      	str	r3, [r4, #84]	; 0x54
    82ca:	e003      	b.n	82d4 <__sread+0x20>
    82cc:	89a2      	ldrh	r2, [r4, #12]
    82ce:	4b02      	ldr	r3, [pc, #8]	; (82d8 <__sread+0x24>)
    82d0:	4013      	ands	r3, r2
    82d2:	81a3      	strh	r3, [r4, #12]
    82d4:	bd38      	pop	{r3, r4, r5, pc}
    82d6:	46c0      	nop			; (mov r8, r8)
    82d8:	ffffefff 	.word	0xffffefff

000082dc <__swrite>:
    82dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    82de:	1c1e      	adds	r6, r3, #0
    82e0:	898b      	ldrh	r3, [r1, #12]
    82e2:	1c05      	adds	r5, r0, #0
    82e4:	1c0c      	adds	r4, r1, #0
    82e6:	1c17      	adds	r7, r2, #0
    82e8:	05da      	lsls	r2, r3, #23
    82ea:	d505      	bpl.n	82f8 <__swrite+0x1c>
    82ec:	230e      	movs	r3, #14
    82ee:	5ec9      	ldrsh	r1, [r1, r3]
    82f0:	2200      	movs	r2, #0
    82f2:	2302      	movs	r3, #2
    82f4:	f000 f88a 	bl	840c <_lseek_r>
    82f8:	89a2      	ldrh	r2, [r4, #12]
    82fa:	4b05      	ldr	r3, [pc, #20]	; (8310 <__swrite+0x34>)
    82fc:	1c28      	adds	r0, r5, #0
    82fe:	4013      	ands	r3, r2
    8300:	81a3      	strh	r3, [r4, #12]
    8302:	220e      	movs	r2, #14
    8304:	5ea1      	ldrsh	r1, [r4, r2]
    8306:	1c33      	adds	r3, r6, #0
    8308:	1c3a      	adds	r2, r7, #0
    830a:	f000 f835 	bl	8378 <_write_r>
    830e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8310:	ffffefff 	.word	0xffffefff

00008314 <__sseek>:
    8314:	b538      	push	{r3, r4, r5, lr}
    8316:	1c0c      	adds	r4, r1, #0
    8318:	250e      	movs	r5, #14
    831a:	5f49      	ldrsh	r1, [r1, r5]
    831c:	f000 f876 	bl	840c <_lseek_r>
    8320:	89a3      	ldrh	r3, [r4, #12]
    8322:	1c42      	adds	r2, r0, #1
    8324:	d103      	bne.n	832e <__sseek+0x1a>
    8326:	4a05      	ldr	r2, [pc, #20]	; (833c <__sseek+0x28>)
    8328:	4013      	ands	r3, r2
    832a:	81a3      	strh	r3, [r4, #12]
    832c:	e004      	b.n	8338 <__sseek+0x24>
    832e:	2280      	movs	r2, #128	; 0x80
    8330:	0152      	lsls	r2, r2, #5
    8332:	4313      	orrs	r3, r2
    8334:	81a3      	strh	r3, [r4, #12]
    8336:	6560      	str	r0, [r4, #84]	; 0x54
    8338:	bd38      	pop	{r3, r4, r5, pc}
    833a:	46c0      	nop			; (mov r8, r8)
    833c:	ffffefff 	.word	0xffffefff

00008340 <__sclose>:
    8340:	b508      	push	{r3, lr}
    8342:	230e      	movs	r3, #14
    8344:	5ec9      	ldrsh	r1, [r1, r3]
    8346:	f000 f82b 	bl	83a0 <_close_r>
    834a:	bd08      	pop	{r3, pc}

0000834c <strncmp>:
    834c:	1c03      	adds	r3, r0, #0
    834e:	2000      	movs	r0, #0
    8350:	b510      	push	{r4, lr}
    8352:	4282      	cmp	r2, r0
    8354:	d00f      	beq.n	8376 <strncmp+0x2a>
    8356:	781c      	ldrb	r4, [r3, #0]
    8358:	7808      	ldrb	r0, [r1, #0]
    835a:	42a0      	cmp	r0, r4
    835c:	d101      	bne.n	8362 <strncmp+0x16>
    835e:	2a01      	cmp	r2, #1
    8360:	d103      	bne.n	836a <strncmp+0x1e>
    8362:	7818      	ldrb	r0, [r3, #0]
    8364:	780b      	ldrb	r3, [r1, #0]
    8366:	1ac0      	subs	r0, r0, r3
    8368:	e005      	b.n	8376 <strncmp+0x2a>
    836a:	3a01      	subs	r2, #1
    836c:	2800      	cmp	r0, #0
    836e:	d0f8      	beq.n	8362 <strncmp+0x16>
    8370:	3301      	adds	r3, #1
    8372:	3101      	adds	r1, #1
    8374:	e7ef      	b.n	8356 <strncmp+0xa>
    8376:	bd10      	pop	{r4, pc}

00008378 <_write_r>:
    8378:	b538      	push	{r3, r4, r5, lr}
    837a:	4c08      	ldr	r4, [pc, #32]	; (839c <_write_r+0x24>)
    837c:	1c05      	adds	r5, r0, #0
    837e:	2000      	movs	r0, #0
    8380:	6020      	str	r0, [r4, #0]
    8382:	1c08      	adds	r0, r1, #0
    8384:	1c11      	adds	r1, r2, #0
    8386:	1c1a      	adds	r2, r3, #0
    8388:	f7fc f818 	bl	43bc <_write>
    838c:	1c43      	adds	r3, r0, #1
    838e:	d103      	bne.n	8398 <_write_r+0x20>
    8390:	6823      	ldr	r3, [r4, #0]
    8392:	2b00      	cmp	r3, #0
    8394:	d000      	beq.n	8398 <_write_r+0x20>
    8396:	602b      	str	r3, [r5, #0]
    8398:	bd38      	pop	{r3, r4, r5, pc}
    839a:	46c0      	nop			; (mov r8, r8)
    839c:	200029b4 	.word	0x200029b4

000083a0 <_close_r>:
    83a0:	b538      	push	{r3, r4, r5, lr}
    83a2:	4c07      	ldr	r4, [pc, #28]	; (83c0 <_close_r+0x20>)
    83a4:	2300      	movs	r3, #0
    83a6:	1c05      	adds	r5, r0, #0
    83a8:	1c08      	adds	r0, r1, #0
    83aa:	6023      	str	r3, [r4, #0]
    83ac:	f7fc f842 	bl	4434 <_close>
    83b0:	1c43      	adds	r3, r0, #1
    83b2:	d103      	bne.n	83bc <_close_r+0x1c>
    83b4:	6823      	ldr	r3, [r4, #0]
    83b6:	2b00      	cmp	r3, #0
    83b8:	d000      	beq.n	83bc <_close_r+0x1c>
    83ba:	602b      	str	r3, [r5, #0]
    83bc:	bd38      	pop	{r3, r4, r5, pc}
    83be:	46c0      	nop			; (mov r8, r8)
    83c0:	200029b4 	.word	0x200029b4

000083c4 <_fstat_r>:
    83c4:	b538      	push	{r3, r4, r5, lr}
    83c6:	4c07      	ldr	r4, [pc, #28]	; (83e4 <_fstat_r+0x20>)
    83c8:	2300      	movs	r3, #0
    83ca:	1c05      	adds	r5, r0, #0
    83cc:	1c08      	adds	r0, r1, #0
    83ce:	1c11      	adds	r1, r2, #0
    83d0:	6023      	str	r3, [r4, #0]
    83d2:	f7fc f833 	bl	443c <_fstat>
    83d6:	1c43      	adds	r3, r0, #1
    83d8:	d103      	bne.n	83e2 <_fstat_r+0x1e>
    83da:	6823      	ldr	r3, [r4, #0]
    83dc:	2b00      	cmp	r3, #0
    83de:	d000      	beq.n	83e2 <_fstat_r+0x1e>
    83e0:	602b      	str	r3, [r5, #0]
    83e2:	bd38      	pop	{r3, r4, r5, pc}
    83e4:	200029b4 	.word	0x200029b4

000083e8 <_isatty_r>:
    83e8:	b538      	push	{r3, r4, r5, lr}
    83ea:	4c07      	ldr	r4, [pc, #28]	; (8408 <_isatty_r+0x20>)
    83ec:	2300      	movs	r3, #0
    83ee:	1c05      	adds	r5, r0, #0
    83f0:	1c08      	adds	r0, r1, #0
    83f2:	6023      	str	r3, [r4, #0]
    83f4:	f7fc f828 	bl	4448 <_isatty>
    83f8:	1c43      	adds	r3, r0, #1
    83fa:	d103      	bne.n	8404 <_isatty_r+0x1c>
    83fc:	6823      	ldr	r3, [r4, #0]
    83fe:	2b00      	cmp	r3, #0
    8400:	d000      	beq.n	8404 <_isatty_r+0x1c>
    8402:	602b      	str	r3, [r5, #0]
    8404:	bd38      	pop	{r3, r4, r5, pc}
    8406:	46c0      	nop			; (mov r8, r8)
    8408:	200029b4 	.word	0x200029b4

0000840c <_lseek_r>:
    840c:	b538      	push	{r3, r4, r5, lr}
    840e:	4c08      	ldr	r4, [pc, #32]	; (8430 <_lseek_r+0x24>)
    8410:	1c05      	adds	r5, r0, #0
    8412:	2000      	movs	r0, #0
    8414:	6020      	str	r0, [r4, #0]
    8416:	1c08      	adds	r0, r1, #0
    8418:	1c11      	adds	r1, r2, #0
    841a:	1c1a      	adds	r2, r3, #0
    841c:	f7fc f816 	bl	444c <_lseek>
    8420:	1c43      	adds	r3, r0, #1
    8422:	d103      	bne.n	842c <_lseek_r+0x20>
    8424:	6823      	ldr	r3, [r4, #0]
    8426:	2b00      	cmp	r3, #0
    8428:	d000      	beq.n	842c <_lseek_r+0x20>
    842a:	602b      	str	r3, [r5, #0]
    842c:	bd38      	pop	{r3, r4, r5, pc}
    842e:	46c0      	nop			; (mov r8, r8)
    8430:	200029b4 	.word	0x200029b4

00008434 <_read_r>:
    8434:	b538      	push	{r3, r4, r5, lr}
    8436:	4c08      	ldr	r4, [pc, #32]	; (8458 <_read_r+0x24>)
    8438:	1c05      	adds	r5, r0, #0
    843a:	2000      	movs	r0, #0
    843c:	6020      	str	r0, [r4, #0]
    843e:	1c08      	adds	r0, r1, #0
    8440:	1c11      	adds	r1, r2, #0
    8442:	1c1a      	adds	r2, r3, #0
    8444:	f7fb ff98 	bl	4378 <_read>
    8448:	1c43      	adds	r3, r0, #1
    844a:	d103      	bne.n	8454 <_read_r+0x20>
    844c:	6823      	ldr	r3, [r4, #0]
    844e:	2b00      	cmp	r3, #0
    8450:	d000      	beq.n	8454 <_read_r+0x20>
    8452:	602b      	str	r3, [r5, #0]
    8454:	bd38      	pop	{r3, r4, r5, pc}
    8456:	46c0      	nop			; (mov r8, r8)
    8458:	200029b4 	.word	0x200029b4

0000845c <__gnu_thumb1_case_uqi>:
    845c:	b402      	push	{r1}
    845e:	4671      	mov	r1, lr
    8460:	0849      	lsrs	r1, r1, #1
    8462:	0049      	lsls	r1, r1, #1
    8464:	5c09      	ldrb	r1, [r1, r0]
    8466:	0049      	lsls	r1, r1, #1
    8468:	448e      	add	lr, r1
    846a:	bc02      	pop	{r1}
    846c:	4770      	bx	lr
    846e:	46c0      	nop			; (mov r8, r8)

00008470 <__aeabi_uidiv>:
    8470:	2900      	cmp	r1, #0
    8472:	d034      	beq.n	84de <.udivsi3_skip_div0_test+0x6a>

00008474 <.udivsi3_skip_div0_test>:
    8474:	2301      	movs	r3, #1
    8476:	2200      	movs	r2, #0
    8478:	b410      	push	{r4}
    847a:	4288      	cmp	r0, r1
    847c:	d32c      	bcc.n	84d8 <.udivsi3_skip_div0_test+0x64>
    847e:	2401      	movs	r4, #1
    8480:	0724      	lsls	r4, r4, #28
    8482:	42a1      	cmp	r1, r4
    8484:	d204      	bcs.n	8490 <.udivsi3_skip_div0_test+0x1c>
    8486:	4281      	cmp	r1, r0
    8488:	d202      	bcs.n	8490 <.udivsi3_skip_div0_test+0x1c>
    848a:	0109      	lsls	r1, r1, #4
    848c:	011b      	lsls	r3, r3, #4
    848e:	e7f8      	b.n	8482 <.udivsi3_skip_div0_test+0xe>
    8490:	00e4      	lsls	r4, r4, #3
    8492:	42a1      	cmp	r1, r4
    8494:	d204      	bcs.n	84a0 <.udivsi3_skip_div0_test+0x2c>
    8496:	4281      	cmp	r1, r0
    8498:	d202      	bcs.n	84a0 <.udivsi3_skip_div0_test+0x2c>
    849a:	0049      	lsls	r1, r1, #1
    849c:	005b      	lsls	r3, r3, #1
    849e:	e7f8      	b.n	8492 <.udivsi3_skip_div0_test+0x1e>
    84a0:	4288      	cmp	r0, r1
    84a2:	d301      	bcc.n	84a8 <.udivsi3_skip_div0_test+0x34>
    84a4:	1a40      	subs	r0, r0, r1
    84a6:	431a      	orrs	r2, r3
    84a8:	084c      	lsrs	r4, r1, #1
    84aa:	42a0      	cmp	r0, r4
    84ac:	d302      	bcc.n	84b4 <.udivsi3_skip_div0_test+0x40>
    84ae:	1b00      	subs	r0, r0, r4
    84b0:	085c      	lsrs	r4, r3, #1
    84b2:	4322      	orrs	r2, r4
    84b4:	088c      	lsrs	r4, r1, #2
    84b6:	42a0      	cmp	r0, r4
    84b8:	d302      	bcc.n	84c0 <.udivsi3_skip_div0_test+0x4c>
    84ba:	1b00      	subs	r0, r0, r4
    84bc:	089c      	lsrs	r4, r3, #2
    84be:	4322      	orrs	r2, r4
    84c0:	08cc      	lsrs	r4, r1, #3
    84c2:	42a0      	cmp	r0, r4
    84c4:	d302      	bcc.n	84cc <.udivsi3_skip_div0_test+0x58>
    84c6:	1b00      	subs	r0, r0, r4
    84c8:	08dc      	lsrs	r4, r3, #3
    84ca:	4322      	orrs	r2, r4
    84cc:	2800      	cmp	r0, #0
    84ce:	d003      	beq.n	84d8 <.udivsi3_skip_div0_test+0x64>
    84d0:	091b      	lsrs	r3, r3, #4
    84d2:	d001      	beq.n	84d8 <.udivsi3_skip_div0_test+0x64>
    84d4:	0909      	lsrs	r1, r1, #4
    84d6:	e7e3      	b.n	84a0 <.udivsi3_skip_div0_test+0x2c>
    84d8:	1c10      	adds	r0, r2, #0
    84da:	bc10      	pop	{r4}
    84dc:	4770      	bx	lr
    84de:	2800      	cmp	r0, #0
    84e0:	d001      	beq.n	84e6 <.udivsi3_skip_div0_test+0x72>
    84e2:	2000      	movs	r0, #0
    84e4:	43c0      	mvns	r0, r0
    84e6:	b407      	push	{r0, r1, r2}
    84e8:	4802      	ldr	r0, [pc, #8]	; (84f4 <.udivsi3_skip_div0_test+0x80>)
    84ea:	a102      	add	r1, pc, #8	; (adr r1, 84f4 <.udivsi3_skip_div0_test+0x80>)
    84ec:	1840      	adds	r0, r0, r1
    84ee:	9002      	str	r0, [sp, #8]
    84f0:	bd03      	pop	{r0, r1, pc}
    84f2:	46c0      	nop			; (mov r8, r8)
    84f4:	000000d9 	.word	0x000000d9

000084f8 <__aeabi_uidivmod>:
    84f8:	2900      	cmp	r1, #0
    84fa:	d0f0      	beq.n	84de <.udivsi3_skip_div0_test+0x6a>
    84fc:	b503      	push	{r0, r1, lr}
    84fe:	f7ff ffb9 	bl	8474 <.udivsi3_skip_div0_test>
    8502:	bc0e      	pop	{r1, r2, r3}
    8504:	4342      	muls	r2, r0
    8506:	1a89      	subs	r1, r1, r2
    8508:	4718      	bx	r3
    850a:	46c0      	nop			; (mov r8, r8)

0000850c <__aeabi_idiv>:
    850c:	2900      	cmp	r1, #0
    850e:	d041      	beq.n	8594 <.divsi3_skip_div0_test+0x84>

00008510 <.divsi3_skip_div0_test>:
    8510:	b410      	push	{r4}
    8512:	1c04      	adds	r4, r0, #0
    8514:	404c      	eors	r4, r1
    8516:	46a4      	mov	ip, r4
    8518:	2301      	movs	r3, #1
    851a:	2200      	movs	r2, #0
    851c:	2900      	cmp	r1, #0
    851e:	d500      	bpl.n	8522 <.divsi3_skip_div0_test+0x12>
    8520:	4249      	negs	r1, r1
    8522:	2800      	cmp	r0, #0
    8524:	d500      	bpl.n	8528 <.divsi3_skip_div0_test+0x18>
    8526:	4240      	negs	r0, r0
    8528:	4288      	cmp	r0, r1
    852a:	d32c      	bcc.n	8586 <.divsi3_skip_div0_test+0x76>
    852c:	2401      	movs	r4, #1
    852e:	0724      	lsls	r4, r4, #28
    8530:	42a1      	cmp	r1, r4
    8532:	d204      	bcs.n	853e <.divsi3_skip_div0_test+0x2e>
    8534:	4281      	cmp	r1, r0
    8536:	d202      	bcs.n	853e <.divsi3_skip_div0_test+0x2e>
    8538:	0109      	lsls	r1, r1, #4
    853a:	011b      	lsls	r3, r3, #4
    853c:	e7f8      	b.n	8530 <.divsi3_skip_div0_test+0x20>
    853e:	00e4      	lsls	r4, r4, #3
    8540:	42a1      	cmp	r1, r4
    8542:	d204      	bcs.n	854e <.divsi3_skip_div0_test+0x3e>
    8544:	4281      	cmp	r1, r0
    8546:	d202      	bcs.n	854e <.divsi3_skip_div0_test+0x3e>
    8548:	0049      	lsls	r1, r1, #1
    854a:	005b      	lsls	r3, r3, #1
    854c:	e7f8      	b.n	8540 <.divsi3_skip_div0_test+0x30>
    854e:	4288      	cmp	r0, r1
    8550:	d301      	bcc.n	8556 <.divsi3_skip_div0_test+0x46>
    8552:	1a40      	subs	r0, r0, r1
    8554:	431a      	orrs	r2, r3
    8556:	084c      	lsrs	r4, r1, #1
    8558:	42a0      	cmp	r0, r4
    855a:	d302      	bcc.n	8562 <.divsi3_skip_div0_test+0x52>
    855c:	1b00      	subs	r0, r0, r4
    855e:	085c      	lsrs	r4, r3, #1
    8560:	4322      	orrs	r2, r4
    8562:	088c      	lsrs	r4, r1, #2
    8564:	42a0      	cmp	r0, r4
    8566:	d302      	bcc.n	856e <.divsi3_skip_div0_test+0x5e>
    8568:	1b00      	subs	r0, r0, r4
    856a:	089c      	lsrs	r4, r3, #2
    856c:	4322      	orrs	r2, r4
    856e:	08cc      	lsrs	r4, r1, #3
    8570:	42a0      	cmp	r0, r4
    8572:	d302      	bcc.n	857a <.divsi3_skip_div0_test+0x6a>
    8574:	1b00      	subs	r0, r0, r4
    8576:	08dc      	lsrs	r4, r3, #3
    8578:	4322      	orrs	r2, r4
    857a:	2800      	cmp	r0, #0
    857c:	d003      	beq.n	8586 <.divsi3_skip_div0_test+0x76>
    857e:	091b      	lsrs	r3, r3, #4
    8580:	d001      	beq.n	8586 <.divsi3_skip_div0_test+0x76>
    8582:	0909      	lsrs	r1, r1, #4
    8584:	e7e3      	b.n	854e <.divsi3_skip_div0_test+0x3e>
    8586:	1c10      	adds	r0, r2, #0
    8588:	4664      	mov	r4, ip
    858a:	2c00      	cmp	r4, #0
    858c:	d500      	bpl.n	8590 <.divsi3_skip_div0_test+0x80>
    858e:	4240      	negs	r0, r0
    8590:	bc10      	pop	{r4}
    8592:	4770      	bx	lr
    8594:	2800      	cmp	r0, #0
    8596:	d006      	beq.n	85a6 <.divsi3_skip_div0_test+0x96>
    8598:	db03      	blt.n	85a2 <.divsi3_skip_div0_test+0x92>
    859a:	2000      	movs	r0, #0
    859c:	43c0      	mvns	r0, r0
    859e:	0840      	lsrs	r0, r0, #1
    85a0:	e001      	b.n	85a6 <.divsi3_skip_div0_test+0x96>
    85a2:	2080      	movs	r0, #128	; 0x80
    85a4:	0600      	lsls	r0, r0, #24
    85a6:	b407      	push	{r0, r1, r2}
    85a8:	4802      	ldr	r0, [pc, #8]	; (85b4 <.divsi3_skip_div0_test+0xa4>)
    85aa:	a102      	add	r1, pc, #8	; (adr r1, 85b4 <.divsi3_skip_div0_test+0xa4>)
    85ac:	1840      	adds	r0, r0, r1
    85ae:	9002      	str	r0, [sp, #8]
    85b0:	bd03      	pop	{r0, r1, pc}
    85b2:	46c0      	nop			; (mov r8, r8)
    85b4:	00000019 	.word	0x00000019

000085b8 <__aeabi_idivmod>:
    85b8:	2900      	cmp	r1, #0
    85ba:	d0eb      	beq.n	8594 <.divsi3_skip_div0_test+0x84>
    85bc:	b503      	push	{r0, r1, lr}
    85be:	f7ff ffa7 	bl	8510 <.divsi3_skip_div0_test>
    85c2:	bc0e      	pop	{r1, r2, r3}
    85c4:	4342      	muls	r2, r0
    85c6:	1a89      	subs	r1, r1, r2
    85c8:	4718      	bx	r3
    85ca:	46c0      	nop			; (mov r8, r8)

000085cc <__aeabi_idiv0>:
    85cc:	4770      	bx	lr
    85ce:	46c0      	nop			; (mov r8, r8)

000085d0 <__aeabi_cdrcmple>:
    85d0:	4684      	mov	ip, r0
    85d2:	1c10      	adds	r0, r2, #0
    85d4:	4662      	mov	r2, ip
    85d6:	468c      	mov	ip, r1
    85d8:	1c19      	adds	r1, r3, #0
    85da:	4663      	mov	r3, ip
    85dc:	e000      	b.n	85e0 <__aeabi_cdcmpeq>
    85de:	46c0      	nop			; (mov r8, r8)

000085e0 <__aeabi_cdcmpeq>:
    85e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    85e2:	f001 fa87 	bl	9af4 <__ledf2>
    85e6:	2800      	cmp	r0, #0
    85e8:	d401      	bmi.n	85ee <__aeabi_cdcmpeq+0xe>
    85ea:	2100      	movs	r1, #0
    85ec:	42c8      	cmn	r0, r1
    85ee:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000085f0 <__aeabi_dcmpeq>:
    85f0:	b510      	push	{r4, lr}
    85f2:	f001 f9b7 	bl	9964 <__eqdf2>
    85f6:	4240      	negs	r0, r0
    85f8:	3001      	adds	r0, #1
    85fa:	bd10      	pop	{r4, pc}

000085fc <__aeabi_dcmplt>:
    85fc:	b510      	push	{r4, lr}
    85fe:	f001 fa79 	bl	9af4 <__ledf2>
    8602:	2800      	cmp	r0, #0
    8604:	db01      	blt.n	860a <__aeabi_dcmplt+0xe>
    8606:	2000      	movs	r0, #0
    8608:	bd10      	pop	{r4, pc}
    860a:	2001      	movs	r0, #1
    860c:	bd10      	pop	{r4, pc}
    860e:	46c0      	nop			; (mov r8, r8)

00008610 <__aeabi_dcmple>:
    8610:	b510      	push	{r4, lr}
    8612:	f001 fa6f 	bl	9af4 <__ledf2>
    8616:	2800      	cmp	r0, #0
    8618:	dd01      	ble.n	861e <__aeabi_dcmple+0xe>
    861a:	2000      	movs	r0, #0
    861c:	bd10      	pop	{r4, pc}
    861e:	2001      	movs	r0, #1
    8620:	bd10      	pop	{r4, pc}
    8622:	46c0      	nop			; (mov r8, r8)

00008624 <__aeabi_dcmpgt>:
    8624:	b510      	push	{r4, lr}
    8626:	f001 f9e7 	bl	99f8 <__gedf2>
    862a:	2800      	cmp	r0, #0
    862c:	dc01      	bgt.n	8632 <__aeabi_dcmpgt+0xe>
    862e:	2000      	movs	r0, #0
    8630:	bd10      	pop	{r4, pc}
    8632:	2001      	movs	r0, #1
    8634:	bd10      	pop	{r4, pc}
    8636:	46c0      	nop			; (mov r8, r8)

00008638 <__aeabi_dcmpge>:
    8638:	b510      	push	{r4, lr}
    863a:	f001 f9dd 	bl	99f8 <__gedf2>
    863e:	2800      	cmp	r0, #0
    8640:	da01      	bge.n	8646 <__aeabi_dcmpge+0xe>
    8642:	2000      	movs	r0, #0
    8644:	bd10      	pop	{r4, pc}
    8646:	2001      	movs	r0, #1
    8648:	bd10      	pop	{r4, pc}
    864a:	46c0      	nop			; (mov r8, r8)

0000864c <__aeabi_cfrcmple>:
    864c:	4684      	mov	ip, r0
    864e:	1c08      	adds	r0, r1, #0
    8650:	4661      	mov	r1, ip
    8652:	e7ff      	b.n	8654 <__aeabi_cfcmpeq>

00008654 <__aeabi_cfcmpeq>:
    8654:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    8656:	f000 f901 	bl	885c <__lesf2>
    865a:	2800      	cmp	r0, #0
    865c:	d401      	bmi.n	8662 <__aeabi_cfcmpeq+0xe>
    865e:	2100      	movs	r1, #0
    8660:	42c8      	cmn	r0, r1
    8662:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00008664 <__aeabi_fcmpeq>:
    8664:	b510      	push	{r4, lr}
    8666:	f000 f887 	bl	8778 <__eqsf2>
    866a:	4240      	negs	r0, r0
    866c:	3001      	adds	r0, #1
    866e:	bd10      	pop	{r4, pc}

00008670 <__aeabi_fcmplt>:
    8670:	b510      	push	{r4, lr}
    8672:	f000 f8f3 	bl	885c <__lesf2>
    8676:	2800      	cmp	r0, #0
    8678:	db01      	blt.n	867e <__aeabi_fcmplt+0xe>
    867a:	2000      	movs	r0, #0
    867c:	bd10      	pop	{r4, pc}
    867e:	2001      	movs	r0, #1
    8680:	bd10      	pop	{r4, pc}
    8682:	46c0      	nop			; (mov r8, r8)

00008684 <__aeabi_fcmple>:
    8684:	b510      	push	{r4, lr}
    8686:	f000 f8e9 	bl	885c <__lesf2>
    868a:	2800      	cmp	r0, #0
    868c:	dd01      	ble.n	8692 <__aeabi_fcmple+0xe>
    868e:	2000      	movs	r0, #0
    8690:	bd10      	pop	{r4, pc}
    8692:	2001      	movs	r0, #1
    8694:	bd10      	pop	{r4, pc}
    8696:	46c0      	nop			; (mov r8, r8)

00008698 <__aeabi_fcmpgt>:
    8698:	b510      	push	{r4, lr}
    869a:	f000 f897 	bl	87cc <__gesf2>
    869e:	2800      	cmp	r0, #0
    86a0:	dc01      	bgt.n	86a6 <__aeabi_fcmpgt+0xe>
    86a2:	2000      	movs	r0, #0
    86a4:	bd10      	pop	{r4, pc}
    86a6:	2001      	movs	r0, #1
    86a8:	bd10      	pop	{r4, pc}
    86aa:	46c0      	nop			; (mov r8, r8)

000086ac <__aeabi_fcmpge>:
    86ac:	b510      	push	{r4, lr}
    86ae:	f000 f88d 	bl	87cc <__gesf2>
    86b2:	2800      	cmp	r0, #0
    86b4:	da01      	bge.n	86ba <__aeabi_fcmpge+0xe>
    86b6:	2000      	movs	r0, #0
    86b8:	bd10      	pop	{r4, pc}
    86ba:	2001      	movs	r0, #1
    86bc:	bd10      	pop	{r4, pc}
    86be:	46c0      	nop			; (mov r8, r8)

000086c0 <__aeabi_lmul>:
    86c0:	469c      	mov	ip, r3
    86c2:	0403      	lsls	r3, r0, #16
    86c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    86c6:	0c1b      	lsrs	r3, r3, #16
    86c8:	0417      	lsls	r7, r2, #16
    86ca:	0c3f      	lsrs	r7, r7, #16
    86cc:	0c15      	lsrs	r5, r2, #16
    86ce:	1c1e      	adds	r6, r3, #0
    86d0:	1c04      	adds	r4, r0, #0
    86d2:	0c00      	lsrs	r0, r0, #16
    86d4:	437e      	muls	r6, r7
    86d6:	436b      	muls	r3, r5
    86d8:	4347      	muls	r7, r0
    86da:	4345      	muls	r5, r0
    86dc:	18fb      	adds	r3, r7, r3
    86de:	0c30      	lsrs	r0, r6, #16
    86e0:	1818      	adds	r0, r3, r0
    86e2:	4287      	cmp	r7, r0
    86e4:	d902      	bls.n	86ec <__aeabi_lmul+0x2c>
    86e6:	2380      	movs	r3, #128	; 0x80
    86e8:	025b      	lsls	r3, r3, #9
    86ea:	18ed      	adds	r5, r5, r3
    86ec:	0c03      	lsrs	r3, r0, #16
    86ee:	18ed      	adds	r5, r5, r3
    86f0:	4663      	mov	r3, ip
    86f2:	435c      	muls	r4, r3
    86f4:	434a      	muls	r2, r1
    86f6:	0436      	lsls	r6, r6, #16
    86f8:	0c36      	lsrs	r6, r6, #16
    86fa:	18a1      	adds	r1, r4, r2
    86fc:	0400      	lsls	r0, r0, #16
    86fe:	1980      	adds	r0, r0, r6
    8700:	1949      	adds	r1, r1, r5
    8702:	bdf0      	pop	{r4, r5, r6, r7, pc}

00008704 <__aeabi_f2uiz>:
    8704:	219e      	movs	r1, #158	; 0x9e
    8706:	b510      	push	{r4, lr}
    8708:	05c9      	lsls	r1, r1, #23
    870a:	1c04      	adds	r4, r0, #0
    870c:	f7ff ffce 	bl	86ac <__aeabi_fcmpge>
    8710:	2800      	cmp	r0, #0
    8712:	d103      	bne.n	871c <__aeabi_f2uiz+0x18>
    8714:	1c20      	adds	r0, r4, #0
    8716:	f000 fa63 	bl	8be0 <__aeabi_f2iz>
    871a:	bd10      	pop	{r4, pc}
    871c:	219e      	movs	r1, #158	; 0x9e
    871e:	05c9      	lsls	r1, r1, #23
    8720:	1c20      	adds	r0, r4, #0
    8722:	f000 f8e7 	bl	88f4 <__aeabi_fsub>
    8726:	f000 fa5b 	bl	8be0 <__aeabi_f2iz>
    872a:	2380      	movs	r3, #128	; 0x80
    872c:	061b      	lsls	r3, r3, #24
    872e:	18c0      	adds	r0, r0, r3
    8730:	e7f3      	b.n	871a <__aeabi_f2uiz+0x16>
    8732:	46c0      	nop			; (mov r8, r8)
    8734:	0000      	movs	r0, r0
	...

00008738 <__aeabi_d2uiz>:
    8738:	b538      	push	{r3, r4, r5, lr}
    873a:	4b0e      	ldr	r3, [pc, #56]	; (8774 <__aeabi_d2uiz+0x3c>)
    873c:	4a0c      	ldr	r2, [pc, #48]	; (8770 <__aeabi_d2uiz+0x38>)
    873e:	1c04      	adds	r4, r0, #0
    8740:	1c0d      	adds	r5, r1, #0
    8742:	f7ff ff79 	bl	8638 <__aeabi_dcmpge>
    8746:	2800      	cmp	r0, #0
    8748:	d104      	bne.n	8754 <__aeabi_d2uiz+0x1c>
    874a:	1c20      	adds	r0, r4, #0
    874c:	1c29      	adds	r1, r5, #0
    874e:	f002 f813 	bl	a778 <__aeabi_d2iz>
    8752:	bd38      	pop	{r3, r4, r5, pc}
    8754:	4b07      	ldr	r3, [pc, #28]	; (8774 <__aeabi_d2uiz+0x3c>)
    8756:	4a06      	ldr	r2, [pc, #24]	; (8770 <__aeabi_d2uiz+0x38>)
    8758:	1c20      	adds	r0, r4, #0
    875a:	1c29      	adds	r1, r5, #0
    875c:	f001 fcd8 	bl	a110 <__aeabi_dsub>
    8760:	f002 f80a 	bl	a778 <__aeabi_d2iz>
    8764:	2380      	movs	r3, #128	; 0x80
    8766:	061b      	lsls	r3, r3, #24
    8768:	18c0      	adds	r0, r0, r3
    876a:	e7f2      	b.n	8752 <__aeabi_d2uiz+0x1a>
    876c:	46c0      	nop			; (mov r8, r8)
    876e:	46c0      	nop			; (mov r8, r8)
    8770:	00000000 	.word	0x00000000
    8774:	41e00000 	.word	0x41e00000

00008778 <__eqsf2>:
    8778:	024a      	lsls	r2, r1, #9
    877a:	0243      	lsls	r3, r0, #9
    877c:	b570      	push	{r4, r5, r6, lr}
    877e:	0a5c      	lsrs	r4, r3, #9
    8780:	0a55      	lsrs	r5, r2, #9
    8782:	0043      	lsls	r3, r0, #1
    8784:	004a      	lsls	r2, r1, #1
    8786:	0e1b      	lsrs	r3, r3, #24
    8788:	0fc6      	lsrs	r6, r0, #31
    878a:	0e12      	lsrs	r2, r2, #24
    878c:	0fc9      	lsrs	r1, r1, #31
    878e:	2bff      	cmp	r3, #255	; 0xff
    8790:	d005      	beq.n	879e <__eqsf2+0x26>
    8792:	2aff      	cmp	r2, #255	; 0xff
    8794:	d008      	beq.n	87a8 <__eqsf2+0x30>
    8796:	2001      	movs	r0, #1
    8798:	4293      	cmp	r3, r2
    879a:	d00b      	beq.n	87b4 <__eqsf2+0x3c>
    879c:	bd70      	pop	{r4, r5, r6, pc}
    879e:	2001      	movs	r0, #1
    87a0:	2c00      	cmp	r4, #0
    87a2:	d1fb      	bne.n	879c <__eqsf2+0x24>
    87a4:	2aff      	cmp	r2, #255	; 0xff
    87a6:	d1f6      	bne.n	8796 <__eqsf2+0x1e>
    87a8:	2001      	movs	r0, #1
    87aa:	2d00      	cmp	r5, #0
    87ac:	d1f6      	bne.n	879c <__eqsf2+0x24>
    87ae:	2001      	movs	r0, #1
    87b0:	4293      	cmp	r3, r2
    87b2:	d1f3      	bne.n	879c <__eqsf2+0x24>
    87b4:	42ac      	cmp	r4, r5
    87b6:	d1f1      	bne.n	879c <__eqsf2+0x24>
    87b8:	428e      	cmp	r6, r1
    87ba:	d005      	beq.n	87c8 <__eqsf2+0x50>
    87bc:	2b00      	cmp	r3, #0
    87be:	d1ed      	bne.n	879c <__eqsf2+0x24>
    87c0:	1c20      	adds	r0, r4, #0
    87c2:	1e44      	subs	r4, r0, #1
    87c4:	41a0      	sbcs	r0, r4
    87c6:	e7e9      	b.n	879c <__eqsf2+0x24>
    87c8:	2000      	movs	r0, #0
    87ca:	e7e7      	b.n	879c <__eqsf2+0x24>

000087cc <__gesf2>:
    87cc:	024a      	lsls	r2, r1, #9
    87ce:	0243      	lsls	r3, r0, #9
    87d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    87d2:	0a5c      	lsrs	r4, r3, #9
    87d4:	0a55      	lsrs	r5, r2, #9
    87d6:	0043      	lsls	r3, r0, #1
    87d8:	004a      	lsls	r2, r1, #1
    87da:	0e1b      	lsrs	r3, r3, #24
    87dc:	0fc6      	lsrs	r6, r0, #31
    87de:	0e12      	lsrs	r2, r2, #24
    87e0:	0fc9      	lsrs	r1, r1, #31
    87e2:	2bff      	cmp	r3, #255	; 0xff
    87e4:	d031      	beq.n	884a <__gesf2+0x7e>
    87e6:	2aff      	cmp	r2, #255	; 0xff
    87e8:	d034      	beq.n	8854 <__gesf2+0x88>
    87ea:	2b00      	cmp	r3, #0
    87ec:	d116      	bne.n	881c <__gesf2+0x50>
    87ee:	4260      	negs	r0, r4
    87f0:	4160      	adcs	r0, r4
    87f2:	4684      	mov	ip, r0
    87f4:	2a00      	cmp	r2, #0
    87f6:	d014      	beq.n	8822 <__gesf2+0x56>
    87f8:	2800      	cmp	r0, #0
    87fa:	d120      	bne.n	883e <__gesf2+0x72>
    87fc:	428e      	cmp	r6, r1
    87fe:	d117      	bne.n	8830 <__gesf2+0x64>
    8800:	4293      	cmp	r3, r2
    8802:	dc15      	bgt.n	8830 <__gesf2+0x64>
    8804:	db04      	blt.n	8810 <__gesf2+0x44>
    8806:	42ac      	cmp	r4, r5
    8808:	d812      	bhi.n	8830 <__gesf2+0x64>
    880a:	2000      	movs	r0, #0
    880c:	42ac      	cmp	r4, r5
    880e:	d212      	bcs.n	8836 <__gesf2+0x6a>
    8810:	4270      	negs	r0, r6
    8812:	4170      	adcs	r0, r6
    8814:	4240      	negs	r0, r0
    8816:	2301      	movs	r3, #1
    8818:	4318      	orrs	r0, r3
    881a:	e00c      	b.n	8836 <__gesf2+0x6a>
    881c:	2a00      	cmp	r2, #0
    881e:	d1ed      	bne.n	87fc <__gesf2+0x30>
    8820:	4694      	mov	ip, r2
    8822:	426f      	negs	r7, r5
    8824:	416f      	adcs	r7, r5
    8826:	4660      	mov	r0, ip
    8828:	2800      	cmp	r0, #0
    882a:	d105      	bne.n	8838 <__gesf2+0x6c>
    882c:	2f00      	cmp	r7, #0
    882e:	d0e5      	beq.n	87fc <__gesf2+0x30>
    8830:	4270      	negs	r0, r6
    8832:	2301      	movs	r3, #1
    8834:	4318      	orrs	r0, r3
    8836:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8838:	2000      	movs	r0, #0
    883a:	2f00      	cmp	r7, #0
    883c:	d1fb      	bne.n	8836 <__gesf2+0x6a>
    883e:	4248      	negs	r0, r1
    8840:	4148      	adcs	r0, r1
    8842:	4240      	negs	r0, r0
    8844:	2301      	movs	r3, #1
    8846:	4318      	orrs	r0, r3
    8848:	e7f5      	b.n	8836 <__gesf2+0x6a>
    884a:	2c00      	cmp	r4, #0
    884c:	d0cb      	beq.n	87e6 <__gesf2+0x1a>
    884e:	2002      	movs	r0, #2
    8850:	4240      	negs	r0, r0
    8852:	e7f0      	b.n	8836 <__gesf2+0x6a>
    8854:	2d00      	cmp	r5, #0
    8856:	d0c8      	beq.n	87ea <__gesf2+0x1e>
    8858:	e7f9      	b.n	884e <__gesf2+0x82>
    885a:	46c0      	nop			; (mov r8, r8)

0000885c <__lesf2>:
    885c:	024a      	lsls	r2, r1, #9
    885e:	0243      	lsls	r3, r0, #9
    8860:	b5f0      	push	{r4, r5, r6, r7, lr}
    8862:	0a5c      	lsrs	r4, r3, #9
    8864:	0a55      	lsrs	r5, r2, #9
    8866:	0043      	lsls	r3, r0, #1
    8868:	004a      	lsls	r2, r1, #1
    886a:	0e1b      	lsrs	r3, r3, #24
    886c:	0fc6      	lsrs	r6, r0, #31
    886e:	0e12      	lsrs	r2, r2, #24
    8870:	0fc9      	lsrs	r1, r1, #31
    8872:	2bff      	cmp	r3, #255	; 0xff
    8874:	d027      	beq.n	88c6 <__lesf2+0x6a>
    8876:	2aff      	cmp	r2, #255	; 0xff
    8878:	d029      	beq.n	88ce <__lesf2+0x72>
    887a:	2b00      	cmp	r3, #0
    887c:	d010      	beq.n	88a0 <__lesf2+0x44>
    887e:	2a00      	cmp	r2, #0
    8880:	d115      	bne.n	88ae <__lesf2+0x52>
    8882:	4694      	mov	ip, r2
    8884:	426f      	negs	r7, r5
    8886:	416f      	adcs	r7, r5
    8888:	4660      	mov	r0, ip
    888a:	2800      	cmp	r0, #0
    888c:	d015      	beq.n	88ba <__lesf2+0x5e>
    888e:	2000      	movs	r0, #0
    8890:	2f00      	cmp	r7, #0
    8892:	d104      	bne.n	889e <__lesf2+0x42>
    8894:	4248      	negs	r0, r1
    8896:	4148      	adcs	r0, r1
    8898:	4240      	negs	r0, r0
    889a:	2301      	movs	r3, #1
    889c:	4318      	orrs	r0, r3
    889e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    88a0:	4260      	negs	r0, r4
    88a2:	4160      	adcs	r0, r4
    88a4:	4684      	mov	ip, r0
    88a6:	2a00      	cmp	r2, #0
    88a8:	d0ec      	beq.n	8884 <__lesf2+0x28>
    88aa:	2800      	cmp	r0, #0
    88ac:	d1f2      	bne.n	8894 <__lesf2+0x38>
    88ae:	428e      	cmp	r6, r1
    88b0:	d011      	beq.n	88d6 <__lesf2+0x7a>
    88b2:	4270      	negs	r0, r6
    88b4:	2301      	movs	r3, #1
    88b6:	4318      	orrs	r0, r3
    88b8:	e7f1      	b.n	889e <__lesf2+0x42>
    88ba:	2f00      	cmp	r7, #0
    88bc:	d0f7      	beq.n	88ae <__lesf2+0x52>
    88be:	4270      	negs	r0, r6
    88c0:	2301      	movs	r3, #1
    88c2:	4318      	orrs	r0, r3
    88c4:	e7eb      	b.n	889e <__lesf2+0x42>
    88c6:	2002      	movs	r0, #2
    88c8:	2c00      	cmp	r4, #0
    88ca:	d1e8      	bne.n	889e <__lesf2+0x42>
    88cc:	e7d3      	b.n	8876 <__lesf2+0x1a>
    88ce:	2002      	movs	r0, #2
    88d0:	2d00      	cmp	r5, #0
    88d2:	d1e4      	bne.n	889e <__lesf2+0x42>
    88d4:	e7d1      	b.n	887a <__lesf2+0x1e>
    88d6:	4293      	cmp	r3, r2
    88d8:	dceb      	bgt.n	88b2 <__lesf2+0x56>
    88da:	db04      	blt.n	88e6 <__lesf2+0x8a>
    88dc:	42ac      	cmp	r4, r5
    88de:	d8e8      	bhi.n	88b2 <__lesf2+0x56>
    88e0:	2000      	movs	r0, #0
    88e2:	42ac      	cmp	r4, r5
    88e4:	d2db      	bcs.n	889e <__lesf2+0x42>
    88e6:	4270      	negs	r0, r6
    88e8:	4170      	adcs	r0, r6
    88ea:	4240      	negs	r0, r0
    88ec:	2301      	movs	r3, #1
    88ee:	4318      	orrs	r0, r3
    88f0:	e7d5      	b.n	889e <__lesf2+0x42>
    88f2:	46c0      	nop			; (mov r8, r8)

000088f4 <__aeabi_fsub>:
    88f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    88f6:	0fc2      	lsrs	r2, r0, #31
    88f8:	0243      	lsls	r3, r0, #9
    88fa:	0044      	lsls	r4, r0, #1
    88fc:	024d      	lsls	r5, r1, #9
    88fe:	0048      	lsls	r0, r1, #1
    8900:	0e24      	lsrs	r4, r4, #24
    8902:	1c16      	adds	r6, r2, #0
    8904:	099b      	lsrs	r3, r3, #6
    8906:	0e00      	lsrs	r0, r0, #24
    8908:	0fc9      	lsrs	r1, r1, #31
    890a:	09ad      	lsrs	r5, r5, #6
    890c:	28ff      	cmp	r0, #255	; 0xff
    890e:	d100      	bne.n	8912 <__aeabi_fsub+0x1e>
    8910:	e083      	b.n	8a1a <__aeabi_fsub+0x126>
    8912:	2701      	movs	r7, #1
    8914:	4079      	eors	r1, r7
    8916:	428a      	cmp	r2, r1
    8918:	d05c      	beq.n	89d4 <__aeabi_fsub+0xe0>
    891a:	1a22      	subs	r2, r4, r0
    891c:	2a00      	cmp	r2, #0
    891e:	dc00      	bgt.n	8922 <__aeabi_fsub+0x2e>
    8920:	e08e      	b.n	8a40 <__aeabi_fsub+0x14c>
    8922:	2800      	cmp	r0, #0
    8924:	d11e      	bne.n	8964 <__aeabi_fsub+0x70>
    8926:	2d00      	cmp	r5, #0
    8928:	d000      	beq.n	892c <__aeabi_fsub+0x38>
    892a:	e07a      	b.n	8a22 <__aeabi_fsub+0x12e>
    892c:	0758      	lsls	r0, r3, #29
    892e:	d004      	beq.n	893a <__aeabi_fsub+0x46>
    8930:	220f      	movs	r2, #15
    8932:	401a      	ands	r2, r3
    8934:	2a04      	cmp	r2, #4
    8936:	d000      	beq.n	893a <__aeabi_fsub+0x46>
    8938:	3304      	adds	r3, #4
    893a:	2180      	movs	r1, #128	; 0x80
    893c:	04c9      	lsls	r1, r1, #19
    893e:	2201      	movs	r2, #1
    8940:	4019      	ands	r1, r3
    8942:	4032      	ands	r2, r6
    8944:	2900      	cmp	r1, #0
    8946:	d03a      	beq.n	89be <__aeabi_fsub+0xca>
    8948:	3401      	adds	r4, #1
    894a:	2cff      	cmp	r4, #255	; 0xff
    894c:	d100      	bne.n	8950 <__aeabi_fsub+0x5c>
    894e:	e083      	b.n	8a58 <__aeabi_fsub+0x164>
    8950:	019b      	lsls	r3, r3, #6
    8952:	0a5b      	lsrs	r3, r3, #9
    8954:	025b      	lsls	r3, r3, #9
    8956:	b2e4      	uxtb	r4, r4
    8958:	05e4      	lsls	r4, r4, #23
    895a:	0a58      	lsrs	r0, r3, #9
    895c:	07d2      	lsls	r2, r2, #31
    895e:	4320      	orrs	r0, r4
    8960:	4310      	orrs	r0, r2
    8962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8964:	2cff      	cmp	r4, #255	; 0xff
    8966:	d0e1      	beq.n	892c <__aeabi_fsub+0x38>
    8968:	2180      	movs	r1, #128	; 0x80
    896a:	04c9      	lsls	r1, r1, #19
    896c:	430d      	orrs	r5, r1
    896e:	2a1b      	cmp	r2, #27
    8970:	dd00      	ble.n	8974 <__aeabi_fsub+0x80>
    8972:	e131      	b.n	8bd8 <__aeabi_fsub+0x2e4>
    8974:	1c29      	adds	r1, r5, #0
    8976:	2020      	movs	r0, #32
    8978:	40d1      	lsrs	r1, r2
    897a:	1a82      	subs	r2, r0, r2
    897c:	4095      	lsls	r5, r2
    897e:	1e6a      	subs	r2, r5, #1
    8980:	4195      	sbcs	r5, r2
    8982:	430d      	orrs	r5, r1
    8984:	1b5b      	subs	r3, r3, r5
    8986:	0158      	lsls	r0, r3, #5
    8988:	d5d0      	bpl.n	892c <__aeabi_fsub+0x38>
    898a:	019b      	lsls	r3, r3, #6
    898c:	099f      	lsrs	r7, r3, #6
    898e:	1c38      	adds	r0, r7, #0
    8990:	f002 f824 	bl	a9dc <__clzsi2>
    8994:	1f42      	subs	r2, r0, #5
    8996:	4097      	lsls	r7, r2
    8998:	4294      	cmp	r4, r2
    899a:	dc5f      	bgt.n	8a5c <__aeabi_fsub+0x168>
    899c:	1b14      	subs	r4, r2, r4
    899e:	231f      	movs	r3, #31
    89a0:	1b1b      	subs	r3, r3, r4
    89a2:	1c3a      	adds	r2, r7, #0
    89a4:	409f      	lsls	r7, r3
    89a6:	1c61      	adds	r1, r4, #1
    89a8:	1c3b      	adds	r3, r7, #0
    89aa:	40ca      	lsrs	r2, r1
    89ac:	1e5f      	subs	r7, r3, #1
    89ae:	41bb      	sbcs	r3, r7
    89b0:	4313      	orrs	r3, r2
    89b2:	2400      	movs	r4, #0
    89b4:	e7ba      	b.n	892c <__aeabi_fsub+0x38>
    89b6:	1e13      	subs	r3, r2, #0
    89b8:	d1b8      	bne.n	892c <__aeabi_fsub+0x38>
    89ba:	2300      	movs	r3, #0
    89bc:	2200      	movs	r2, #0
    89be:	08db      	lsrs	r3, r3, #3
    89c0:	2cff      	cmp	r4, #255	; 0xff
    89c2:	d104      	bne.n	89ce <__aeabi_fsub+0xda>
    89c4:	2b00      	cmp	r3, #0
    89c6:	d047      	beq.n	8a58 <__aeabi_fsub+0x164>
    89c8:	2080      	movs	r0, #128	; 0x80
    89ca:	03c0      	lsls	r0, r0, #15
    89cc:	4303      	orrs	r3, r0
    89ce:	025b      	lsls	r3, r3, #9
    89d0:	0a5b      	lsrs	r3, r3, #9
    89d2:	e7bf      	b.n	8954 <__aeabi_fsub+0x60>
    89d4:	1a21      	subs	r1, r4, r0
    89d6:	2900      	cmp	r1, #0
    89d8:	dd44      	ble.n	8a64 <__aeabi_fsub+0x170>
    89da:	2800      	cmp	r0, #0
    89dc:	d027      	beq.n	8a2e <__aeabi_fsub+0x13a>
    89de:	2cff      	cmp	r4, #255	; 0xff
    89e0:	d0a4      	beq.n	892c <__aeabi_fsub+0x38>
    89e2:	2080      	movs	r0, #128	; 0x80
    89e4:	04c0      	lsls	r0, r0, #19
    89e6:	4305      	orrs	r5, r0
    89e8:	291b      	cmp	r1, #27
    89ea:	dd00      	ble.n	89ee <__aeabi_fsub+0xfa>
    89ec:	e0f2      	b.n	8bd4 <__aeabi_fsub+0x2e0>
    89ee:	1c28      	adds	r0, r5, #0
    89f0:	2720      	movs	r7, #32
    89f2:	40c8      	lsrs	r0, r1
    89f4:	1a79      	subs	r1, r7, r1
    89f6:	408d      	lsls	r5, r1
    89f8:	1e69      	subs	r1, r5, #1
    89fa:	418d      	sbcs	r5, r1
    89fc:	4305      	orrs	r5, r0
    89fe:	195b      	adds	r3, r3, r5
    8a00:	0159      	lsls	r1, r3, #5
    8a02:	d400      	bmi.n	8a06 <__aeabi_fsub+0x112>
    8a04:	e792      	b.n	892c <__aeabi_fsub+0x38>
    8a06:	3401      	adds	r4, #1
    8a08:	2cff      	cmp	r4, #255	; 0xff
    8a0a:	d059      	beq.n	8ac0 <__aeabi_fsub+0x1cc>
    8a0c:	4973      	ldr	r1, [pc, #460]	; (8bdc <__aeabi_fsub+0x2e8>)
    8a0e:	2201      	movs	r2, #1
    8a10:	401a      	ands	r2, r3
    8a12:	400b      	ands	r3, r1
    8a14:	085b      	lsrs	r3, r3, #1
    8a16:	4313      	orrs	r3, r2
    8a18:	e788      	b.n	892c <__aeabi_fsub+0x38>
    8a1a:	2d00      	cmp	r5, #0
    8a1c:	d000      	beq.n	8a20 <__aeabi_fsub+0x12c>
    8a1e:	e77a      	b.n	8916 <__aeabi_fsub+0x22>
    8a20:	e777      	b.n	8912 <__aeabi_fsub+0x1e>
    8a22:	3a01      	subs	r2, #1
    8a24:	2a00      	cmp	r2, #0
    8a26:	d0ad      	beq.n	8984 <__aeabi_fsub+0x90>
    8a28:	2cff      	cmp	r4, #255	; 0xff
    8a2a:	d1a0      	bne.n	896e <__aeabi_fsub+0x7a>
    8a2c:	e77e      	b.n	892c <__aeabi_fsub+0x38>
    8a2e:	2d00      	cmp	r5, #0
    8a30:	d100      	bne.n	8a34 <__aeabi_fsub+0x140>
    8a32:	e77b      	b.n	892c <__aeabi_fsub+0x38>
    8a34:	3901      	subs	r1, #1
    8a36:	2900      	cmp	r1, #0
    8a38:	d0e1      	beq.n	89fe <__aeabi_fsub+0x10a>
    8a3a:	2cff      	cmp	r4, #255	; 0xff
    8a3c:	d1d4      	bne.n	89e8 <__aeabi_fsub+0xf4>
    8a3e:	e775      	b.n	892c <__aeabi_fsub+0x38>
    8a40:	2a00      	cmp	r2, #0
    8a42:	d11b      	bne.n	8a7c <__aeabi_fsub+0x188>
    8a44:	1c62      	adds	r2, r4, #1
    8a46:	b2d2      	uxtb	r2, r2
    8a48:	2a01      	cmp	r2, #1
    8a4a:	dd4b      	ble.n	8ae4 <__aeabi_fsub+0x1f0>
    8a4c:	1b5f      	subs	r7, r3, r5
    8a4e:	017a      	lsls	r2, r7, #5
    8a50:	d523      	bpl.n	8a9a <__aeabi_fsub+0x1a6>
    8a52:	1aef      	subs	r7, r5, r3
    8a54:	1c0e      	adds	r6, r1, #0
    8a56:	e79a      	b.n	898e <__aeabi_fsub+0x9a>
    8a58:	2300      	movs	r3, #0
    8a5a:	e77b      	b.n	8954 <__aeabi_fsub+0x60>
    8a5c:	4b5f      	ldr	r3, [pc, #380]	; (8bdc <__aeabi_fsub+0x2e8>)
    8a5e:	1aa4      	subs	r4, r4, r2
    8a60:	403b      	ands	r3, r7
    8a62:	e763      	b.n	892c <__aeabi_fsub+0x38>
    8a64:	2900      	cmp	r1, #0
    8a66:	d146      	bne.n	8af6 <__aeabi_fsub+0x202>
    8a68:	1c61      	adds	r1, r4, #1
    8a6a:	b2c8      	uxtb	r0, r1
    8a6c:	2801      	cmp	r0, #1
    8a6e:	dd29      	ble.n	8ac4 <__aeabi_fsub+0x1d0>
    8a70:	29ff      	cmp	r1, #255	; 0xff
    8a72:	d024      	beq.n	8abe <__aeabi_fsub+0x1ca>
    8a74:	18eb      	adds	r3, r5, r3
    8a76:	085b      	lsrs	r3, r3, #1
    8a78:	1c0c      	adds	r4, r1, #0
    8a7a:	e757      	b.n	892c <__aeabi_fsub+0x38>
    8a7c:	2c00      	cmp	r4, #0
    8a7e:	d013      	beq.n	8aa8 <__aeabi_fsub+0x1b4>
    8a80:	28ff      	cmp	r0, #255	; 0xff
    8a82:	d018      	beq.n	8ab6 <__aeabi_fsub+0x1c2>
    8a84:	2480      	movs	r4, #128	; 0x80
    8a86:	04e4      	lsls	r4, r4, #19
    8a88:	4252      	negs	r2, r2
    8a8a:	4323      	orrs	r3, r4
    8a8c:	2a1b      	cmp	r2, #27
    8a8e:	dd4d      	ble.n	8b2c <__aeabi_fsub+0x238>
    8a90:	2301      	movs	r3, #1
    8a92:	1aeb      	subs	r3, r5, r3
    8a94:	1c04      	adds	r4, r0, #0
    8a96:	1c0e      	adds	r6, r1, #0
    8a98:	e775      	b.n	8986 <__aeabi_fsub+0x92>
    8a9a:	2f00      	cmp	r7, #0
    8a9c:	d000      	beq.n	8aa0 <__aeabi_fsub+0x1ac>
    8a9e:	e776      	b.n	898e <__aeabi_fsub+0x9a>
    8aa0:	2300      	movs	r3, #0
    8aa2:	2200      	movs	r2, #0
    8aa4:	2400      	movs	r4, #0
    8aa6:	e78a      	b.n	89be <__aeabi_fsub+0xca>
    8aa8:	2b00      	cmp	r3, #0
    8aaa:	d03b      	beq.n	8b24 <__aeabi_fsub+0x230>
    8aac:	43d2      	mvns	r2, r2
    8aae:	2a00      	cmp	r2, #0
    8ab0:	d0ef      	beq.n	8a92 <__aeabi_fsub+0x19e>
    8ab2:	28ff      	cmp	r0, #255	; 0xff
    8ab4:	d1ea      	bne.n	8a8c <__aeabi_fsub+0x198>
    8ab6:	1c2b      	adds	r3, r5, #0
    8ab8:	24ff      	movs	r4, #255	; 0xff
    8aba:	1c0e      	adds	r6, r1, #0
    8abc:	e736      	b.n	892c <__aeabi_fsub+0x38>
    8abe:	24ff      	movs	r4, #255	; 0xff
    8ac0:	2300      	movs	r3, #0
    8ac2:	e77c      	b.n	89be <__aeabi_fsub+0xca>
    8ac4:	2c00      	cmp	r4, #0
    8ac6:	d15c      	bne.n	8b82 <__aeabi_fsub+0x28e>
    8ac8:	2b00      	cmp	r3, #0
    8aca:	d100      	bne.n	8ace <__aeabi_fsub+0x1da>
    8acc:	e080      	b.n	8bd0 <__aeabi_fsub+0x2dc>
    8ace:	2d00      	cmp	r5, #0
    8ad0:	d100      	bne.n	8ad4 <__aeabi_fsub+0x1e0>
    8ad2:	e72b      	b.n	892c <__aeabi_fsub+0x38>
    8ad4:	195b      	adds	r3, r3, r5
    8ad6:	0158      	lsls	r0, r3, #5
    8ad8:	d400      	bmi.n	8adc <__aeabi_fsub+0x1e8>
    8ada:	e727      	b.n	892c <__aeabi_fsub+0x38>
    8adc:	4a3f      	ldr	r2, [pc, #252]	; (8bdc <__aeabi_fsub+0x2e8>)
    8ade:	2401      	movs	r4, #1
    8ae0:	4013      	ands	r3, r2
    8ae2:	e723      	b.n	892c <__aeabi_fsub+0x38>
    8ae4:	2c00      	cmp	r4, #0
    8ae6:	d115      	bne.n	8b14 <__aeabi_fsub+0x220>
    8ae8:	2b00      	cmp	r3, #0
    8aea:	d140      	bne.n	8b6e <__aeabi_fsub+0x27a>
    8aec:	2d00      	cmp	r5, #0
    8aee:	d063      	beq.n	8bb8 <__aeabi_fsub+0x2c4>
    8af0:	1c2b      	adds	r3, r5, #0
    8af2:	1c0e      	adds	r6, r1, #0
    8af4:	e71a      	b.n	892c <__aeabi_fsub+0x38>
    8af6:	2c00      	cmp	r4, #0
    8af8:	d121      	bne.n	8b3e <__aeabi_fsub+0x24a>
    8afa:	2b00      	cmp	r3, #0
    8afc:	d054      	beq.n	8ba8 <__aeabi_fsub+0x2b4>
    8afe:	43c9      	mvns	r1, r1
    8b00:	2900      	cmp	r1, #0
    8b02:	d004      	beq.n	8b0e <__aeabi_fsub+0x21a>
    8b04:	28ff      	cmp	r0, #255	; 0xff
    8b06:	d04c      	beq.n	8ba2 <__aeabi_fsub+0x2ae>
    8b08:	291b      	cmp	r1, #27
    8b0a:	dd58      	ble.n	8bbe <__aeabi_fsub+0x2ca>
    8b0c:	2301      	movs	r3, #1
    8b0e:	195b      	adds	r3, r3, r5
    8b10:	1c04      	adds	r4, r0, #0
    8b12:	e775      	b.n	8a00 <__aeabi_fsub+0x10c>
    8b14:	2b00      	cmp	r3, #0
    8b16:	d119      	bne.n	8b4c <__aeabi_fsub+0x258>
    8b18:	2d00      	cmp	r5, #0
    8b1a:	d048      	beq.n	8bae <__aeabi_fsub+0x2ba>
    8b1c:	1c2b      	adds	r3, r5, #0
    8b1e:	1c0e      	adds	r6, r1, #0
    8b20:	24ff      	movs	r4, #255	; 0xff
    8b22:	e703      	b.n	892c <__aeabi_fsub+0x38>
    8b24:	1c2b      	adds	r3, r5, #0
    8b26:	1c04      	adds	r4, r0, #0
    8b28:	1c0e      	adds	r6, r1, #0
    8b2a:	e6ff      	b.n	892c <__aeabi_fsub+0x38>
    8b2c:	1c1c      	adds	r4, r3, #0
    8b2e:	2620      	movs	r6, #32
    8b30:	40d4      	lsrs	r4, r2
    8b32:	1ab2      	subs	r2, r6, r2
    8b34:	4093      	lsls	r3, r2
    8b36:	1e5a      	subs	r2, r3, #1
    8b38:	4193      	sbcs	r3, r2
    8b3a:	4323      	orrs	r3, r4
    8b3c:	e7a9      	b.n	8a92 <__aeabi_fsub+0x19e>
    8b3e:	28ff      	cmp	r0, #255	; 0xff
    8b40:	d02f      	beq.n	8ba2 <__aeabi_fsub+0x2ae>
    8b42:	2480      	movs	r4, #128	; 0x80
    8b44:	04e4      	lsls	r4, r4, #19
    8b46:	4249      	negs	r1, r1
    8b48:	4323      	orrs	r3, r4
    8b4a:	e7dd      	b.n	8b08 <__aeabi_fsub+0x214>
    8b4c:	24ff      	movs	r4, #255	; 0xff
    8b4e:	2d00      	cmp	r5, #0
    8b50:	d100      	bne.n	8b54 <__aeabi_fsub+0x260>
    8b52:	e6eb      	b.n	892c <__aeabi_fsub+0x38>
    8b54:	2280      	movs	r2, #128	; 0x80
    8b56:	08db      	lsrs	r3, r3, #3
    8b58:	03d2      	lsls	r2, r2, #15
    8b5a:	4213      	tst	r3, r2
    8b5c:	d004      	beq.n	8b68 <__aeabi_fsub+0x274>
    8b5e:	08ed      	lsrs	r5, r5, #3
    8b60:	4215      	tst	r5, r2
    8b62:	d101      	bne.n	8b68 <__aeabi_fsub+0x274>
    8b64:	1c2b      	adds	r3, r5, #0
    8b66:	1c0e      	adds	r6, r1, #0
    8b68:	00db      	lsls	r3, r3, #3
    8b6a:	24ff      	movs	r4, #255	; 0xff
    8b6c:	e6de      	b.n	892c <__aeabi_fsub+0x38>
    8b6e:	2d00      	cmp	r5, #0
    8b70:	d100      	bne.n	8b74 <__aeabi_fsub+0x280>
    8b72:	e6db      	b.n	892c <__aeabi_fsub+0x38>
    8b74:	1b5a      	subs	r2, r3, r5
    8b76:	0150      	lsls	r0, r2, #5
    8b78:	d400      	bmi.n	8b7c <__aeabi_fsub+0x288>
    8b7a:	e71c      	b.n	89b6 <__aeabi_fsub+0xc2>
    8b7c:	1aeb      	subs	r3, r5, r3
    8b7e:	1c0e      	adds	r6, r1, #0
    8b80:	e6d4      	b.n	892c <__aeabi_fsub+0x38>
    8b82:	2b00      	cmp	r3, #0
    8b84:	d00d      	beq.n	8ba2 <__aeabi_fsub+0x2ae>
    8b86:	24ff      	movs	r4, #255	; 0xff
    8b88:	2d00      	cmp	r5, #0
    8b8a:	d100      	bne.n	8b8e <__aeabi_fsub+0x29a>
    8b8c:	e6ce      	b.n	892c <__aeabi_fsub+0x38>
    8b8e:	2280      	movs	r2, #128	; 0x80
    8b90:	08db      	lsrs	r3, r3, #3
    8b92:	03d2      	lsls	r2, r2, #15
    8b94:	4213      	tst	r3, r2
    8b96:	d0e7      	beq.n	8b68 <__aeabi_fsub+0x274>
    8b98:	08ed      	lsrs	r5, r5, #3
    8b9a:	4215      	tst	r5, r2
    8b9c:	d1e4      	bne.n	8b68 <__aeabi_fsub+0x274>
    8b9e:	1c2b      	adds	r3, r5, #0
    8ba0:	e7e2      	b.n	8b68 <__aeabi_fsub+0x274>
    8ba2:	1c2b      	adds	r3, r5, #0
    8ba4:	24ff      	movs	r4, #255	; 0xff
    8ba6:	e6c1      	b.n	892c <__aeabi_fsub+0x38>
    8ba8:	1c2b      	adds	r3, r5, #0
    8baa:	1c04      	adds	r4, r0, #0
    8bac:	e6be      	b.n	892c <__aeabi_fsub+0x38>
    8bae:	2380      	movs	r3, #128	; 0x80
    8bb0:	2200      	movs	r2, #0
    8bb2:	049b      	lsls	r3, r3, #18
    8bb4:	24ff      	movs	r4, #255	; 0xff
    8bb6:	e702      	b.n	89be <__aeabi_fsub+0xca>
    8bb8:	1c23      	adds	r3, r4, #0
    8bba:	2200      	movs	r2, #0
    8bbc:	e6ff      	b.n	89be <__aeabi_fsub+0xca>
    8bbe:	1c1c      	adds	r4, r3, #0
    8bc0:	2720      	movs	r7, #32
    8bc2:	40cc      	lsrs	r4, r1
    8bc4:	1a79      	subs	r1, r7, r1
    8bc6:	408b      	lsls	r3, r1
    8bc8:	1e59      	subs	r1, r3, #1
    8bca:	418b      	sbcs	r3, r1
    8bcc:	4323      	orrs	r3, r4
    8bce:	e79e      	b.n	8b0e <__aeabi_fsub+0x21a>
    8bd0:	1c2b      	adds	r3, r5, #0
    8bd2:	e6ab      	b.n	892c <__aeabi_fsub+0x38>
    8bd4:	2501      	movs	r5, #1
    8bd6:	e712      	b.n	89fe <__aeabi_fsub+0x10a>
    8bd8:	2501      	movs	r5, #1
    8bda:	e6d3      	b.n	8984 <__aeabi_fsub+0x90>
    8bdc:	fbffffff 	.word	0xfbffffff

00008be0 <__aeabi_f2iz>:
    8be0:	0243      	lsls	r3, r0, #9
    8be2:	0a59      	lsrs	r1, r3, #9
    8be4:	0043      	lsls	r3, r0, #1
    8be6:	0fc2      	lsrs	r2, r0, #31
    8be8:	0e1b      	lsrs	r3, r3, #24
    8bea:	2000      	movs	r0, #0
    8bec:	2b7e      	cmp	r3, #126	; 0x7e
    8bee:	dd0d      	ble.n	8c0c <__aeabi_f2iz+0x2c>
    8bf0:	2b9d      	cmp	r3, #157	; 0x9d
    8bf2:	dc0c      	bgt.n	8c0e <__aeabi_f2iz+0x2e>
    8bf4:	2080      	movs	r0, #128	; 0x80
    8bf6:	0400      	lsls	r0, r0, #16
    8bf8:	4301      	orrs	r1, r0
    8bfa:	2b95      	cmp	r3, #149	; 0x95
    8bfc:	dc0a      	bgt.n	8c14 <__aeabi_f2iz+0x34>
    8bfe:	2096      	movs	r0, #150	; 0x96
    8c00:	1ac3      	subs	r3, r0, r3
    8c02:	40d9      	lsrs	r1, r3
    8c04:	4248      	negs	r0, r1
    8c06:	2a00      	cmp	r2, #0
    8c08:	d100      	bne.n	8c0c <__aeabi_f2iz+0x2c>
    8c0a:	1c08      	adds	r0, r1, #0
    8c0c:	4770      	bx	lr
    8c0e:	4b03      	ldr	r3, [pc, #12]	; (8c1c <__aeabi_f2iz+0x3c>)
    8c10:	18d0      	adds	r0, r2, r3
    8c12:	e7fb      	b.n	8c0c <__aeabi_f2iz+0x2c>
    8c14:	3b96      	subs	r3, #150	; 0x96
    8c16:	4099      	lsls	r1, r3
    8c18:	e7f4      	b.n	8c04 <__aeabi_f2iz+0x24>
    8c1a:	46c0      	nop			; (mov r8, r8)
    8c1c:	7fffffff 	.word	0x7fffffff

00008c20 <__aeabi_i2f>:
    8c20:	b570      	push	{r4, r5, r6, lr}
    8c22:	1e04      	subs	r4, r0, #0
    8c24:	d03c      	beq.n	8ca0 <__aeabi_i2f+0x80>
    8c26:	0fc6      	lsrs	r6, r0, #31
    8c28:	d000      	beq.n	8c2c <__aeabi_i2f+0xc>
    8c2a:	4244      	negs	r4, r0
    8c2c:	1c20      	adds	r0, r4, #0
    8c2e:	f001 fed5 	bl	a9dc <__clzsi2>
    8c32:	239e      	movs	r3, #158	; 0x9e
    8c34:	1c25      	adds	r5, r4, #0
    8c36:	1a1b      	subs	r3, r3, r0
    8c38:	2b96      	cmp	r3, #150	; 0x96
    8c3a:	dc0c      	bgt.n	8c56 <__aeabi_i2f+0x36>
    8c3c:	3808      	subs	r0, #8
    8c3e:	4084      	lsls	r4, r0
    8c40:	0264      	lsls	r4, r4, #9
    8c42:	0a64      	lsrs	r4, r4, #9
    8c44:	b2db      	uxtb	r3, r3
    8c46:	1c32      	adds	r2, r6, #0
    8c48:	0264      	lsls	r4, r4, #9
    8c4a:	05db      	lsls	r3, r3, #23
    8c4c:	0a60      	lsrs	r0, r4, #9
    8c4e:	07d2      	lsls	r2, r2, #31
    8c50:	4318      	orrs	r0, r3
    8c52:	4310      	orrs	r0, r2
    8c54:	bd70      	pop	{r4, r5, r6, pc}
    8c56:	2b99      	cmp	r3, #153	; 0x99
    8c58:	dd0a      	ble.n	8c70 <__aeabi_i2f+0x50>
    8c5a:	2205      	movs	r2, #5
    8c5c:	1a12      	subs	r2, r2, r0
    8c5e:	1c21      	adds	r1, r4, #0
    8c60:	40d1      	lsrs	r1, r2
    8c62:	1c0a      	adds	r2, r1, #0
    8c64:	1c01      	adds	r1, r0, #0
    8c66:	311b      	adds	r1, #27
    8c68:	408d      	lsls	r5, r1
    8c6a:	1e69      	subs	r1, r5, #1
    8c6c:	418d      	sbcs	r5, r1
    8c6e:	4315      	orrs	r5, r2
    8c70:	2805      	cmp	r0, #5
    8c72:	dd01      	ble.n	8c78 <__aeabi_i2f+0x58>
    8c74:	1f42      	subs	r2, r0, #5
    8c76:	4095      	lsls	r5, r2
    8c78:	4c16      	ldr	r4, [pc, #88]	; (8cd4 <__aeabi_i2f+0xb4>)
    8c7a:	402c      	ands	r4, r5
    8c7c:	076a      	lsls	r2, r5, #29
    8c7e:	d004      	beq.n	8c8a <__aeabi_i2f+0x6a>
    8c80:	220f      	movs	r2, #15
    8c82:	4015      	ands	r5, r2
    8c84:	2d04      	cmp	r5, #4
    8c86:	d000      	beq.n	8c8a <__aeabi_i2f+0x6a>
    8c88:	3404      	adds	r4, #4
    8c8a:	0161      	lsls	r1, r4, #5
    8c8c:	d50c      	bpl.n	8ca8 <__aeabi_i2f+0x88>
    8c8e:	239f      	movs	r3, #159	; 0x9f
    8c90:	1a18      	subs	r0, r3, r0
    8c92:	28ff      	cmp	r0, #255	; 0xff
    8c94:	d01a      	beq.n	8ccc <__aeabi_i2f+0xac>
    8c96:	01a4      	lsls	r4, r4, #6
    8c98:	0a64      	lsrs	r4, r4, #9
    8c9a:	b2c3      	uxtb	r3, r0
    8c9c:	1c32      	adds	r2, r6, #0
    8c9e:	e7d3      	b.n	8c48 <__aeabi_i2f+0x28>
    8ca0:	2200      	movs	r2, #0
    8ca2:	2300      	movs	r3, #0
    8ca4:	2400      	movs	r4, #0
    8ca6:	e7cf      	b.n	8c48 <__aeabi_i2f+0x28>
    8ca8:	08e4      	lsrs	r4, r4, #3
    8caa:	2bff      	cmp	r3, #255	; 0xff
    8cac:	d004      	beq.n	8cb8 <__aeabi_i2f+0x98>
    8cae:	0264      	lsls	r4, r4, #9
    8cb0:	0a64      	lsrs	r4, r4, #9
    8cb2:	b2db      	uxtb	r3, r3
    8cb4:	1c32      	adds	r2, r6, #0
    8cb6:	e7c7      	b.n	8c48 <__aeabi_i2f+0x28>
    8cb8:	2c00      	cmp	r4, #0
    8cba:	d004      	beq.n	8cc6 <__aeabi_i2f+0xa6>
    8cbc:	2080      	movs	r0, #128	; 0x80
    8cbe:	03c0      	lsls	r0, r0, #15
    8cc0:	4304      	orrs	r4, r0
    8cc2:	0264      	lsls	r4, r4, #9
    8cc4:	0a64      	lsrs	r4, r4, #9
    8cc6:	1c32      	adds	r2, r6, #0
    8cc8:	23ff      	movs	r3, #255	; 0xff
    8cca:	e7bd      	b.n	8c48 <__aeabi_i2f+0x28>
    8ccc:	1c32      	adds	r2, r6, #0
    8cce:	23ff      	movs	r3, #255	; 0xff
    8cd0:	2400      	movs	r4, #0
    8cd2:	e7b9      	b.n	8c48 <__aeabi_i2f+0x28>
    8cd4:	fbffffff 	.word	0xfbffffff

00008cd8 <__aeabi_dadd>:
    8cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8cda:	465f      	mov	r7, fp
    8cdc:	4656      	mov	r6, sl
    8cde:	4644      	mov	r4, r8
    8ce0:	464d      	mov	r5, r9
    8ce2:	b4f0      	push	{r4, r5, r6, r7}
    8ce4:	030c      	lsls	r4, r1, #12
    8ce6:	004d      	lsls	r5, r1, #1
    8ce8:	0fce      	lsrs	r6, r1, #31
    8cea:	0a61      	lsrs	r1, r4, #9
    8cec:	0f44      	lsrs	r4, r0, #29
    8cee:	4321      	orrs	r1, r4
    8cf0:	00c4      	lsls	r4, r0, #3
    8cf2:	0318      	lsls	r0, r3, #12
    8cf4:	4680      	mov	r8, r0
    8cf6:	0058      	lsls	r0, r3, #1
    8cf8:	0d40      	lsrs	r0, r0, #21
    8cfa:	4682      	mov	sl, r0
    8cfc:	0fd8      	lsrs	r0, r3, #31
    8cfe:	4684      	mov	ip, r0
    8d00:	4640      	mov	r0, r8
    8d02:	0a40      	lsrs	r0, r0, #9
    8d04:	0f53      	lsrs	r3, r2, #29
    8d06:	4303      	orrs	r3, r0
    8d08:	00d0      	lsls	r0, r2, #3
    8d0a:	0d6d      	lsrs	r5, r5, #21
    8d0c:	1c37      	adds	r7, r6, #0
    8d0e:	4683      	mov	fp, r0
    8d10:	4652      	mov	r2, sl
    8d12:	4566      	cmp	r6, ip
    8d14:	d100      	bne.n	8d18 <__aeabi_dadd+0x40>
    8d16:	e0a4      	b.n	8e62 <__aeabi_dadd+0x18a>
    8d18:	1aaf      	subs	r7, r5, r2
    8d1a:	2f00      	cmp	r7, #0
    8d1c:	dc00      	bgt.n	8d20 <__aeabi_dadd+0x48>
    8d1e:	e109      	b.n	8f34 <__aeabi_dadd+0x25c>
    8d20:	2a00      	cmp	r2, #0
    8d22:	d13b      	bne.n	8d9c <__aeabi_dadd+0xc4>
    8d24:	4318      	orrs	r0, r3
    8d26:	d000      	beq.n	8d2a <__aeabi_dadd+0x52>
    8d28:	e0ea      	b.n	8f00 <__aeabi_dadd+0x228>
    8d2a:	0763      	lsls	r3, r4, #29
    8d2c:	d100      	bne.n	8d30 <__aeabi_dadd+0x58>
    8d2e:	e087      	b.n	8e40 <__aeabi_dadd+0x168>
    8d30:	230f      	movs	r3, #15
    8d32:	4023      	ands	r3, r4
    8d34:	2b04      	cmp	r3, #4
    8d36:	d100      	bne.n	8d3a <__aeabi_dadd+0x62>
    8d38:	e082      	b.n	8e40 <__aeabi_dadd+0x168>
    8d3a:	1d22      	adds	r2, r4, #4
    8d3c:	42a2      	cmp	r2, r4
    8d3e:	41a4      	sbcs	r4, r4
    8d40:	4264      	negs	r4, r4
    8d42:	2380      	movs	r3, #128	; 0x80
    8d44:	1909      	adds	r1, r1, r4
    8d46:	041b      	lsls	r3, r3, #16
    8d48:	400b      	ands	r3, r1
    8d4a:	1c37      	adds	r7, r6, #0
    8d4c:	1c14      	adds	r4, r2, #0
    8d4e:	2b00      	cmp	r3, #0
    8d50:	d100      	bne.n	8d54 <__aeabi_dadd+0x7c>
    8d52:	e07c      	b.n	8e4e <__aeabi_dadd+0x176>
    8d54:	4bce      	ldr	r3, [pc, #824]	; (9090 <__aeabi_dadd+0x3b8>)
    8d56:	3501      	adds	r5, #1
    8d58:	429d      	cmp	r5, r3
    8d5a:	d100      	bne.n	8d5e <__aeabi_dadd+0x86>
    8d5c:	e105      	b.n	8f6a <__aeabi_dadd+0x292>
    8d5e:	4bcd      	ldr	r3, [pc, #820]	; (9094 <__aeabi_dadd+0x3bc>)
    8d60:	08e4      	lsrs	r4, r4, #3
    8d62:	4019      	ands	r1, r3
    8d64:	0748      	lsls	r0, r1, #29
    8d66:	0249      	lsls	r1, r1, #9
    8d68:	4304      	orrs	r4, r0
    8d6a:	0b0b      	lsrs	r3, r1, #12
    8d6c:	2000      	movs	r0, #0
    8d6e:	2100      	movs	r1, #0
    8d70:	031b      	lsls	r3, r3, #12
    8d72:	0b1a      	lsrs	r2, r3, #12
    8d74:	0d0b      	lsrs	r3, r1, #20
    8d76:	056d      	lsls	r5, r5, #21
    8d78:	051b      	lsls	r3, r3, #20
    8d7a:	4313      	orrs	r3, r2
    8d7c:	086a      	lsrs	r2, r5, #1
    8d7e:	4dc6      	ldr	r5, [pc, #792]	; (9098 <__aeabi_dadd+0x3c0>)
    8d80:	07ff      	lsls	r7, r7, #31
    8d82:	401d      	ands	r5, r3
    8d84:	4315      	orrs	r5, r2
    8d86:	006d      	lsls	r5, r5, #1
    8d88:	086d      	lsrs	r5, r5, #1
    8d8a:	1c29      	adds	r1, r5, #0
    8d8c:	4339      	orrs	r1, r7
    8d8e:	1c20      	adds	r0, r4, #0
    8d90:	bc3c      	pop	{r2, r3, r4, r5}
    8d92:	4690      	mov	r8, r2
    8d94:	4699      	mov	r9, r3
    8d96:	46a2      	mov	sl, r4
    8d98:	46ab      	mov	fp, r5
    8d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8d9c:	48bc      	ldr	r0, [pc, #752]	; (9090 <__aeabi_dadd+0x3b8>)
    8d9e:	4285      	cmp	r5, r0
    8da0:	d0c3      	beq.n	8d2a <__aeabi_dadd+0x52>
    8da2:	2080      	movs	r0, #128	; 0x80
    8da4:	0400      	lsls	r0, r0, #16
    8da6:	4303      	orrs	r3, r0
    8da8:	2f38      	cmp	r7, #56	; 0x38
    8daa:	dd00      	ble.n	8dae <__aeabi_dadd+0xd6>
    8dac:	e0f0      	b.n	8f90 <__aeabi_dadd+0x2b8>
    8dae:	2f1f      	cmp	r7, #31
    8db0:	dd00      	ble.n	8db4 <__aeabi_dadd+0xdc>
    8db2:	e124      	b.n	8ffe <__aeabi_dadd+0x326>
    8db4:	2020      	movs	r0, #32
    8db6:	1bc0      	subs	r0, r0, r7
    8db8:	1c1a      	adds	r2, r3, #0
    8dba:	4681      	mov	r9, r0
    8dbc:	4082      	lsls	r2, r0
    8dbe:	4658      	mov	r0, fp
    8dc0:	40f8      	lsrs	r0, r7
    8dc2:	4302      	orrs	r2, r0
    8dc4:	4694      	mov	ip, r2
    8dc6:	4658      	mov	r0, fp
    8dc8:	464a      	mov	r2, r9
    8dca:	4090      	lsls	r0, r2
    8dcc:	1e42      	subs	r2, r0, #1
    8dce:	4190      	sbcs	r0, r2
    8dd0:	40fb      	lsrs	r3, r7
    8dd2:	4662      	mov	r2, ip
    8dd4:	4302      	orrs	r2, r0
    8dd6:	1c1f      	adds	r7, r3, #0
    8dd8:	1aa2      	subs	r2, r4, r2
    8dda:	4294      	cmp	r4, r2
    8ddc:	41a4      	sbcs	r4, r4
    8dde:	4264      	negs	r4, r4
    8de0:	1bc9      	subs	r1, r1, r7
    8de2:	1b09      	subs	r1, r1, r4
    8de4:	1c14      	adds	r4, r2, #0
    8de6:	020b      	lsls	r3, r1, #8
    8de8:	d59f      	bpl.n	8d2a <__aeabi_dadd+0x52>
    8dea:	0249      	lsls	r1, r1, #9
    8dec:	0a4f      	lsrs	r7, r1, #9
    8dee:	2f00      	cmp	r7, #0
    8df0:	d100      	bne.n	8df4 <__aeabi_dadd+0x11c>
    8df2:	e0c8      	b.n	8f86 <__aeabi_dadd+0x2ae>
    8df4:	1c38      	adds	r0, r7, #0
    8df6:	f001 fdf1 	bl	a9dc <__clzsi2>
    8dfa:	1c02      	adds	r2, r0, #0
    8dfc:	3a08      	subs	r2, #8
    8dfe:	2a1f      	cmp	r2, #31
    8e00:	dd00      	ble.n	8e04 <__aeabi_dadd+0x12c>
    8e02:	e0b5      	b.n	8f70 <__aeabi_dadd+0x298>
    8e04:	2128      	movs	r1, #40	; 0x28
    8e06:	1a09      	subs	r1, r1, r0
    8e08:	1c20      	adds	r0, r4, #0
    8e0a:	4097      	lsls	r7, r2
    8e0c:	40c8      	lsrs	r0, r1
    8e0e:	4307      	orrs	r7, r0
    8e10:	4094      	lsls	r4, r2
    8e12:	4295      	cmp	r5, r2
    8e14:	dd00      	ble.n	8e18 <__aeabi_dadd+0x140>
    8e16:	e0b2      	b.n	8f7e <__aeabi_dadd+0x2a6>
    8e18:	1b55      	subs	r5, r2, r5
    8e1a:	1c69      	adds	r1, r5, #1
    8e1c:	291f      	cmp	r1, #31
    8e1e:	dd00      	ble.n	8e22 <__aeabi_dadd+0x14a>
    8e20:	e0dc      	b.n	8fdc <__aeabi_dadd+0x304>
    8e22:	221f      	movs	r2, #31
    8e24:	1b55      	subs	r5, r2, r5
    8e26:	1c3b      	adds	r3, r7, #0
    8e28:	1c22      	adds	r2, r4, #0
    8e2a:	40ab      	lsls	r3, r5
    8e2c:	40ca      	lsrs	r2, r1
    8e2e:	40ac      	lsls	r4, r5
    8e30:	1e65      	subs	r5, r4, #1
    8e32:	41ac      	sbcs	r4, r5
    8e34:	4313      	orrs	r3, r2
    8e36:	40cf      	lsrs	r7, r1
    8e38:	431c      	orrs	r4, r3
    8e3a:	1c39      	adds	r1, r7, #0
    8e3c:	2500      	movs	r5, #0
    8e3e:	e774      	b.n	8d2a <__aeabi_dadd+0x52>
    8e40:	2380      	movs	r3, #128	; 0x80
    8e42:	041b      	lsls	r3, r3, #16
    8e44:	400b      	ands	r3, r1
    8e46:	1c37      	adds	r7, r6, #0
    8e48:	2b00      	cmp	r3, #0
    8e4a:	d000      	beq.n	8e4e <__aeabi_dadd+0x176>
    8e4c:	e782      	b.n	8d54 <__aeabi_dadd+0x7c>
    8e4e:	4b90      	ldr	r3, [pc, #576]	; (9090 <__aeabi_dadd+0x3b8>)
    8e50:	0748      	lsls	r0, r1, #29
    8e52:	08e4      	lsrs	r4, r4, #3
    8e54:	4304      	orrs	r4, r0
    8e56:	08c9      	lsrs	r1, r1, #3
    8e58:	429d      	cmp	r5, r3
    8e5a:	d048      	beq.n	8eee <__aeabi_dadd+0x216>
    8e5c:	0309      	lsls	r1, r1, #12
    8e5e:	0b0b      	lsrs	r3, r1, #12
    8e60:	e784      	b.n	8d6c <__aeabi_dadd+0x94>
    8e62:	1aaa      	subs	r2, r5, r2
    8e64:	4694      	mov	ip, r2
    8e66:	2a00      	cmp	r2, #0
    8e68:	dc00      	bgt.n	8e6c <__aeabi_dadd+0x194>
    8e6a:	e098      	b.n	8f9e <__aeabi_dadd+0x2c6>
    8e6c:	4650      	mov	r0, sl
    8e6e:	2800      	cmp	r0, #0
    8e70:	d052      	beq.n	8f18 <__aeabi_dadd+0x240>
    8e72:	4887      	ldr	r0, [pc, #540]	; (9090 <__aeabi_dadd+0x3b8>)
    8e74:	4285      	cmp	r5, r0
    8e76:	d100      	bne.n	8e7a <__aeabi_dadd+0x1a2>
    8e78:	e757      	b.n	8d2a <__aeabi_dadd+0x52>
    8e7a:	2080      	movs	r0, #128	; 0x80
    8e7c:	0400      	lsls	r0, r0, #16
    8e7e:	4303      	orrs	r3, r0
    8e80:	4662      	mov	r2, ip
    8e82:	2a38      	cmp	r2, #56	; 0x38
    8e84:	dd00      	ble.n	8e88 <__aeabi_dadd+0x1b0>
    8e86:	e0fc      	b.n	9082 <__aeabi_dadd+0x3aa>
    8e88:	2a1f      	cmp	r2, #31
    8e8a:	dd00      	ble.n	8e8e <__aeabi_dadd+0x1b6>
    8e8c:	e14a      	b.n	9124 <__aeabi_dadd+0x44c>
    8e8e:	2220      	movs	r2, #32
    8e90:	4660      	mov	r0, ip
    8e92:	1a10      	subs	r0, r2, r0
    8e94:	1c1a      	adds	r2, r3, #0
    8e96:	4082      	lsls	r2, r0
    8e98:	4682      	mov	sl, r0
    8e9a:	4691      	mov	r9, r2
    8e9c:	4658      	mov	r0, fp
    8e9e:	4662      	mov	r2, ip
    8ea0:	40d0      	lsrs	r0, r2
    8ea2:	464a      	mov	r2, r9
    8ea4:	4302      	orrs	r2, r0
    8ea6:	4690      	mov	r8, r2
    8ea8:	4658      	mov	r0, fp
    8eaa:	4652      	mov	r2, sl
    8eac:	4090      	lsls	r0, r2
    8eae:	1e42      	subs	r2, r0, #1
    8eb0:	4190      	sbcs	r0, r2
    8eb2:	4642      	mov	r2, r8
    8eb4:	4302      	orrs	r2, r0
    8eb6:	4660      	mov	r0, ip
    8eb8:	40c3      	lsrs	r3, r0
    8eba:	1912      	adds	r2, r2, r4
    8ebc:	42a2      	cmp	r2, r4
    8ebe:	41a4      	sbcs	r4, r4
    8ec0:	4264      	negs	r4, r4
    8ec2:	1859      	adds	r1, r3, r1
    8ec4:	1909      	adds	r1, r1, r4
    8ec6:	1c14      	adds	r4, r2, #0
    8ec8:	0208      	lsls	r0, r1, #8
    8eca:	d400      	bmi.n	8ece <__aeabi_dadd+0x1f6>
    8ecc:	e72d      	b.n	8d2a <__aeabi_dadd+0x52>
    8ece:	4b70      	ldr	r3, [pc, #448]	; (9090 <__aeabi_dadd+0x3b8>)
    8ed0:	3501      	adds	r5, #1
    8ed2:	429d      	cmp	r5, r3
    8ed4:	d100      	bne.n	8ed8 <__aeabi_dadd+0x200>
    8ed6:	e122      	b.n	911e <__aeabi_dadd+0x446>
    8ed8:	4b6e      	ldr	r3, [pc, #440]	; (9094 <__aeabi_dadd+0x3bc>)
    8eda:	0860      	lsrs	r0, r4, #1
    8edc:	4019      	ands	r1, r3
    8ede:	2301      	movs	r3, #1
    8ee0:	4023      	ands	r3, r4
    8ee2:	1c1c      	adds	r4, r3, #0
    8ee4:	4304      	orrs	r4, r0
    8ee6:	07cb      	lsls	r3, r1, #31
    8ee8:	431c      	orrs	r4, r3
    8eea:	0849      	lsrs	r1, r1, #1
    8eec:	e71d      	b.n	8d2a <__aeabi_dadd+0x52>
    8eee:	1c23      	adds	r3, r4, #0
    8ef0:	430b      	orrs	r3, r1
    8ef2:	d03a      	beq.n	8f6a <__aeabi_dadd+0x292>
    8ef4:	2380      	movs	r3, #128	; 0x80
    8ef6:	031b      	lsls	r3, r3, #12
    8ef8:	430b      	orrs	r3, r1
    8efa:	031b      	lsls	r3, r3, #12
    8efc:	0b1b      	lsrs	r3, r3, #12
    8efe:	e735      	b.n	8d6c <__aeabi_dadd+0x94>
    8f00:	3f01      	subs	r7, #1
    8f02:	2f00      	cmp	r7, #0
    8f04:	d165      	bne.n	8fd2 <__aeabi_dadd+0x2fa>
    8f06:	4658      	mov	r0, fp
    8f08:	1a22      	subs	r2, r4, r0
    8f0a:	4294      	cmp	r4, r2
    8f0c:	41a4      	sbcs	r4, r4
    8f0e:	4264      	negs	r4, r4
    8f10:	1ac9      	subs	r1, r1, r3
    8f12:	1b09      	subs	r1, r1, r4
    8f14:	1c14      	adds	r4, r2, #0
    8f16:	e766      	b.n	8de6 <__aeabi_dadd+0x10e>
    8f18:	4658      	mov	r0, fp
    8f1a:	4318      	orrs	r0, r3
    8f1c:	d100      	bne.n	8f20 <__aeabi_dadd+0x248>
    8f1e:	e704      	b.n	8d2a <__aeabi_dadd+0x52>
    8f20:	2201      	movs	r2, #1
    8f22:	4252      	negs	r2, r2
    8f24:	4494      	add	ip, r2
    8f26:	4660      	mov	r0, ip
    8f28:	2800      	cmp	r0, #0
    8f2a:	d000      	beq.n	8f2e <__aeabi_dadd+0x256>
    8f2c:	e0c5      	b.n	90ba <__aeabi_dadd+0x3e2>
    8f2e:	4658      	mov	r0, fp
    8f30:	1902      	adds	r2, r0, r4
    8f32:	e7c3      	b.n	8ebc <__aeabi_dadd+0x1e4>
    8f34:	2f00      	cmp	r7, #0
    8f36:	d173      	bne.n	9020 <__aeabi_dadd+0x348>
    8f38:	1c68      	adds	r0, r5, #1
    8f3a:	0540      	lsls	r0, r0, #21
    8f3c:	0d40      	lsrs	r0, r0, #21
    8f3e:	2801      	cmp	r0, #1
    8f40:	dc00      	bgt.n	8f44 <__aeabi_dadd+0x26c>
    8f42:	e0de      	b.n	9102 <__aeabi_dadd+0x42a>
    8f44:	465a      	mov	r2, fp
    8f46:	1aa2      	subs	r2, r4, r2
    8f48:	4294      	cmp	r4, r2
    8f4a:	41bf      	sbcs	r7, r7
    8f4c:	1ac8      	subs	r0, r1, r3
    8f4e:	427f      	negs	r7, r7
    8f50:	1bc7      	subs	r7, r0, r7
    8f52:	0238      	lsls	r0, r7, #8
    8f54:	d400      	bmi.n	8f58 <__aeabi_dadd+0x280>
    8f56:	e089      	b.n	906c <__aeabi_dadd+0x394>
    8f58:	465a      	mov	r2, fp
    8f5a:	1b14      	subs	r4, r2, r4
    8f5c:	45a3      	cmp	fp, r4
    8f5e:	4192      	sbcs	r2, r2
    8f60:	1a59      	subs	r1, r3, r1
    8f62:	4252      	negs	r2, r2
    8f64:	1a8f      	subs	r7, r1, r2
    8f66:	4666      	mov	r6, ip
    8f68:	e741      	b.n	8dee <__aeabi_dadd+0x116>
    8f6a:	2300      	movs	r3, #0
    8f6c:	2400      	movs	r4, #0
    8f6e:	e6fd      	b.n	8d6c <__aeabi_dadd+0x94>
    8f70:	1c27      	adds	r7, r4, #0
    8f72:	3828      	subs	r0, #40	; 0x28
    8f74:	4087      	lsls	r7, r0
    8f76:	2400      	movs	r4, #0
    8f78:	4295      	cmp	r5, r2
    8f7a:	dc00      	bgt.n	8f7e <__aeabi_dadd+0x2a6>
    8f7c:	e74c      	b.n	8e18 <__aeabi_dadd+0x140>
    8f7e:	4945      	ldr	r1, [pc, #276]	; (9094 <__aeabi_dadd+0x3bc>)
    8f80:	1aad      	subs	r5, r5, r2
    8f82:	4039      	ands	r1, r7
    8f84:	e6d1      	b.n	8d2a <__aeabi_dadd+0x52>
    8f86:	1c20      	adds	r0, r4, #0
    8f88:	f001 fd28 	bl	a9dc <__clzsi2>
    8f8c:	3020      	adds	r0, #32
    8f8e:	e734      	b.n	8dfa <__aeabi_dadd+0x122>
    8f90:	465a      	mov	r2, fp
    8f92:	431a      	orrs	r2, r3
    8f94:	1e53      	subs	r3, r2, #1
    8f96:	419a      	sbcs	r2, r3
    8f98:	b2d2      	uxtb	r2, r2
    8f9a:	2700      	movs	r7, #0
    8f9c:	e71c      	b.n	8dd8 <__aeabi_dadd+0x100>
    8f9e:	2a00      	cmp	r2, #0
    8fa0:	d000      	beq.n	8fa4 <__aeabi_dadd+0x2cc>
    8fa2:	e0dc      	b.n	915e <__aeabi_dadd+0x486>
    8fa4:	1c68      	adds	r0, r5, #1
    8fa6:	0542      	lsls	r2, r0, #21
    8fa8:	0d52      	lsrs	r2, r2, #21
    8faa:	2a01      	cmp	r2, #1
    8fac:	dc00      	bgt.n	8fb0 <__aeabi_dadd+0x2d8>
    8fae:	e08d      	b.n	90cc <__aeabi_dadd+0x3f4>
    8fb0:	4d37      	ldr	r5, [pc, #220]	; (9090 <__aeabi_dadd+0x3b8>)
    8fb2:	42a8      	cmp	r0, r5
    8fb4:	d100      	bne.n	8fb8 <__aeabi_dadd+0x2e0>
    8fb6:	e0f3      	b.n	91a0 <__aeabi_dadd+0x4c8>
    8fb8:	465d      	mov	r5, fp
    8fba:	192a      	adds	r2, r5, r4
    8fbc:	42a2      	cmp	r2, r4
    8fbe:	41a4      	sbcs	r4, r4
    8fc0:	4264      	negs	r4, r4
    8fc2:	1859      	adds	r1, r3, r1
    8fc4:	1909      	adds	r1, r1, r4
    8fc6:	07cc      	lsls	r4, r1, #31
    8fc8:	0852      	lsrs	r2, r2, #1
    8fca:	4314      	orrs	r4, r2
    8fcc:	0849      	lsrs	r1, r1, #1
    8fce:	1c05      	adds	r5, r0, #0
    8fd0:	e6ab      	b.n	8d2a <__aeabi_dadd+0x52>
    8fd2:	482f      	ldr	r0, [pc, #188]	; (9090 <__aeabi_dadd+0x3b8>)
    8fd4:	4285      	cmp	r5, r0
    8fd6:	d000      	beq.n	8fda <__aeabi_dadd+0x302>
    8fd8:	e6e6      	b.n	8da8 <__aeabi_dadd+0xd0>
    8fda:	e6a6      	b.n	8d2a <__aeabi_dadd+0x52>
    8fdc:	1c2b      	adds	r3, r5, #0
    8fde:	3b1f      	subs	r3, #31
    8fe0:	1c3a      	adds	r2, r7, #0
    8fe2:	40da      	lsrs	r2, r3
    8fe4:	1c13      	adds	r3, r2, #0
    8fe6:	2920      	cmp	r1, #32
    8fe8:	d06c      	beq.n	90c4 <__aeabi_dadd+0x3ec>
    8fea:	223f      	movs	r2, #63	; 0x3f
    8fec:	1b55      	subs	r5, r2, r5
    8fee:	40af      	lsls	r7, r5
    8ff0:	433c      	orrs	r4, r7
    8ff2:	1e60      	subs	r0, r4, #1
    8ff4:	4184      	sbcs	r4, r0
    8ff6:	431c      	orrs	r4, r3
    8ff8:	2100      	movs	r1, #0
    8ffa:	2500      	movs	r5, #0
    8ffc:	e695      	b.n	8d2a <__aeabi_dadd+0x52>
    8ffe:	1c38      	adds	r0, r7, #0
    9000:	3820      	subs	r0, #32
    9002:	1c1a      	adds	r2, r3, #0
    9004:	40c2      	lsrs	r2, r0
    9006:	1c10      	adds	r0, r2, #0
    9008:	2f20      	cmp	r7, #32
    900a:	d05d      	beq.n	90c8 <__aeabi_dadd+0x3f0>
    900c:	2240      	movs	r2, #64	; 0x40
    900e:	1bd7      	subs	r7, r2, r7
    9010:	40bb      	lsls	r3, r7
    9012:	465a      	mov	r2, fp
    9014:	431a      	orrs	r2, r3
    9016:	1e53      	subs	r3, r2, #1
    9018:	419a      	sbcs	r2, r3
    901a:	4302      	orrs	r2, r0
    901c:	2700      	movs	r7, #0
    901e:	e6db      	b.n	8dd8 <__aeabi_dadd+0x100>
    9020:	2d00      	cmp	r5, #0
    9022:	d03b      	beq.n	909c <__aeabi_dadd+0x3c4>
    9024:	4d1a      	ldr	r5, [pc, #104]	; (9090 <__aeabi_dadd+0x3b8>)
    9026:	45aa      	cmp	sl, r5
    9028:	d100      	bne.n	902c <__aeabi_dadd+0x354>
    902a:	e093      	b.n	9154 <__aeabi_dadd+0x47c>
    902c:	2580      	movs	r5, #128	; 0x80
    902e:	042d      	lsls	r5, r5, #16
    9030:	427f      	negs	r7, r7
    9032:	4329      	orrs	r1, r5
    9034:	2f38      	cmp	r7, #56	; 0x38
    9036:	dd00      	ble.n	903a <__aeabi_dadd+0x362>
    9038:	e0ac      	b.n	9194 <__aeabi_dadd+0x4bc>
    903a:	2f1f      	cmp	r7, #31
    903c:	dd00      	ble.n	9040 <__aeabi_dadd+0x368>
    903e:	e129      	b.n	9294 <__aeabi_dadd+0x5bc>
    9040:	2520      	movs	r5, #32
    9042:	1bed      	subs	r5, r5, r7
    9044:	1c08      	adds	r0, r1, #0
    9046:	1c26      	adds	r6, r4, #0
    9048:	40a8      	lsls	r0, r5
    904a:	40fe      	lsrs	r6, r7
    904c:	40ac      	lsls	r4, r5
    904e:	4306      	orrs	r6, r0
    9050:	1e65      	subs	r5, r4, #1
    9052:	41ac      	sbcs	r4, r5
    9054:	4334      	orrs	r4, r6
    9056:	40f9      	lsrs	r1, r7
    9058:	465d      	mov	r5, fp
    905a:	1b2c      	subs	r4, r5, r4
    905c:	45a3      	cmp	fp, r4
    905e:	4192      	sbcs	r2, r2
    9060:	1a5b      	subs	r3, r3, r1
    9062:	4252      	negs	r2, r2
    9064:	1a99      	subs	r1, r3, r2
    9066:	4655      	mov	r5, sl
    9068:	4666      	mov	r6, ip
    906a:	e6bc      	b.n	8de6 <__aeabi_dadd+0x10e>
    906c:	1c13      	adds	r3, r2, #0
    906e:	433b      	orrs	r3, r7
    9070:	1c14      	adds	r4, r2, #0
    9072:	2b00      	cmp	r3, #0
    9074:	d000      	beq.n	9078 <__aeabi_dadd+0x3a0>
    9076:	e6ba      	b.n	8dee <__aeabi_dadd+0x116>
    9078:	2700      	movs	r7, #0
    907a:	2100      	movs	r1, #0
    907c:	2500      	movs	r5, #0
    907e:	2400      	movs	r4, #0
    9080:	e6e5      	b.n	8e4e <__aeabi_dadd+0x176>
    9082:	465a      	mov	r2, fp
    9084:	431a      	orrs	r2, r3
    9086:	1e53      	subs	r3, r2, #1
    9088:	419a      	sbcs	r2, r3
    908a:	b2d2      	uxtb	r2, r2
    908c:	2300      	movs	r3, #0
    908e:	e714      	b.n	8eba <__aeabi_dadd+0x1e2>
    9090:	000007ff 	.word	0x000007ff
    9094:	ff7fffff 	.word	0xff7fffff
    9098:	800fffff 	.word	0x800fffff
    909c:	1c0d      	adds	r5, r1, #0
    909e:	4325      	orrs	r5, r4
    90a0:	d058      	beq.n	9154 <__aeabi_dadd+0x47c>
    90a2:	43ff      	mvns	r7, r7
    90a4:	2f00      	cmp	r7, #0
    90a6:	d151      	bne.n	914c <__aeabi_dadd+0x474>
    90a8:	1b04      	subs	r4, r0, r4
    90aa:	45a3      	cmp	fp, r4
    90ac:	4192      	sbcs	r2, r2
    90ae:	1a59      	subs	r1, r3, r1
    90b0:	4252      	negs	r2, r2
    90b2:	1a89      	subs	r1, r1, r2
    90b4:	4655      	mov	r5, sl
    90b6:	4666      	mov	r6, ip
    90b8:	e695      	b.n	8de6 <__aeabi_dadd+0x10e>
    90ba:	4896      	ldr	r0, [pc, #600]	; (9314 <__aeabi_dadd+0x63c>)
    90bc:	4285      	cmp	r5, r0
    90be:	d000      	beq.n	90c2 <__aeabi_dadd+0x3ea>
    90c0:	e6de      	b.n	8e80 <__aeabi_dadd+0x1a8>
    90c2:	e632      	b.n	8d2a <__aeabi_dadd+0x52>
    90c4:	2700      	movs	r7, #0
    90c6:	e793      	b.n	8ff0 <__aeabi_dadd+0x318>
    90c8:	2300      	movs	r3, #0
    90ca:	e7a2      	b.n	9012 <__aeabi_dadd+0x33a>
    90cc:	1c08      	adds	r0, r1, #0
    90ce:	4320      	orrs	r0, r4
    90d0:	2d00      	cmp	r5, #0
    90d2:	d000      	beq.n	90d6 <__aeabi_dadd+0x3fe>
    90d4:	e0c4      	b.n	9260 <__aeabi_dadd+0x588>
    90d6:	2800      	cmp	r0, #0
    90d8:	d100      	bne.n	90dc <__aeabi_dadd+0x404>
    90da:	e0f7      	b.n	92cc <__aeabi_dadd+0x5f4>
    90dc:	4658      	mov	r0, fp
    90de:	4318      	orrs	r0, r3
    90e0:	d100      	bne.n	90e4 <__aeabi_dadd+0x40c>
    90e2:	e622      	b.n	8d2a <__aeabi_dadd+0x52>
    90e4:	4658      	mov	r0, fp
    90e6:	1902      	adds	r2, r0, r4
    90e8:	42a2      	cmp	r2, r4
    90ea:	41a4      	sbcs	r4, r4
    90ec:	4264      	negs	r4, r4
    90ee:	1859      	adds	r1, r3, r1
    90f0:	1909      	adds	r1, r1, r4
    90f2:	1c14      	adds	r4, r2, #0
    90f4:	020a      	lsls	r2, r1, #8
    90f6:	d400      	bmi.n	90fa <__aeabi_dadd+0x422>
    90f8:	e617      	b.n	8d2a <__aeabi_dadd+0x52>
    90fa:	4b87      	ldr	r3, [pc, #540]	; (9318 <__aeabi_dadd+0x640>)
    90fc:	2501      	movs	r5, #1
    90fe:	4019      	ands	r1, r3
    9100:	e613      	b.n	8d2a <__aeabi_dadd+0x52>
    9102:	1c08      	adds	r0, r1, #0
    9104:	4320      	orrs	r0, r4
    9106:	2d00      	cmp	r5, #0
    9108:	d139      	bne.n	917e <__aeabi_dadd+0x4a6>
    910a:	2800      	cmp	r0, #0
    910c:	d171      	bne.n	91f2 <__aeabi_dadd+0x51a>
    910e:	4659      	mov	r1, fp
    9110:	4319      	orrs	r1, r3
    9112:	d003      	beq.n	911c <__aeabi_dadd+0x444>
    9114:	1c19      	adds	r1, r3, #0
    9116:	465c      	mov	r4, fp
    9118:	4666      	mov	r6, ip
    911a:	e606      	b.n	8d2a <__aeabi_dadd+0x52>
    911c:	2700      	movs	r7, #0
    911e:	2100      	movs	r1, #0
    9120:	2400      	movs	r4, #0
    9122:	e694      	b.n	8e4e <__aeabi_dadd+0x176>
    9124:	4660      	mov	r0, ip
    9126:	3820      	subs	r0, #32
    9128:	1c1a      	adds	r2, r3, #0
    912a:	40c2      	lsrs	r2, r0
    912c:	4660      	mov	r0, ip
    912e:	4691      	mov	r9, r2
    9130:	2820      	cmp	r0, #32
    9132:	d100      	bne.n	9136 <__aeabi_dadd+0x45e>
    9134:	e0ac      	b.n	9290 <__aeabi_dadd+0x5b8>
    9136:	2240      	movs	r2, #64	; 0x40
    9138:	1a12      	subs	r2, r2, r0
    913a:	4093      	lsls	r3, r2
    913c:	465a      	mov	r2, fp
    913e:	431a      	orrs	r2, r3
    9140:	1e53      	subs	r3, r2, #1
    9142:	419a      	sbcs	r2, r3
    9144:	464b      	mov	r3, r9
    9146:	431a      	orrs	r2, r3
    9148:	2300      	movs	r3, #0
    914a:	e6b6      	b.n	8eba <__aeabi_dadd+0x1e2>
    914c:	4d71      	ldr	r5, [pc, #452]	; (9314 <__aeabi_dadd+0x63c>)
    914e:	45aa      	cmp	sl, r5
    9150:	d000      	beq.n	9154 <__aeabi_dadd+0x47c>
    9152:	e76f      	b.n	9034 <__aeabi_dadd+0x35c>
    9154:	1c19      	adds	r1, r3, #0
    9156:	465c      	mov	r4, fp
    9158:	4655      	mov	r5, sl
    915a:	4666      	mov	r6, ip
    915c:	e5e5      	b.n	8d2a <__aeabi_dadd+0x52>
    915e:	2d00      	cmp	r5, #0
    9160:	d122      	bne.n	91a8 <__aeabi_dadd+0x4d0>
    9162:	1c0d      	adds	r5, r1, #0
    9164:	4325      	orrs	r5, r4
    9166:	d077      	beq.n	9258 <__aeabi_dadd+0x580>
    9168:	43d5      	mvns	r5, r2
    916a:	2d00      	cmp	r5, #0
    916c:	d171      	bne.n	9252 <__aeabi_dadd+0x57a>
    916e:	445c      	add	r4, fp
    9170:	455c      	cmp	r4, fp
    9172:	4192      	sbcs	r2, r2
    9174:	1859      	adds	r1, r3, r1
    9176:	4252      	negs	r2, r2
    9178:	1889      	adds	r1, r1, r2
    917a:	4655      	mov	r5, sl
    917c:	e6a4      	b.n	8ec8 <__aeabi_dadd+0x1f0>
    917e:	2800      	cmp	r0, #0
    9180:	d14d      	bne.n	921e <__aeabi_dadd+0x546>
    9182:	4659      	mov	r1, fp
    9184:	4319      	orrs	r1, r3
    9186:	d100      	bne.n	918a <__aeabi_dadd+0x4b2>
    9188:	e094      	b.n	92b4 <__aeabi_dadd+0x5dc>
    918a:	1c19      	adds	r1, r3, #0
    918c:	465c      	mov	r4, fp
    918e:	4666      	mov	r6, ip
    9190:	4d60      	ldr	r5, [pc, #384]	; (9314 <__aeabi_dadd+0x63c>)
    9192:	e5ca      	b.n	8d2a <__aeabi_dadd+0x52>
    9194:	430c      	orrs	r4, r1
    9196:	1e61      	subs	r1, r4, #1
    9198:	418c      	sbcs	r4, r1
    919a:	b2e4      	uxtb	r4, r4
    919c:	2100      	movs	r1, #0
    919e:	e75b      	b.n	9058 <__aeabi_dadd+0x380>
    91a0:	1c05      	adds	r5, r0, #0
    91a2:	2100      	movs	r1, #0
    91a4:	2400      	movs	r4, #0
    91a6:	e652      	b.n	8e4e <__aeabi_dadd+0x176>
    91a8:	4d5a      	ldr	r5, [pc, #360]	; (9314 <__aeabi_dadd+0x63c>)
    91aa:	45aa      	cmp	sl, r5
    91ac:	d054      	beq.n	9258 <__aeabi_dadd+0x580>
    91ae:	4255      	negs	r5, r2
    91b0:	2280      	movs	r2, #128	; 0x80
    91b2:	0410      	lsls	r0, r2, #16
    91b4:	4301      	orrs	r1, r0
    91b6:	2d38      	cmp	r5, #56	; 0x38
    91b8:	dd00      	ble.n	91bc <__aeabi_dadd+0x4e4>
    91ba:	e081      	b.n	92c0 <__aeabi_dadd+0x5e8>
    91bc:	2d1f      	cmp	r5, #31
    91be:	dd00      	ble.n	91c2 <__aeabi_dadd+0x4ea>
    91c0:	e092      	b.n	92e8 <__aeabi_dadd+0x610>
    91c2:	2220      	movs	r2, #32
    91c4:	1b50      	subs	r0, r2, r5
    91c6:	1c0a      	adds	r2, r1, #0
    91c8:	4684      	mov	ip, r0
    91ca:	4082      	lsls	r2, r0
    91cc:	1c20      	adds	r0, r4, #0
    91ce:	40e8      	lsrs	r0, r5
    91d0:	4302      	orrs	r2, r0
    91d2:	4690      	mov	r8, r2
    91d4:	4662      	mov	r2, ip
    91d6:	4094      	lsls	r4, r2
    91d8:	1e60      	subs	r0, r4, #1
    91da:	4184      	sbcs	r4, r0
    91dc:	4642      	mov	r2, r8
    91de:	4314      	orrs	r4, r2
    91e0:	40e9      	lsrs	r1, r5
    91e2:	445c      	add	r4, fp
    91e4:	455c      	cmp	r4, fp
    91e6:	4192      	sbcs	r2, r2
    91e8:	18cb      	adds	r3, r1, r3
    91ea:	4252      	negs	r2, r2
    91ec:	1899      	adds	r1, r3, r2
    91ee:	4655      	mov	r5, sl
    91f0:	e66a      	b.n	8ec8 <__aeabi_dadd+0x1f0>
    91f2:	4658      	mov	r0, fp
    91f4:	4318      	orrs	r0, r3
    91f6:	d100      	bne.n	91fa <__aeabi_dadd+0x522>
    91f8:	e597      	b.n	8d2a <__aeabi_dadd+0x52>
    91fa:	4658      	mov	r0, fp
    91fc:	1a27      	subs	r7, r4, r0
    91fe:	42bc      	cmp	r4, r7
    9200:	4192      	sbcs	r2, r2
    9202:	1ac8      	subs	r0, r1, r3
    9204:	4252      	negs	r2, r2
    9206:	1a80      	subs	r0, r0, r2
    9208:	0202      	lsls	r2, r0, #8
    920a:	d566      	bpl.n	92da <__aeabi_dadd+0x602>
    920c:	4658      	mov	r0, fp
    920e:	1b04      	subs	r4, r0, r4
    9210:	45a3      	cmp	fp, r4
    9212:	4192      	sbcs	r2, r2
    9214:	1a59      	subs	r1, r3, r1
    9216:	4252      	negs	r2, r2
    9218:	1a89      	subs	r1, r1, r2
    921a:	4666      	mov	r6, ip
    921c:	e585      	b.n	8d2a <__aeabi_dadd+0x52>
    921e:	4658      	mov	r0, fp
    9220:	4318      	orrs	r0, r3
    9222:	d033      	beq.n	928c <__aeabi_dadd+0x5b4>
    9224:	0748      	lsls	r0, r1, #29
    9226:	08e4      	lsrs	r4, r4, #3
    9228:	4304      	orrs	r4, r0
    922a:	2080      	movs	r0, #128	; 0x80
    922c:	08c9      	lsrs	r1, r1, #3
    922e:	0300      	lsls	r0, r0, #12
    9230:	4201      	tst	r1, r0
    9232:	d008      	beq.n	9246 <__aeabi_dadd+0x56e>
    9234:	08dd      	lsrs	r5, r3, #3
    9236:	4205      	tst	r5, r0
    9238:	d105      	bne.n	9246 <__aeabi_dadd+0x56e>
    923a:	4659      	mov	r1, fp
    923c:	08ca      	lsrs	r2, r1, #3
    923e:	075c      	lsls	r4, r3, #29
    9240:	4314      	orrs	r4, r2
    9242:	1c29      	adds	r1, r5, #0
    9244:	4666      	mov	r6, ip
    9246:	0f63      	lsrs	r3, r4, #29
    9248:	00c9      	lsls	r1, r1, #3
    924a:	4319      	orrs	r1, r3
    924c:	00e4      	lsls	r4, r4, #3
    924e:	4d31      	ldr	r5, [pc, #196]	; (9314 <__aeabi_dadd+0x63c>)
    9250:	e56b      	b.n	8d2a <__aeabi_dadd+0x52>
    9252:	4a30      	ldr	r2, [pc, #192]	; (9314 <__aeabi_dadd+0x63c>)
    9254:	4592      	cmp	sl, r2
    9256:	d1ae      	bne.n	91b6 <__aeabi_dadd+0x4de>
    9258:	1c19      	adds	r1, r3, #0
    925a:	465c      	mov	r4, fp
    925c:	4655      	mov	r5, sl
    925e:	e564      	b.n	8d2a <__aeabi_dadd+0x52>
    9260:	2800      	cmp	r0, #0
    9262:	d036      	beq.n	92d2 <__aeabi_dadd+0x5fa>
    9264:	4658      	mov	r0, fp
    9266:	4318      	orrs	r0, r3
    9268:	d010      	beq.n	928c <__aeabi_dadd+0x5b4>
    926a:	2580      	movs	r5, #128	; 0x80
    926c:	0748      	lsls	r0, r1, #29
    926e:	08e4      	lsrs	r4, r4, #3
    9270:	08c9      	lsrs	r1, r1, #3
    9272:	032d      	lsls	r5, r5, #12
    9274:	4304      	orrs	r4, r0
    9276:	4229      	tst	r1, r5
    9278:	d0e5      	beq.n	9246 <__aeabi_dadd+0x56e>
    927a:	08d8      	lsrs	r0, r3, #3
    927c:	4228      	tst	r0, r5
    927e:	d1e2      	bne.n	9246 <__aeabi_dadd+0x56e>
    9280:	465d      	mov	r5, fp
    9282:	08ea      	lsrs	r2, r5, #3
    9284:	075c      	lsls	r4, r3, #29
    9286:	4314      	orrs	r4, r2
    9288:	1c01      	adds	r1, r0, #0
    928a:	e7dc      	b.n	9246 <__aeabi_dadd+0x56e>
    928c:	4d21      	ldr	r5, [pc, #132]	; (9314 <__aeabi_dadd+0x63c>)
    928e:	e54c      	b.n	8d2a <__aeabi_dadd+0x52>
    9290:	2300      	movs	r3, #0
    9292:	e753      	b.n	913c <__aeabi_dadd+0x464>
    9294:	1c3d      	adds	r5, r7, #0
    9296:	3d20      	subs	r5, #32
    9298:	1c0a      	adds	r2, r1, #0
    929a:	40ea      	lsrs	r2, r5
    929c:	1c15      	adds	r5, r2, #0
    929e:	2f20      	cmp	r7, #32
    92a0:	d034      	beq.n	930c <__aeabi_dadd+0x634>
    92a2:	2640      	movs	r6, #64	; 0x40
    92a4:	1bf7      	subs	r7, r6, r7
    92a6:	40b9      	lsls	r1, r7
    92a8:	430c      	orrs	r4, r1
    92aa:	1e61      	subs	r1, r4, #1
    92ac:	418c      	sbcs	r4, r1
    92ae:	432c      	orrs	r4, r5
    92b0:	2100      	movs	r1, #0
    92b2:	e6d1      	b.n	9058 <__aeabi_dadd+0x380>
    92b4:	2180      	movs	r1, #128	; 0x80
    92b6:	2700      	movs	r7, #0
    92b8:	03c9      	lsls	r1, r1, #15
    92ba:	4d16      	ldr	r5, [pc, #88]	; (9314 <__aeabi_dadd+0x63c>)
    92bc:	2400      	movs	r4, #0
    92be:	e5c6      	b.n	8e4e <__aeabi_dadd+0x176>
    92c0:	430c      	orrs	r4, r1
    92c2:	1e61      	subs	r1, r4, #1
    92c4:	418c      	sbcs	r4, r1
    92c6:	b2e4      	uxtb	r4, r4
    92c8:	2100      	movs	r1, #0
    92ca:	e78a      	b.n	91e2 <__aeabi_dadd+0x50a>
    92cc:	1c19      	adds	r1, r3, #0
    92ce:	465c      	mov	r4, fp
    92d0:	e52b      	b.n	8d2a <__aeabi_dadd+0x52>
    92d2:	1c19      	adds	r1, r3, #0
    92d4:	465c      	mov	r4, fp
    92d6:	4d0f      	ldr	r5, [pc, #60]	; (9314 <__aeabi_dadd+0x63c>)
    92d8:	e527      	b.n	8d2a <__aeabi_dadd+0x52>
    92da:	1c03      	adds	r3, r0, #0
    92dc:	433b      	orrs	r3, r7
    92de:	d100      	bne.n	92e2 <__aeabi_dadd+0x60a>
    92e0:	e71c      	b.n	911c <__aeabi_dadd+0x444>
    92e2:	1c01      	adds	r1, r0, #0
    92e4:	1c3c      	adds	r4, r7, #0
    92e6:	e520      	b.n	8d2a <__aeabi_dadd+0x52>
    92e8:	2020      	movs	r0, #32
    92ea:	4240      	negs	r0, r0
    92ec:	1940      	adds	r0, r0, r5
    92ee:	1c0a      	adds	r2, r1, #0
    92f0:	40c2      	lsrs	r2, r0
    92f2:	4690      	mov	r8, r2
    92f4:	2d20      	cmp	r5, #32
    92f6:	d00b      	beq.n	9310 <__aeabi_dadd+0x638>
    92f8:	2040      	movs	r0, #64	; 0x40
    92fa:	1b45      	subs	r5, r0, r5
    92fc:	40a9      	lsls	r1, r5
    92fe:	430c      	orrs	r4, r1
    9300:	1e61      	subs	r1, r4, #1
    9302:	418c      	sbcs	r4, r1
    9304:	4645      	mov	r5, r8
    9306:	432c      	orrs	r4, r5
    9308:	2100      	movs	r1, #0
    930a:	e76a      	b.n	91e2 <__aeabi_dadd+0x50a>
    930c:	2100      	movs	r1, #0
    930e:	e7cb      	b.n	92a8 <__aeabi_dadd+0x5d0>
    9310:	2100      	movs	r1, #0
    9312:	e7f4      	b.n	92fe <__aeabi_dadd+0x626>
    9314:	000007ff 	.word	0x000007ff
    9318:	ff7fffff 	.word	0xff7fffff

0000931c <__aeabi_ddiv>:
    931c:	b5f0      	push	{r4, r5, r6, r7, lr}
    931e:	4656      	mov	r6, sl
    9320:	4644      	mov	r4, r8
    9322:	465f      	mov	r7, fp
    9324:	464d      	mov	r5, r9
    9326:	b4f0      	push	{r4, r5, r6, r7}
    9328:	1c1f      	adds	r7, r3, #0
    932a:	030b      	lsls	r3, r1, #12
    932c:	0b1b      	lsrs	r3, r3, #12
    932e:	4698      	mov	r8, r3
    9330:	004b      	lsls	r3, r1, #1
    9332:	b087      	sub	sp, #28
    9334:	1c04      	adds	r4, r0, #0
    9336:	4681      	mov	r9, r0
    9338:	0d5b      	lsrs	r3, r3, #21
    933a:	0fc8      	lsrs	r0, r1, #31
    933c:	1c16      	adds	r6, r2, #0
    933e:	469a      	mov	sl, r3
    9340:	9000      	str	r0, [sp, #0]
    9342:	2b00      	cmp	r3, #0
    9344:	d051      	beq.n	93ea <__aeabi_ddiv+0xce>
    9346:	4b6a      	ldr	r3, [pc, #424]	; (94f0 <__aeabi_ddiv+0x1d4>)
    9348:	459a      	cmp	sl, r3
    934a:	d031      	beq.n	93b0 <__aeabi_ddiv+0x94>
    934c:	2280      	movs	r2, #128	; 0x80
    934e:	4641      	mov	r1, r8
    9350:	0352      	lsls	r2, r2, #13
    9352:	430a      	orrs	r2, r1
    9354:	0f63      	lsrs	r3, r4, #29
    9356:	00d2      	lsls	r2, r2, #3
    9358:	431a      	orrs	r2, r3
    935a:	4b66      	ldr	r3, [pc, #408]	; (94f4 <__aeabi_ddiv+0x1d8>)
    935c:	4690      	mov	r8, r2
    935e:	2500      	movs	r5, #0
    9360:	00e2      	lsls	r2, r4, #3
    9362:	4691      	mov	r9, r2
    9364:	449a      	add	sl, r3
    9366:	2400      	movs	r4, #0
    9368:	9502      	str	r5, [sp, #8]
    936a:	033b      	lsls	r3, r7, #12
    936c:	0b1b      	lsrs	r3, r3, #12
    936e:	469b      	mov	fp, r3
    9370:	0ffd      	lsrs	r5, r7, #31
    9372:	007b      	lsls	r3, r7, #1
    9374:	1c31      	adds	r1, r6, #0
    9376:	0d5b      	lsrs	r3, r3, #21
    9378:	9501      	str	r5, [sp, #4]
    937a:	d060      	beq.n	943e <__aeabi_ddiv+0x122>
    937c:	4a5c      	ldr	r2, [pc, #368]	; (94f0 <__aeabi_ddiv+0x1d4>)
    937e:	4293      	cmp	r3, r2
    9380:	d054      	beq.n	942c <__aeabi_ddiv+0x110>
    9382:	2180      	movs	r1, #128	; 0x80
    9384:	4658      	mov	r0, fp
    9386:	0349      	lsls	r1, r1, #13
    9388:	4301      	orrs	r1, r0
    938a:	0f72      	lsrs	r2, r6, #29
    938c:	00c9      	lsls	r1, r1, #3
    938e:	4311      	orrs	r1, r2
    9390:	4a58      	ldr	r2, [pc, #352]	; (94f4 <__aeabi_ddiv+0x1d8>)
    9392:	468b      	mov	fp, r1
    9394:	189b      	adds	r3, r3, r2
    9396:	00f1      	lsls	r1, r6, #3
    9398:	2000      	movs	r0, #0
    939a:	9a00      	ldr	r2, [sp, #0]
    939c:	4304      	orrs	r4, r0
    939e:	406a      	eors	r2, r5
    93a0:	9203      	str	r2, [sp, #12]
    93a2:	2c0f      	cmp	r4, #15
    93a4:	d900      	bls.n	93a8 <__aeabi_ddiv+0x8c>
    93a6:	e0ad      	b.n	9504 <__aeabi_ddiv+0x1e8>
    93a8:	4e53      	ldr	r6, [pc, #332]	; (94f8 <__aeabi_ddiv+0x1dc>)
    93aa:	00a4      	lsls	r4, r4, #2
    93ac:	5934      	ldr	r4, [r6, r4]
    93ae:	46a7      	mov	pc, r4
    93b0:	4640      	mov	r0, r8
    93b2:	4304      	orrs	r4, r0
    93b4:	d16e      	bne.n	9494 <__aeabi_ddiv+0x178>
    93b6:	2100      	movs	r1, #0
    93b8:	2502      	movs	r5, #2
    93ba:	2408      	movs	r4, #8
    93bc:	4688      	mov	r8, r1
    93be:	4689      	mov	r9, r1
    93c0:	9502      	str	r5, [sp, #8]
    93c2:	e7d2      	b.n	936a <__aeabi_ddiv+0x4e>
    93c4:	9c00      	ldr	r4, [sp, #0]
    93c6:	9802      	ldr	r0, [sp, #8]
    93c8:	46c3      	mov	fp, r8
    93ca:	4649      	mov	r1, r9
    93cc:	9401      	str	r4, [sp, #4]
    93ce:	2802      	cmp	r0, #2
    93d0:	d064      	beq.n	949c <__aeabi_ddiv+0x180>
    93d2:	2803      	cmp	r0, #3
    93d4:	d100      	bne.n	93d8 <__aeabi_ddiv+0xbc>
    93d6:	e2ab      	b.n	9930 <__aeabi_ddiv+0x614>
    93d8:	2801      	cmp	r0, #1
    93da:	d000      	beq.n	93de <__aeabi_ddiv+0xc2>
    93dc:	e238      	b.n	9850 <__aeabi_ddiv+0x534>
    93de:	9a01      	ldr	r2, [sp, #4]
    93e0:	2400      	movs	r4, #0
    93e2:	4002      	ands	r2, r0
    93e4:	2500      	movs	r5, #0
    93e6:	46a1      	mov	r9, r4
    93e8:	e060      	b.n	94ac <__aeabi_ddiv+0x190>
    93ea:	4643      	mov	r3, r8
    93ec:	4323      	orrs	r3, r4
    93ee:	d04a      	beq.n	9486 <__aeabi_ddiv+0x16a>
    93f0:	4640      	mov	r0, r8
    93f2:	2800      	cmp	r0, #0
    93f4:	d100      	bne.n	93f8 <__aeabi_ddiv+0xdc>
    93f6:	e1c0      	b.n	977a <__aeabi_ddiv+0x45e>
    93f8:	f001 faf0 	bl	a9dc <__clzsi2>
    93fc:	1e03      	subs	r3, r0, #0
    93fe:	2b27      	cmp	r3, #39	; 0x27
    9400:	dd00      	ble.n	9404 <__aeabi_ddiv+0xe8>
    9402:	e1b3      	b.n	976c <__aeabi_ddiv+0x450>
    9404:	2128      	movs	r1, #40	; 0x28
    9406:	1a0d      	subs	r5, r1, r0
    9408:	1c21      	adds	r1, r4, #0
    940a:	3b08      	subs	r3, #8
    940c:	4642      	mov	r2, r8
    940e:	40e9      	lsrs	r1, r5
    9410:	409a      	lsls	r2, r3
    9412:	1c0d      	adds	r5, r1, #0
    9414:	4315      	orrs	r5, r2
    9416:	1c22      	adds	r2, r4, #0
    9418:	409a      	lsls	r2, r3
    941a:	46a8      	mov	r8, r5
    941c:	4691      	mov	r9, r2
    941e:	4b37      	ldr	r3, [pc, #220]	; (94fc <__aeabi_ddiv+0x1e0>)
    9420:	2500      	movs	r5, #0
    9422:	1a1b      	subs	r3, r3, r0
    9424:	469a      	mov	sl, r3
    9426:	2400      	movs	r4, #0
    9428:	9502      	str	r5, [sp, #8]
    942a:	e79e      	b.n	936a <__aeabi_ddiv+0x4e>
    942c:	465a      	mov	r2, fp
    942e:	4316      	orrs	r6, r2
    9430:	2003      	movs	r0, #3
    9432:	2e00      	cmp	r6, #0
    9434:	d1b1      	bne.n	939a <__aeabi_ddiv+0x7e>
    9436:	46b3      	mov	fp, r6
    9438:	2100      	movs	r1, #0
    943a:	2002      	movs	r0, #2
    943c:	e7ad      	b.n	939a <__aeabi_ddiv+0x7e>
    943e:	465a      	mov	r2, fp
    9440:	4332      	orrs	r2, r6
    9442:	d01b      	beq.n	947c <__aeabi_ddiv+0x160>
    9444:	465b      	mov	r3, fp
    9446:	2b00      	cmp	r3, #0
    9448:	d100      	bne.n	944c <__aeabi_ddiv+0x130>
    944a:	e18a      	b.n	9762 <__aeabi_ddiv+0x446>
    944c:	4658      	mov	r0, fp
    944e:	f001 fac5 	bl	a9dc <__clzsi2>
    9452:	2827      	cmp	r0, #39	; 0x27
    9454:	dd00      	ble.n	9458 <__aeabi_ddiv+0x13c>
    9456:	e17d      	b.n	9754 <__aeabi_ddiv+0x438>
    9458:	2228      	movs	r2, #40	; 0x28
    945a:	1a17      	subs	r7, r2, r0
    945c:	1c01      	adds	r1, r0, #0
    945e:	1c32      	adds	r2, r6, #0
    9460:	3908      	subs	r1, #8
    9462:	465b      	mov	r3, fp
    9464:	40fa      	lsrs	r2, r7
    9466:	408b      	lsls	r3, r1
    9468:	1c17      	adds	r7, r2, #0
    946a:	431f      	orrs	r7, r3
    946c:	1c33      	adds	r3, r6, #0
    946e:	408b      	lsls	r3, r1
    9470:	46bb      	mov	fp, r7
    9472:	1c19      	adds	r1, r3, #0
    9474:	4b21      	ldr	r3, [pc, #132]	; (94fc <__aeabi_ddiv+0x1e0>)
    9476:	1a1b      	subs	r3, r3, r0
    9478:	2000      	movs	r0, #0
    947a:	e78e      	b.n	939a <__aeabi_ddiv+0x7e>
    947c:	2700      	movs	r7, #0
    947e:	46bb      	mov	fp, r7
    9480:	2100      	movs	r1, #0
    9482:	2001      	movs	r0, #1
    9484:	e789      	b.n	939a <__aeabi_ddiv+0x7e>
    9486:	2000      	movs	r0, #0
    9488:	2501      	movs	r5, #1
    948a:	2404      	movs	r4, #4
    948c:	4680      	mov	r8, r0
    948e:	4681      	mov	r9, r0
    9490:	9502      	str	r5, [sp, #8]
    9492:	e76a      	b.n	936a <__aeabi_ddiv+0x4e>
    9494:	2503      	movs	r5, #3
    9496:	240c      	movs	r4, #12
    9498:	9502      	str	r5, [sp, #8]
    949a:	e766      	b.n	936a <__aeabi_ddiv+0x4e>
    949c:	9c01      	ldr	r4, [sp, #4]
    949e:	9403      	str	r4, [sp, #12]
    94a0:	9d03      	ldr	r5, [sp, #12]
    94a2:	2201      	movs	r2, #1
    94a4:	402a      	ands	r2, r5
    94a6:	2400      	movs	r4, #0
    94a8:	4d11      	ldr	r5, [pc, #68]	; (94f0 <__aeabi_ddiv+0x1d4>)
    94aa:	46a1      	mov	r9, r4
    94ac:	2000      	movs	r0, #0
    94ae:	2100      	movs	r1, #0
    94b0:	0324      	lsls	r4, r4, #12
    94b2:	0b26      	lsrs	r6, r4, #12
    94b4:	0d0c      	lsrs	r4, r1, #20
    94b6:	0524      	lsls	r4, r4, #20
    94b8:	4b11      	ldr	r3, [pc, #68]	; (9500 <__aeabi_ddiv+0x1e4>)
    94ba:	4334      	orrs	r4, r6
    94bc:	052d      	lsls	r5, r5, #20
    94be:	4023      	ands	r3, r4
    94c0:	432b      	orrs	r3, r5
    94c2:	005b      	lsls	r3, r3, #1
    94c4:	085b      	lsrs	r3, r3, #1
    94c6:	07d2      	lsls	r2, r2, #31
    94c8:	1c19      	adds	r1, r3, #0
    94ca:	4648      	mov	r0, r9
    94cc:	4311      	orrs	r1, r2
    94ce:	b007      	add	sp, #28
    94d0:	bc3c      	pop	{r2, r3, r4, r5}
    94d2:	4690      	mov	r8, r2
    94d4:	4699      	mov	r9, r3
    94d6:	46a2      	mov	sl, r4
    94d8:	46ab      	mov	fp, r5
    94da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    94dc:	2200      	movs	r2, #0
    94de:	2480      	movs	r4, #128	; 0x80
    94e0:	0324      	lsls	r4, r4, #12
    94e2:	4691      	mov	r9, r2
    94e4:	4d02      	ldr	r5, [pc, #8]	; (94f0 <__aeabi_ddiv+0x1d4>)
    94e6:	e7e1      	b.n	94ac <__aeabi_ddiv+0x190>
    94e8:	2400      	movs	r4, #0
    94ea:	2500      	movs	r5, #0
    94ec:	46a1      	mov	r9, r4
    94ee:	e7dd      	b.n	94ac <__aeabi_ddiv+0x190>
    94f0:	000007ff 	.word	0x000007ff
    94f4:	fffffc01 	.word	0xfffffc01
    94f8:	0000c914 	.word	0x0000c914
    94fc:	fffffc0d 	.word	0xfffffc0d
    9500:	800fffff 	.word	0x800fffff
    9504:	4655      	mov	r5, sl
    9506:	1aed      	subs	r5, r5, r3
    9508:	9504      	str	r5, [sp, #16]
    950a:	45d8      	cmp	r8, fp
    950c:	d900      	bls.n	9510 <__aeabi_ddiv+0x1f4>
    950e:	e153      	b.n	97b8 <__aeabi_ddiv+0x49c>
    9510:	d100      	bne.n	9514 <__aeabi_ddiv+0x1f8>
    9512:	e14e      	b.n	97b2 <__aeabi_ddiv+0x496>
    9514:	9c04      	ldr	r4, [sp, #16]
    9516:	2500      	movs	r5, #0
    9518:	3c01      	subs	r4, #1
    951a:	464e      	mov	r6, r9
    951c:	9404      	str	r4, [sp, #16]
    951e:	4647      	mov	r7, r8
    9520:	46a9      	mov	r9, r5
    9522:	4658      	mov	r0, fp
    9524:	0203      	lsls	r3, r0, #8
    9526:	0e0c      	lsrs	r4, r1, #24
    9528:	431c      	orrs	r4, r3
    952a:	0209      	lsls	r1, r1, #8
    952c:	0c25      	lsrs	r5, r4, #16
    952e:	0423      	lsls	r3, r4, #16
    9530:	0c1b      	lsrs	r3, r3, #16
    9532:	9100      	str	r1, [sp, #0]
    9534:	1c38      	adds	r0, r7, #0
    9536:	1c29      	adds	r1, r5, #0
    9538:	9301      	str	r3, [sp, #4]
    953a:	f7fe ff99 	bl	8470 <__aeabi_uidiv>
    953e:	9901      	ldr	r1, [sp, #4]
    9540:	4683      	mov	fp, r0
    9542:	4341      	muls	r1, r0
    9544:	1c38      	adds	r0, r7, #0
    9546:	468a      	mov	sl, r1
    9548:	1c29      	adds	r1, r5, #0
    954a:	f7fe ffd5 	bl	84f8 <__aeabi_uidivmod>
    954e:	0c33      	lsrs	r3, r6, #16
    9550:	0409      	lsls	r1, r1, #16
    9552:	4319      	orrs	r1, r3
    9554:	458a      	cmp	sl, r1
    9556:	d90c      	bls.n	9572 <__aeabi_ddiv+0x256>
    9558:	465b      	mov	r3, fp
    955a:	1909      	adds	r1, r1, r4
    955c:	3b01      	subs	r3, #1
    955e:	428c      	cmp	r4, r1
    9560:	d900      	bls.n	9564 <__aeabi_ddiv+0x248>
    9562:	e147      	b.n	97f4 <__aeabi_ddiv+0x4d8>
    9564:	458a      	cmp	sl, r1
    9566:	d800      	bhi.n	956a <__aeabi_ddiv+0x24e>
    9568:	e144      	b.n	97f4 <__aeabi_ddiv+0x4d8>
    956a:	2202      	movs	r2, #2
    956c:	4252      	negs	r2, r2
    956e:	4493      	add	fp, r2
    9570:	1909      	adds	r1, r1, r4
    9572:	4653      	mov	r3, sl
    9574:	1acb      	subs	r3, r1, r3
    9576:	1c18      	adds	r0, r3, #0
    9578:	1c29      	adds	r1, r5, #0
    957a:	4698      	mov	r8, r3
    957c:	f7fe ff78 	bl	8470 <__aeabi_uidiv>
    9580:	1c07      	adds	r7, r0, #0
    9582:	9801      	ldr	r0, [sp, #4]
    9584:	1c29      	adds	r1, r5, #0
    9586:	4378      	muls	r0, r7
    9588:	4682      	mov	sl, r0
    958a:	4640      	mov	r0, r8
    958c:	f7fe ffb4 	bl	84f8 <__aeabi_uidivmod>
    9590:	0436      	lsls	r6, r6, #16
    9592:	040b      	lsls	r3, r1, #16
    9594:	0c36      	lsrs	r6, r6, #16
    9596:	4333      	orrs	r3, r6
    9598:	459a      	cmp	sl, r3
    959a:	d909      	bls.n	95b0 <__aeabi_ddiv+0x294>
    959c:	191b      	adds	r3, r3, r4
    959e:	1e7a      	subs	r2, r7, #1
    95a0:	429c      	cmp	r4, r3
    95a2:	d900      	bls.n	95a6 <__aeabi_ddiv+0x28a>
    95a4:	e124      	b.n	97f0 <__aeabi_ddiv+0x4d4>
    95a6:	459a      	cmp	sl, r3
    95a8:	d800      	bhi.n	95ac <__aeabi_ddiv+0x290>
    95aa:	e121      	b.n	97f0 <__aeabi_ddiv+0x4d4>
    95ac:	3f02      	subs	r7, #2
    95ae:	191b      	adds	r3, r3, r4
    95b0:	465e      	mov	r6, fp
    95b2:	0432      	lsls	r2, r6, #16
    95b4:	4317      	orrs	r7, r2
    95b6:	0c38      	lsrs	r0, r7, #16
    95b8:	46bb      	mov	fp, r7
    95ba:	9e00      	ldr	r6, [sp, #0]
    95bc:	9f00      	ldr	r7, [sp, #0]
    95be:	4651      	mov	r1, sl
    95c0:	0c3f      	lsrs	r7, r7, #16
    95c2:	0432      	lsls	r2, r6, #16
    95c4:	1a5b      	subs	r3, r3, r1
    95c6:	4659      	mov	r1, fp
    95c8:	46ba      	mov	sl, r7
    95ca:	0c12      	lsrs	r2, r2, #16
    95cc:	040f      	lsls	r7, r1, #16
    95ce:	0c3f      	lsrs	r7, r7, #16
    95d0:	4690      	mov	r8, r2
    95d2:	4651      	mov	r1, sl
    95d4:	437a      	muls	r2, r7
    95d6:	434f      	muls	r7, r1
    95d8:	4641      	mov	r1, r8
    95da:	4341      	muls	r1, r0
    95dc:	4656      	mov	r6, sl
    95de:	4370      	muls	r0, r6
    95e0:	19cf      	adds	r7, r1, r7
    95e2:	0c16      	lsrs	r6, r2, #16
    95e4:	19be      	adds	r6, r7, r6
    95e6:	42b1      	cmp	r1, r6
    95e8:	d902      	bls.n	95f0 <__aeabi_ddiv+0x2d4>
    95ea:	2780      	movs	r7, #128	; 0x80
    95ec:	027f      	lsls	r7, r7, #9
    95ee:	19c0      	adds	r0, r0, r7
    95f0:	0c31      	lsrs	r1, r6, #16
    95f2:	0412      	lsls	r2, r2, #16
    95f4:	0436      	lsls	r6, r6, #16
    95f6:	0c12      	lsrs	r2, r2, #16
    95f8:	1840      	adds	r0, r0, r1
    95fa:	18b6      	adds	r6, r6, r2
    95fc:	4283      	cmp	r3, r0
    95fe:	d200      	bcs.n	9602 <__aeabi_ddiv+0x2e6>
    9600:	e0c4      	b.n	978c <__aeabi_ddiv+0x470>
    9602:	d100      	bne.n	9606 <__aeabi_ddiv+0x2ea>
    9604:	e0be      	b.n	9784 <__aeabi_ddiv+0x468>
    9606:	1a19      	subs	r1, r3, r0
    9608:	4648      	mov	r0, r9
    960a:	1b86      	subs	r6, r0, r6
    960c:	45b1      	cmp	r9, r6
    960e:	41bf      	sbcs	r7, r7
    9610:	427f      	negs	r7, r7
    9612:	1bcf      	subs	r7, r1, r7
    9614:	42a7      	cmp	r7, r4
    9616:	d100      	bne.n	961a <__aeabi_ddiv+0x2fe>
    9618:	e113      	b.n	9842 <__aeabi_ddiv+0x526>
    961a:	1c29      	adds	r1, r5, #0
    961c:	1c38      	adds	r0, r7, #0
    961e:	f7fe ff27 	bl	8470 <__aeabi_uidiv>
    9622:	9901      	ldr	r1, [sp, #4]
    9624:	9002      	str	r0, [sp, #8]
    9626:	4341      	muls	r1, r0
    9628:	1c38      	adds	r0, r7, #0
    962a:	4689      	mov	r9, r1
    962c:	1c29      	adds	r1, r5, #0
    962e:	f7fe ff63 	bl	84f8 <__aeabi_uidivmod>
    9632:	0c33      	lsrs	r3, r6, #16
    9634:	0409      	lsls	r1, r1, #16
    9636:	4319      	orrs	r1, r3
    9638:	4589      	cmp	r9, r1
    963a:	d90c      	bls.n	9656 <__aeabi_ddiv+0x33a>
    963c:	9b02      	ldr	r3, [sp, #8]
    963e:	1909      	adds	r1, r1, r4
    9640:	3b01      	subs	r3, #1
    9642:	428c      	cmp	r4, r1
    9644:	d900      	bls.n	9648 <__aeabi_ddiv+0x32c>
    9646:	e0ff      	b.n	9848 <__aeabi_ddiv+0x52c>
    9648:	4589      	cmp	r9, r1
    964a:	d800      	bhi.n	964e <__aeabi_ddiv+0x332>
    964c:	e0fc      	b.n	9848 <__aeabi_ddiv+0x52c>
    964e:	9f02      	ldr	r7, [sp, #8]
    9650:	1909      	adds	r1, r1, r4
    9652:	3f02      	subs	r7, #2
    9654:	9702      	str	r7, [sp, #8]
    9656:	464f      	mov	r7, r9
    9658:	1bcf      	subs	r7, r1, r7
    965a:	1c38      	adds	r0, r7, #0
    965c:	1c29      	adds	r1, r5, #0
    965e:	9705      	str	r7, [sp, #20]
    9660:	f7fe ff06 	bl	8470 <__aeabi_uidiv>
    9664:	1c07      	adds	r7, r0, #0
    9666:	9801      	ldr	r0, [sp, #4]
    9668:	1c29      	adds	r1, r5, #0
    966a:	4378      	muls	r0, r7
    966c:	4681      	mov	r9, r0
    966e:	9805      	ldr	r0, [sp, #20]
    9670:	f7fe ff42 	bl	84f8 <__aeabi_uidivmod>
    9674:	0436      	lsls	r6, r6, #16
    9676:	0409      	lsls	r1, r1, #16
    9678:	0c36      	lsrs	r6, r6, #16
    967a:	430e      	orrs	r6, r1
    967c:	45b1      	cmp	r9, r6
    967e:	d909      	bls.n	9694 <__aeabi_ddiv+0x378>
    9680:	1936      	adds	r6, r6, r4
    9682:	1e7b      	subs	r3, r7, #1
    9684:	42b4      	cmp	r4, r6
    9686:	d900      	bls.n	968a <__aeabi_ddiv+0x36e>
    9688:	e0e0      	b.n	984c <__aeabi_ddiv+0x530>
    968a:	45b1      	cmp	r9, r6
    968c:	d800      	bhi.n	9690 <__aeabi_ddiv+0x374>
    968e:	e0dd      	b.n	984c <__aeabi_ddiv+0x530>
    9690:	3f02      	subs	r7, #2
    9692:	1936      	adds	r6, r6, r4
    9694:	9d02      	ldr	r5, [sp, #8]
    9696:	4649      	mov	r1, r9
    9698:	1a76      	subs	r6, r6, r1
    969a:	0429      	lsls	r1, r5, #16
    969c:	4339      	orrs	r1, r7
    969e:	040b      	lsls	r3, r1, #16
    96a0:	4657      	mov	r7, sl
    96a2:	0c0a      	lsrs	r2, r1, #16
    96a4:	0c1b      	lsrs	r3, r3, #16
    96a6:	4640      	mov	r0, r8
    96a8:	4645      	mov	r5, r8
    96aa:	4358      	muls	r0, r3
    96ac:	4355      	muls	r5, r2
    96ae:	437b      	muls	r3, r7
    96b0:	437a      	muls	r2, r7
    96b2:	18eb      	adds	r3, r5, r3
    96b4:	0c07      	lsrs	r7, r0, #16
    96b6:	19db      	adds	r3, r3, r7
    96b8:	429d      	cmp	r5, r3
    96ba:	d902      	bls.n	96c2 <__aeabi_ddiv+0x3a6>
    96bc:	2580      	movs	r5, #128	; 0x80
    96be:	026d      	lsls	r5, r5, #9
    96c0:	1952      	adds	r2, r2, r5
    96c2:	0c1d      	lsrs	r5, r3, #16
    96c4:	0400      	lsls	r0, r0, #16
    96c6:	041b      	lsls	r3, r3, #16
    96c8:	0c00      	lsrs	r0, r0, #16
    96ca:	1952      	adds	r2, r2, r5
    96cc:	181b      	adds	r3, r3, r0
    96ce:	4296      	cmp	r6, r2
    96d0:	d335      	bcc.n	973e <__aeabi_ddiv+0x422>
    96d2:	d100      	bne.n	96d6 <__aeabi_ddiv+0x3ba>
    96d4:	e0fc      	b.n	98d0 <__aeabi_ddiv+0x5b4>
    96d6:	2301      	movs	r3, #1
    96d8:	4319      	orrs	r1, r3
    96da:	9e04      	ldr	r6, [sp, #16]
    96dc:	4f99      	ldr	r7, [pc, #612]	; (9944 <__aeabi_ddiv+0x628>)
    96de:	19f5      	adds	r5, r6, r7
    96e0:	2d00      	cmp	r5, #0
    96e2:	dc00      	bgt.n	96e6 <__aeabi_ddiv+0x3ca>
    96e4:	e0a1      	b.n	982a <__aeabi_ddiv+0x50e>
    96e6:	0748      	lsls	r0, r1, #29
    96e8:	d009      	beq.n	96fe <__aeabi_ddiv+0x3e2>
    96ea:	230f      	movs	r3, #15
    96ec:	400b      	ands	r3, r1
    96ee:	2b04      	cmp	r3, #4
    96f0:	d005      	beq.n	96fe <__aeabi_ddiv+0x3e2>
    96f2:	1d0b      	adds	r3, r1, #4
    96f4:	428b      	cmp	r3, r1
    96f6:	4189      	sbcs	r1, r1
    96f8:	4249      	negs	r1, r1
    96fa:	448b      	add	fp, r1
    96fc:	1c19      	adds	r1, r3, #0
    96fe:	465a      	mov	r2, fp
    9700:	01d2      	lsls	r2, r2, #7
    9702:	d507      	bpl.n	9714 <__aeabi_ddiv+0x3f8>
    9704:	4b90      	ldr	r3, [pc, #576]	; (9948 <__aeabi_ddiv+0x62c>)
    9706:	465c      	mov	r4, fp
    9708:	9e04      	ldr	r6, [sp, #16]
    970a:	2780      	movs	r7, #128	; 0x80
    970c:	401c      	ands	r4, r3
    970e:	00ff      	lsls	r7, r7, #3
    9710:	46a3      	mov	fp, r4
    9712:	19f5      	adds	r5, r6, r7
    9714:	4b8d      	ldr	r3, [pc, #564]	; (994c <__aeabi_ddiv+0x630>)
    9716:	429d      	cmp	r5, r3
    9718:	dd7a      	ble.n	9810 <__aeabi_ddiv+0x4f4>
    971a:	9c03      	ldr	r4, [sp, #12]
    971c:	2201      	movs	r2, #1
    971e:	4022      	ands	r2, r4
    9720:	2400      	movs	r4, #0
    9722:	4d8b      	ldr	r5, [pc, #556]	; (9950 <__aeabi_ddiv+0x634>)
    9724:	46a1      	mov	r9, r4
    9726:	e6c1      	b.n	94ac <__aeabi_ddiv+0x190>
    9728:	2480      	movs	r4, #128	; 0x80
    972a:	0324      	lsls	r4, r4, #12
    972c:	4647      	mov	r7, r8
    972e:	4227      	tst	r7, r4
    9730:	d14c      	bne.n	97cc <__aeabi_ddiv+0x4b0>
    9732:	433c      	orrs	r4, r7
    9734:	0324      	lsls	r4, r4, #12
    9736:	0b24      	lsrs	r4, r4, #12
    9738:	9a00      	ldr	r2, [sp, #0]
    973a:	4d85      	ldr	r5, [pc, #532]	; (9950 <__aeabi_ddiv+0x634>)
    973c:	e6b6      	b.n	94ac <__aeabi_ddiv+0x190>
    973e:	1936      	adds	r6, r6, r4
    9740:	1e48      	subs	r0, r1, #1
    9742:	42b4      	cmp	r4, r6
    9744:	d95e      	bls.n	9804 <__aeabi_ddiv+0x4e8>
    9746:	1c01      	adds	r1, r0, #0
    9748:	4296      	cmp	r6, r2
    974a:	d1c4      	bne.n	96d6 <__aeabi_ddiv+0x3ba>
    974c:	9e00      	ldr	r6, [sp, #0]
    974e:	429e      	cmp	r6, r3
    9750:	d1c1      	bne.n	96d6 <__aeabi_ddiv+0x3ba>
    9752:	e7c2      	b.n	96da <__aeabi_ddiv+0x3be>
    9754:	1c03      	adds	r3, r0, #0
    9756:	3b28      	subs	r3, #40	; 0x28
    9758:	1c31      	adds	r1, r6, #0
    975a:	4099      	lsls	r1, r3
    975c:	468b      	mov	fp, r1
    975e:	2100      	movs	r1, #0
    9760:	e688      	b.n	9474 <__aeabi_ddiv+0x158>
    9762:	1c30      	adds	r0, r6, #0
    9764:	f001 f93a 	bl	a9dc <__clzsi2>
    9768:	3020      	adds	r0, #32
    976a:	e672      	b.n	9452 <__aeabi_ddiv+0x136>
    976c:	3b28      	subs	r3, #40	; 0x28
    976e:	1c21      	adds	r1, r4, #0
    9770:	4099      	lsls	r1, r3
    9772:	2200      	movs	r2, #0
    9774:	4688      	mov	r8, r1
    9776:	4691      	mov	r9, r2
    9778:	e651      	b.n	941e <__aeabi_ddiv+0x102>
    977a:	1c20      	adds	r0, r4, #0
    977c:	f001 f92e 	bl	a9dc <__clzsi2>
    9780:	3020      	adds	r0, #32
    9782:	e63b      	b.n	93fc <__aeabi_ddiv+0xe0>
    9784:	2100      	movs	r1, #0
    9786:	45b1      	cmp	r9, r6
    9788:	d300      	bcc.n	978c <__aeabi_ddiv+0x470>
    978a:	e73d      	b.n	9608 <__aeabi_ddiv+0x2ec>
    978c:	9f00      	ldr	r7, [sp, #0]
    978e:	465a      	mov	r2, fp
    9790:	44b9      	add	r9, r7
    9792:	45b9      	cmp	r9, r7
    9794:	41bf      	sbcs	r7, r7
    9796:	427f      	negs	r7, r7
    9798:	193f      	adds	r7, r7, r4
    979a:	18fb      	adds	r3, r7, r3
    979c:	3a01      	subs	r2, #1
    979e:	429c      	cmp	r4, r3
    97a0:	d21e      	bcs.n	97e0 <__aeabi_ddiv+0x4c4>
    97a2:	4298      	cmp	r0, r3
    97a4:	d900      	bls.n	97a8 <__aeabi_ddiv+0x48c>
    97a6:	e07e      	b.n	98a6 <__aeabi_ddiv+0x58a>
    97a8:	d100      	bne.n	97ac <__aeabi_ddiv+0x490>
    97aa:	e0b5      	b.n	9918 <__aeabi_ddiv+0x5fc>
    97ac:	1a19      	subs	r1, r3, r0
    97ae:	4693      	mov	fp, r2
    97b0:	e72a      	b.n	9608 <__aeabi_ddiv+0x2ec>
    97b2:	4589      	cmp	r9, r1
    97b4:	d800      	bhi.n	97b8 <__aeabi_ddiv+0x49c>
    97b6:	e6ad      	b.n	9514 <__aeabi_ddiv+0x1f8>
    97b8:	4648      	mov	r0, r9
    97ba:	4646      	mov	r6, r8
    97bc:	4642      	mov	r2, r8
    97be:	0877      	lsrs	r7, r6, #1
    97c0:	07d3      	lsls	r3, r2, #31
    97c2:	0846      	lsrs	r6, r0, #1
    97c4:	07c0      	lsls	r0, r0, #31
    97c6:	431e      	orrs	r6, r3
    97c8:	4681      	mov	r9, r0
    97ca:	e6aa      	b.n	9522 <__aeabi_ddiv+0x206>
    97cc:	4658      	mov	r0, fp
    97ce:	4220      	tst	r0, r4
    97d0:	d112      	bne.n	97f8 <__aeabi_ddiv+0x4dc>
    97d2:	4304      	orrs	r4, r0
    97d4:	0324      	lsls	r4, r4, #12
    97d6:	1c2a      	adds	r2, r5, #0
    97d8:	0b24      	lsrs	r4, r4, #12
    97da:	4689      	mov	r9, r1
    97dc:	4d5c      	ldr	r5, [pc, #368]	; (9950 <__aeabi_ddiv+0x634>)
    97de:	e665      	b.n	94ac <__aeabi_ddiv+0x190>
    97e0:	42a3      	cmp	r3, r4
    97e2:	d1e3      	bne.n	97ac <__aeabi_ddiv+0x490>
    97e4:	9f00      	ldr	r7, [sp, #0]
    97e6:	454f      	cmp	r7, r9
    97e8:	d9db      	bls.n	97a2 <__aeabi_ddiv+0x486>
    97ea:	1a21      	subs	r1, r4, r0
    97ec:	4693      	mov	fp, r2
    97ee:	e70b      	b.n	9608 <__aeabi_ddiv+0x2ec>
    97f0:	1c17      	adds	r7, r2, #0
    97f2:	e6dd      	b.n	95b0 <__aeabi_ddiv+0x294>
    97f4:	469b      	mov	fp, r3
    97f6:	e6bc      	b.n	9572 <__aeabi_ddiv+0x256>
    97f8:	433c      	orrs	r4, r7
    97fa:	0324      	lsls	r4, r4, #12
    97fc:	0b24      	lsrs	r4, r4, #12
    97fe:	9a00      	ldr	r2, [sp, #0]
    9800:	4d53      	ldr	r5, [pc, #332]	; (9950 <__aeabi_ddiv+0x634>)
    9802:	e653      	b.n	94ac <__aeabi_ddiv+0x190>
    9804:	42b2      	cmp	r2, r6
    9806:	d859      	bhi.n	98bc <__aeabi_ddiv+0x5a0>
    9808:	d100      	bne.n	980c <__aeabi_ddiv+0x4f0>
    980a:	e08a      	b.n	9922 <__aeabi_ddiv+0x606>
    980c:	1c01      	adds	r1, r0, #0
    980e:	e762      	b.n	96d6 <__aeabi_ddiv+0x3ba>
    9810:	465f      	mov	r7, fp
    9812:	08c9      	lsrs	r1, r1, #3
    9814:	077b      	lsls	r3, r7, #29
    9816:	9e03      	ldr	r6, [sp, #12]
    9818:	430b      	orrs	r3, r1
    981a:	027c      	lsls	r4, r7, #9
    981c:	056d      	lsls	r5, r5, #21
    981e:	2201      	movs	r2, #1
    9820:	4699      	mov	r9, r3
    9822:	0b24      	lsrs	r4, r4, #12
    9824:	0d6d      	lsrs	r5, r5, #21
    9826:	4032      	ands	r2, r6
    9828:	e640      	b.n	94ac <__aeabi_ddiv+0x190>
    982a:	4b4a      	ldr	r3, [pc, #296]	; (9954 <__aeabi_ddiv+0x638>)
    982c:	9f04      	ldr	r7, [sp, #16]
    982e:	1bdb      	subs	r3, r3, r7
    9830:	2b38      	cmp	r3, #56	; 0x38
    9832:	dd10      	ble.n	9856 <__aeabi_ddiv+0x53a>
    9834:	9c03      	ldr	r4, [sp, #12]
    9836:	2201      	movs	r2, #1
    9838:	4022      	ands	r2, r4
    983a:	2400      	movs	r4, #0
    983c:	2500      	movs	r5, #0
    983e:	46a1      	mov	r9, r4
    9840:	e634      	b.n	94ac <__aeabi_ddiv+0x190>
    9842:	2101      	movs	r1, #1
    9844:	4249      	negs	r1, r1
    9846:	e748      	b.n	96da <__aeabi_ddiv+0x3be>
    9848:	9302      	str	r3, [sp, #8]
    984a:	e704      	b.n	9656 <__aeabi_ddiv+0x33a>
    984c:	1c1f      	adds	r7, r3, #0
    984e:	e721      	b.n	9694 <__aeabi_ddiv+0x378>
    9850:	9c01      	ldr	r4, [sp, #4]
    9852:	9403      	str	r4, [sp, #12]
    9854:	e741      	b.n	96da <__aeabi_ddiv+0x3be>
    9856:	2b1f      	cmp	r3, #31
    9858:	dc40      	bgt.n	98dc <__aeabi_ddiv+0x5c0>
    985a:	483f      	ldr	r0, [pc, #252]	; (9958 <__aeabi_ddiv+0x63c>)
    985c:	9f04      	ldr	r7, [sp, #16]
    985e:	1c0c      	adds	r4, r1, #0
    9860:	183a      	adds	r2, r7, r0
    9862:	4658      	mov	r0, fp
    9864:	4091      	lsls	r1, r2
    9866:	40dc      	lsrs	r4, r3
    9868:	4090      	lsls	r0, r2
    986a:	4320      	orrs	r0, r4
    986c:	1c0a      	adds	r2, r1, #0
    986e:	1e51      	subs	r1, r2, #1
    9870:	418a      	sbcs	r2, r1
    9872:	1c01      	adds	r1, r0, #0
    9874:	4311      	orrs	r1, r2
    9876:	465a      	mov	r2, fp
    9878:	40da      	lsrs	r2, r3
    987a:	1c13      	adds	r3, r2, #0
    987c:	0748      	lsls	r0, r1, #29
    987e:	d009      	beq.n	9894 <__aeabi_ddiv+0x578>
    9880:	220f      	movs	r2, #15
    9882:	400a      	ands	r2, r1
    9884:	2a04      	cmp	r2, #4
    9886:	d005      	beq.n	9894 <__aeabi_ddiv+0x578>
    9888:	1d0a      	adds	r2, r1, #4
    988a:	428a      	cmp	r2, r1
    988c:	4189      	sbcs	r1, r1
    988e:	4249      	negs	r1, r1
    9890:	185b      	adds	r3, r3, r1
    9892:	1c11      	adds	r1, r2, #0
    9894:	021a      	lsls	r2, r3, #8
    9896:	d534      	bpl.n	9902 <__aeabi_ddiv+0x5e6>
    9898:	9c03      	ldr	r4, [sp, #12]
    989a:	2201      	movs	r2, #1
    989c:	4022      	ands	r2, r4
    989e:	2400      	movs	r4, #0
    98a0:	2501      	movs	r5, #1
    98a2:	46a1      	mov	r9, r4
    98a4:	e602      	b.n	94ac <__aeabi_ddiv+0x190>
    98a6:	9f00      	ldr	r7, [sp, #0]
    98a8:	2102      	movs	r1, #2
    98aa:	4249      	negs	r1, r1
    98ac:	44b9      	add	r9, r7
    98ae:	448b      	add	fp, r1
    98b0:	45b9      	cmp	r9, r7
    98b2:	4189      	sbcs	r1, r1
    98b4:	4249      	negs	r1, r1
    98b6:	1909      	adds	r1, r1, r4
    98b8:	18cb      	adds	r3, r1, r3
    98ba:	e6a4      	b.n	9606 <__aeabi_ddiv+0x2ea>
    98bc:	9d00      	ldr	r5, [sp, #0]
    98be:	1e88      	subs	r0, r1, #2
    98c0:	0069      	lsls	r1, r5, #1
    98c2:	42a9      	cmp	r1, r5
    98c4:	41ad      	sbcs	r5, r5
    98c6:	426d      	negs	r5, r5
    98c8:	192c      	adds	r4, r5, r4
    98ca:	1936      	adds	r6, r6, r4
    98cc:	9100      	str	r1, [sp, #0]
    98ce:	e73a      	b.n	9746 <__aeabi_ddiv+0x42a>
    98d0:	2b00      	cmp	r3, #0
    98d2:	d000      	beq.n	98d6 <__aeabi_ddiv+0x5ba>
    98d4:	e733      	b.n	973e <__aeabi_ddiv+0x422>
    98d6:	2400      	movs	r4, #0
    98d8:	9400      	str	r4, [sp, #0]
    98da:	e737      	b.n	974c <__aeabi_ddiv+0x430>
    98dc:	4a1f      	ldr	r2, [pc, #124]	; (995c <__aeabi_ddiv+0x640>)
    98de:	9c04      	ldr	r4, [sp, #16]
    98e0:	465d      	mov	r5, fp
    98e2:	1b12      	subs	r2, r2, r4
    98e4:	40d5      	lsrs	r5, r2
    98e6:	1c2a      	adds	r2, r5, #0
    98e8:	2b20      	cmp	r3, #32
    98ea:	d01f      	beq.n	992c <__aeabi_ddiv+0x610>
    98ec:	4e1c      	ldr	r6, [pc, #112]	; (9960 <__aeabi_ddiv+0x644>)
    98ee:	465f      	mov	r7, fp
    98f0:	19a3      	adds	r3, r4, r6
    98f2:	409f      	lsls	r7, r3
    98f4:	1c3b      	adds	r3, r7, #0
    98f6:	4319      	orrs	r1, r3
    98f8:	1e4b      	subs	r3, r1, #1
    98fa:	4199      	sbcs	r1, r3
    98fc:	4311      	orrs	r1, r2
    98fe:	2300      	movs	r3, #0
    9900:	e7bc      	b.n	987c <__aeabi_ddiv+0x560>
    9902:	075a      	lsls	r2, r3, #29
    9904:	08c9      	lsrs	r1, r1, #3
    9906:	430a      	orrs	r2, r1
    9908:	9f03      	ldr	r7, [sp, #12]
    990a:	4691      	mov	r9, r2
    990c:	025b      	lsls	r3, r3, #9
    990e:	2201      	movs	r2, #1
    9910:	0b1c      	lsrs	r4, r3, #12
    9912:	403a      	ands	r2, r7
    9914:	2500      	movs	r5, #0
    9916:	e5c9      	b.n	94ac <__aeabi_ddiv+0x190>
    9918:	454e      	cmp	r6, r9
    991a:	d8c4      	bhi.n	98a6 <__aeabi_ddiv+0x58a>
    991c:	4693      	mov	fp, r2
    991e:	2100      	movs	r1, #0
    9920:	e672      	b.n	9608 <__aeabi_ddiv+0x2ec>
    9922:	9f00      	ldr	r7, [sp, #0]
    9924:	429f      	cmp	r7, r3
    9926:	d3c9      	bcc.n	98bc <__aeabi_ddiv+0x5a0>
    9928:	1c01      	adds	r1, r0, #0
    992a:	e70f      	b.n	974c <__aeabi_ddiv+0x430>
    992c:	2300      	movs	r3, #0
    992e:	e7e2      	b.n	98f6 <__aeabi_ddiv+0x5da>
    9930:	2480      	movs	r4, #128	; 0x80
    9932:	0324      	lsls	r4, r4, #12
    9934:	465f      	mov	r7, fp
    9936:	433c      	orrs	r4, r7
    9938:	0324      	lsls	r4, r4, #12
    993a:	0b24      	lsrs	r4, r4, #12
    993c:	9a01      	ldr	r2, [sp, #4]
    993e:	4689      	mov	r9, r1
    9940:	4d03      	ldr	r5, [pc, #12]	; (9950 <__aeabi_ddiv+0x634>)
    9942:	e5b3      	b.n	94ac <__aeabi_ddiv+0x190>
    9944:	000003ff 	.word	0x000003ff
    9948:	feffffff 	.word	0xfeffffff
    994c:	000007fe 	.word	0x000007fe
    9950:	000007ff 	.word	0x000007ff
    9954:	fffffc02 	.word	0xfffffc02
    9958:	0000041e 	.word	0x0000041e
    995c:	fffffbe2 	.word	0xfffffbe2
    9960:	0000043e 	.word	0x0000043e

00009964 <__eqdf2>:
    9964:	b5f0      	push	{r4, r5, r6, r7, lr}
    9966:	465f      	mov	r7, fp
    9968:	4656      	mov	r6, sl
    996a:	464d      	mov	r5, r9
    996c:	4644      	mov	r4, r8
    996e:	b4f0      	push	{r4, r5, r6, r7}
    9970:	1c0d      	adds	r5, r1, #0
    9972:	1c04      	adds	r4, r0, #0
    9974:	4680      	mov	r8, r0
    9976:	0fe8      	lsrs	r0, r5, #31
    9978:	4681      	mov	r9, r0
    997a:	0318      	lsls	r0, r3, #12
    997c:	030f      	lsls	r7, r1, #12
    997e:	0b00      	lsrs	r0, r0, #12
    9980:	0b3f      	lsrs	r7, r7, #12
    9982:	b083      	sub	sp, #12
    9984:	4684      	mov	ip, r0
    9986:	481b      	ldr	r0, [pc, #108]	; (99f4 <__eqdf2+0x90>)
    9988:	9700      	str	r7, [sp, #0]
    998a:	0049      	lsls	r1, r1, #1
    998c:	005e      	lsls	r6, r3, #1
    998e:	0fdf      	lsrs	r7, r3, #31
    9990:	0d49      	lsrs	r1, r1, #21
    9992:	4692      	mov	sl, r2
    9994:	0d76      	lsrs	r6, r6, #21
    9996:	46bb      	mov	fp, r7
    9998:	4281      	cmp	r1, r0
    999a:	d00c      	beq.n	99b6 <__eqdf2+0x52>
    999c:	4815      	ldr	r0, [pc, #84]	; (99f4 <__eqdf2+0x90>)
    999e:	4286      	cmp	r6, r0
    99a0:	d010      	beq.n	99c4 <__eqdf2+0x60>
    99a2:	2001      	movs	r0, #1
    99a4:	42b1      	cmp	r1, r6
    99a6:	d015      	beq.n	99d4 <__eqdf2+0x70>
    99a8:	b003      	add	sp, #12
    99aa:	bc3c      	pop	{r2, r3, r4, r5}
    99ac:	4690      	mov	r8, r2
    99ae:	4699      	mov	r9, r3
    99b0:	46a2      	mov	sl, r4
    99b2:	46ab      	mov	fp, r5
    99b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    99b6:	9f00      	ldr	r7, [sp, #0]
    99b8:	2001      	movs	r0, #1
    99ba:	4327      	orrs	r7, r4
    99bc:	d1f4      	bne.n	99a8 <__eqdf2+0x44>
    99be:	480d      	ldr	r0, [pc, #52]	; (99f4 <__eqdf2+0x90>)
    99c0:	4286      	cmp	r6, r0
    99c2:	d1ee      	bne.n	99a2 <__eqdf2+0x3e>
    99c4:	4660      	mov	r0, ip
    99c6:	4302      	orrs	r2, r0
    99c8:	2001      	movs	r0, #1
    99ca:	2a00      	cmp	r2, #0
    99cc:	d1ec      	bne.n	99a8 <__eqdf2+0x44>
    99ce:	2001      	movs	r0, #1
    99d0:	42b1      	cmp	r1, r6
    99d2:	d1e9      	bne.n	99a8 <__eqdf2+0x44>
    99d4:	9b00      	ldr	r3, [sp, #0]
    99d6:	4563      	cmp	r3, ip
    99d8:	d1e6      	bne.n	99a8 <__eqdf2+0x44>
    99da:	45d0      	cmp	r8, sl
    99dc:	d1e4      	bne.n	99a8 <__eqdf2+0x44>
    99de:	45d9      	cmp	r9, fp
    99e0:	d006      	beq.n	99f0 <__eqdf2+0x8c>
    99e2:	2900      	cmp	r1, #0
    99e4:	d1e0      	bne.n	99a8 <__eqdf2+0x44>
    99e6:	431c      	orrs	r4, r3
    99e8:	1c20      	adds	r0, r4, #0
    99ea:	1e44      	subs	r4, r0, #1
    99ec:	41a0      	sbcs	r0, r4
    99ee:	e7db      	b.n	99a8 <__eqdf2+0x44>
    99f0:	2000      	movs	r0, #0
    99f2:	e7d9      	b.n	99a8 <__eqdf2+0x44>
    99f4:	000007ff 	.word	0x000007ff

000099f8 <__gedf2>:
    99f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    99fa:	465f      	mov	r7, fp
    99fc:	4656      	mov	r6, sl
    99fe:	464d      	mov	r5, r9
    9a00:	4644      	mov	r4, r8
    9a02:	b4f0      	push	{r4, r5, r6, r7}
    9a04:	0fcd      	lsrs	r5, r1, #31
    9a06:	0fde      	lsrs	r6, r3, #31
    9a08:	46ac      	mov	ip, r5
    9a0a:	031d      	lsls	r5, r3, #12
    9a0c:	0b2d      	lsrs	r5, r5, #12
    9a0e:	46b1      	mov	r9, r6
    9a10:	4e37      	ldr	r6, [pc, #220]	; (9af0 <__gedf2+0xf8>)
    9a12:	030f      	lsls	r7, r1, #12
    9a14:	004c      	lsls	r4, r1, #1
    9a16:	46ab      	mov	fp, r5
    9a18:	005d      	lsls	r5, r3, #1
    9a1a:	4680      	mov	r8, r0
    9a1c:	0b3f      	lsrs	r7, r7, #12
    9a1e:	0d64      	lsrs	r4, r4, #21
    9a20:	4692      	mov	sl, r2
    9a22:	0d6d      	lsrs	r5, r5, #21
    9a24:	42b4      	cmp	r4, r6
    9a26:	d032      	beq.n	9a8e <__gedf2+0x96>
    9a28:	4e31      	ldr	r6, [pc, #196]	; (9af0 <__gedf2+0xf8>)
    9a2a:	42b5      	cmp	r5, r6
    9a2c:	d035      	beq.n	9a9a <__gedf2+0xa2>
    9a2e:	2c00      	cmp	r4, #0
    9a30:	d10e      	bne.n	9a50 <__gedf2+0x58>
    9a32:	4338      	orrs	r0, r7
    9a34:	4241      	negs	r1, r0
    9a36:	4141      	adcs	r1, r0
    9a38:	1c08      	adds	r0, r1, #0
    9a3a:	2d00      	cmp	r5, #0
    9a3c:	d00b      	beq.n	9a56 <__gedf2+0x5e>
    9a3e:	2900      	cmp	r1, #0
    9a40:	d119      	bne.n	9a76 <__gedf2+0x7e>
    9a42:	45cc      	cmp	ip, r9
    9a44:	d02d      	beq.n	9aa2 <__gedf2+0xaa>
    9a46:	4665      	mov	r5, ip
    9a48:	4268      	negs	r0, r5
    9a4a:	2301      	movs	r3, #1
    9a4c:	4318      	orrs	r0, r3
    9a4e:	e018      	b.n	9a82 <__gedf2+0x8a>
    9a50:	2d00      	cmp	r5, #0
    9a52:	d1f6      	bne.n	9a42 <__gedf2+0x4a>
    9a54:	1c28      	adds	r0, r5, #0
    9a56:	4659      	mov	r1, fp
    9a58:	430a      	orrs	r2, r1
    9a5a:	4253      	negs	r3, r2
    9a5c:	4153      	adcs	r3, r2
    9a5e:	2800      	cmp	r0, #0
    9a60:	d106      	bne.n	9a70 <__gedf2+0x78>
    9a62:	2b00      	cmp	r3, #0
    9a64:	d0ed      	beq.n	9a42 <__gedf2+0x4a>
    9a66:	4663      	mov	r3, ip
    9a68:	4258      	negs	r0, r3
    9a6a:	2301      	movs	r3, #1
    9a6c:	4318      	orrs	r0, r3
    9a6e:	e008      	b.n	9a82 <__gedf2+0x8a>
    9a70:	2000      	movs	r0, #0
    9a72:	2b00      	cmp	r3, #0
    9a74:	d105      	bne.n	9a82 <__gedf2+0x8a>
    9a76:	464a      	mov	r2, r9
    9a78:	4250      	negs	r0, r2
    9a7a:	4150      	adcs	r0, r2
    9a7c:	4240      	negs	r0, r0
    9a7e:	2301      	movs	r3, #1
    9a80:	4318      	orrs	r0, r3
    9a82:	bc3c      	pop	{r2, r3, r4, r5}
    9a84:	4690      	mov	r8, r2
    9a86:	4699      	mov	r9, r3
    9a88:	46a2      	mov	sl, r4
    9a8a:	46ab      	mov	fp, r5
    9a8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9a8e:	1c3e      	adds	r6, r7, #0
    9a90:	4306      	orrs	r6, r0
    9a92:	d0c9      	beq.n	9a28 <__gedf2+0x30>
    9a94:	2002      	movs	r0, #2
    9a96:	4240      	negs	r0, r0
    9a98:	e7f3      	b.n	9a82 <__gedf2+0x8a>
    9a9a:	465e      	mov	r6, fp
    9a9c:	4316      	orrs	r6, r2
    9a9e:	d0c6      	beq.n	9a2e <__gedf2+0x36>
    9aa0:	e7f8      	b.n	9a94 <__gedf2+0x9c>
    9aa2:	42ac      	cmp	r4, r5
    9aa4:	dc07      	bgt.n	9ab6 <__gedf2+0xbe>
    9aa6:	da0b      	bge.n	9ac0 <__gedf2+0xc8>
    9aa8:	4661      	mov	r1, ip
    9aaa:	4248      	negs	r0, r1
    9aac:	4148      	adcs	r0, r1
    9aae:	4240      	negs	r0, r0
    9ab0:	2301      	movs	r3, #1
    9ab2:	4318      	orrs	r0, r3
    9ab4:	e7e5      	b.n	9a82 <__gedf2+0x8a>
    9ab6:	4666      	mov	r6, ip
    9ab8:	4270      	negs	r0, r6
    9aba:	2301      	movs	r3, #1
    9abc:	4318      	orrs	r0, r3
    9abe:	e7e0      	b.n	9a82 <__gedf2+0x8a>
    9ac0:	455f      	cmp	r7, fp
    9ac2:	d80a      	bhi.n	9ada <__gedf2+0xe2>
    9ac4:	d00e      	beq.n	9ae4 <__gedf2+0xec>
    9ac6:	2000      	movs	r0, #0
    9ac8:	455f      	cmp	r7, fp
    9aca:	d2da      	bcs.n	9a82 <__gedf2+0x8a>
    9acc:	4665      	mov	r5, ip
    9ace:	4268      	negs	r0, r5
    9ad0:	4168      	adcs	r0, r5
    9ad2:	4240      	negs	r0, r0
    9ad4:	2301      	movs	r3, #1
    9ad6:	4318      	orrs	r0, r3
    9ad8:	e7d3      	b.n	9a82 <__gedf2+0x8a>
    9ada:	4662      	mov	r2, ip
    9adc:	4250      	negs	r0, r2
    9ade:	2301      	movs	r3, #1
    9ae0:	4318      	orrs	r0, r3
    9ae2:	e7ce      	b.n	9a82 <__gedf2+0x8a>
    9ae4:	45d0      	cmp	r8, sl
    9ae6:	d8f8      	bhi.n	9ada <__gedf2+0xe2>
    9ae8:	2000      	movs	r0, #0
    9aea:	45d0      	cmp	r8, sl
    9aec:	d3ee      	bcc.n	9acc <__gedf2+0xd4>
    9aee:	e7c8      	b.n	9a82 <__gedf2+0x8a>
    9af0:	000007ff 	.word	0x000007ff

00009af4 <__ledf2>:
    9af4:	b5f0      	push	{r4, r5, r6, r7, lr}
    9af6:	4656      	mov	r6, sl
    9af8:	464d      	mov	r5, r9
    9afa:	4644      	mov	r4, r8
    9afc:	465f      	mov	r7, fp
    9afe:	b4f0      	push	{r4, r5, r6, r7}
    9b00:	1c0d      	adds	r5, r1, #0
    9b02:	b083      	sub	sp, #12
    9b04:	1c04      	adds	r4, r0, #0
    9b06:	9001      	str	r0, [sp, #4]
    9b08:	0fe8      	lsrs	r0, r5, #31
    9b0a:	4681      	mov	r9, r0
    9b0c:	0318      	lsls	r0, r3, #12
    9b0e:	030f      	lsls	r7, r1, #12
    9b10:	0b00      	lsrs	r0, r0, #12
    9b12:	0b3f      	lsrs	r7, r7, #12
    9b14:	4684      	mov	ip, r0
    9b16:	4835      	ldr	r0, [pc, #212]	; (9bec <__ledf2+0xf8>)
    9b18:	9700      	str	r7, [sp, #0]
    9b1a:	0049      	lsls	r1, r1, #1
    9b1c:	005e      	lsls	r6, r3, #1
    9b1e:	0fdf      	lsrs	r7, r3, #31
    9b20:	0d49      	lsrs	r1, r1, #21
    9b22:	4692      	mov	sl, r2
    9b24:	0d76      	lsrs	r6, r6, #21
    9b26:	46b8      	mov	r8, r7
    9b28:	4281      	cmp	r1, r0
    9b2a:	d034      	beq.n	9b96 <__ledf2+0xa2>
    9b2c:	482f      	ldr	r0, [pc, #188]	; (9bec <__ledf2+0xf8>)
    9b2e:	4286      	cmp	r6, r0
    9b30:	d036      	beq.n	9ba0 <__ledf2+0xac>
    9b32:	2900      	cmp	r1, #0
    9b34:	d018      	beq.n	9b68 <__ledf2+0x74>
    9b36:	2e00      	cmp	r6, #0
    9b38:	d11f      	bne.n	9b7a <__ledf2+0x86>
    9b3a:	1c34      	adds	r4, r6, #0
    9b3c:	4667      	mov	r7, ip
    9b3e:	433a      	orrs	r2, r7
    9b40:	4253      	negs	r3, r2
    9b42:	4153      	adcs	r3, r2
    9b44:	2c00      	cmp	r4, #0
    9b46:	d01f      	beq.n	9b88 <__ledf2+0x94>
    9b48:	2000      	movs	r0, #0
    9b4a:	2b00      	cmp	r3, #0
    9b4c:	d105      	bne.n	9b5a <__ledf2+0x66>
    9b4e:	4642      	mov	r2, r8
    9b50:	4250      	negs	r0, r2
    9b52:	4150      	adcs	r0, r2
    9b54:	4240      	negs	r0, r0
    9b56:	2301      	movs	r3, #1
    9b58:	4318      	orrs	r0, r3
    9b5a:	b003      	add	sp, #12
    9b5c:	bc3c      	pop	{r2, r3, r4, r5}
    9b5e:	4690      	mov	r8, r2
    9b60:	4699      	mov	r9, r3
    9b62:	46a2      	mov	sl, r4
    9b64:	46ab      	mov	fp, r5
    9b66:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9b68:	9800      	ldr	r0, [sp, #0]
    9b6a:	4304      	orrs	r4, r0
    9b6c:	4260      	negs	r0, r4
    9b6e:	4160      	adcs	r0, r4
    9b70:	1c04      	adds	r4, r0, #0
    9b72:	2e00      	cmp	r6, #0
    9b74:	d0e2      	beq.n	9b3c <__ledf2+0x48>
    9b76:	2800      	cmp	r0, #0
    9b78:	d1e9      	bne.n	9b4e <__ledf2+0x5a>
    9b7a:	45c1      	cmp	r9, r8
    9b7c:	d015      	beq.n	9baa <__ledf2+0xb6>
    9b7e:	464f      	mov	r7, r9
    9b80:	4278      	negs	r0, r7
    9b82:	2301      	movs	r3, #1
    9b84:	4318      	orrs	r0, r3
    9b86:	e7e8      	b.n	9b5a <__ledf2+0x66>
    9b88:	2b00      	cmp	r3, #0
    9b8a:	d0f6      	beq.n	9b7a <__ledf2+0x86>
    9b8c:	464b      	mov	r3, r9
    9b8e:	4258      	negs	r0, r3
    9b90:	2301      	movs	r3, #1
    9b92:	4318      	orrs	r0, r3
    9b94:	e7e1      	b.n	9b5a <__ledf2+0x66>
    9b96:	9f00      	ldr	r7, [sp, #0]
    9b98:	2002      	movs	r0, #2
    9b9a:	4327      	orrs	r7, r4
    9b9c:	d1dd      	bne.n	9b5a <__ledf2+0x66>
    9b9e:	e7c5      	b.n	9b2c <__ledf2+0x38>
    9ba0:	4667      	mov	r7, ip
    9ba2:	2002      	movs	r0, #2
    9ba4:	4317      	orrs	r7, r2
    9ba6:	d1d8      	bne.n	9b5a <__ledf2+0x66>
    9ba8:	e7c3      	b.n	9b32 <__ledf2+0x3e>
    9baa:	42b1      	cmp	r1, r6
    9bac:	dd04      	ble.n	9bb8 <__ledf2+0xc4>
    9bae:	464a      	mov	r2, r9
    9bb0:	4250      	negs	r0, r2
    9bb2:	2301      	movs	r3, #1
    9bb4:	4318      	orrs	r0, r3
    9bb6:	e7d0      	b.n	9b5a <__ledf2+0x66>
    9bb8:	42b1      	cmp	r1, r6
    9bba:	db07      	blt.n	9bcc <__ledf2+0xd8>
    9bbc:	9800      	ldr	r0, [sp, #0]
    9bbe:	4560      	cmp	r0, ip
    9bc0:	d8e4      	bhi.n	9b8c <__ledf2+0x98>
    9bc2:	d00a      	beq.n	9bda <__ledf2+0xe6>
    9bc4:	9f00      	ldr	r7, [sp, #0]
    9bc6:	2000      	movs	r0, #0
    9bc8:	4567      	cmp	r7, ip
    9bca:	d2c6      	bcs.n	9b5a <__ledf2+0x66>
    9bcc:	464f      	mov	r7, r9
    9bce:	4278      	negs	r0, r7
    9bd0:	4178      	adcs	r0, r7
    9bd2:	4240      	negs	r0, r0
    9bd4:	2301      	movs	r3, #1
    9bd6:	4318      	orrs	r0, r3
    9bd8:	e7bf      	b.n	9b5a <__ledf2+0x66>
    9bda:	9a01      	ldr	r2, [sp, #4]
    9bdc:	4552      	cmp	r2, sl
    9bde:	d8d5      	bhi.n	9b8c <__ledf2+0x98>
    9be0:	9a01      	ldr	r2, [sp, #4]
    9be2:	2000      	movs	r0, #0
    9be4:	4552      	cmp	r2, sl
    9be6:	d3f1      	bcc.n	9bcc <__ledf2+0xd8>
    9be8:	e7b7      	b.n	9b5a <__ledf2+0x66>
    9bea:	46c0      	nop			; (mov r8, r8)
    9bec:	000007ff 	.word	0x000007ff

00009bf0 <__aeabi_dmul>:
    9bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
    9bf2:	4656      	mov	r6, sl
    9bf4:	4644      	mov	r4, r8
    9bf6:	465f      	mov	r7, fp
    9bf8:	464d      	mov	r5, r9
    9bfa:	b4f0      	push	{r4, r5, r6, r7}
    9bfc:	1c1f      	adds	r7, r3, #0
    9bfe:	030b      	lsls	r3, r1, #12
    9c00:	0b1b      	lsrs	r3, r3, #12
    9c02:	469a      	mov	sl, r3
    9c04:	004b      	lsls	r3, r1, #1
    9c06:	b087      	sub	sp, #28
    9c08:	1c04      	adds	r4, r0, #0
    9c0a:	4680      	mov	r8, r0
    9c0c:	0d5b      	lsrs	r3, r3, #21
    9c0e:	0fc8      	lsrs	r0, r1, #31
    9c10:	1c16      	adds	r6, r2, #0
    9c12:	9302      	str	r3, [sp, #8]
    9c14:	4681      	mov	r9, r0
    9c16:	2b00      	cmp	r3, #0
    9c18:	d068      	beq.n	9cec <__aeabi_dmul+0xfc>
    9c1a:	4b69      	ldr	r3, [pc, #420]	; (9dc0 <__aeabi_dmul+0x1d0>)
    9c1c:	9902      	ldr	r1, [sp, #8]
    9c1e:	4299      	cmp	r1, r3
    9c20:	d032      	beq.n	9c88 <__aeabi_dmul+0x98>
    9c22:	2280      	movs	r2, #128	; 0x80
    9c24:	4653      	mov	r3, sl
    9c26:	0352      	lsls	r2, r2, #13
    9c28:	431a      	orrs	r2, r3
    9c2a:	00d2      	lsls	r2, r2, #3
    9c2c:	0f63      	lsrs	r3, r4, #29
    9c2e:	431a      	orrs	r2, r3
    9c30:	4692      	mov	sl, r2
    9c32:	4a64      	ldr	r2, [pc, #400]	; (9dc4 <__aeabi_dmul+0x1d4>)
    9c34:	00e0      	lsls	r0, r4, #3
    9c36:	1889      	adds	r1, r1, r2
    9c38:	4680      	mov	r8, r0
    9c3a:	9102      	str	r1, [sp, #8]
    9c3c:	2400      	movs	r4, #0
    9c3e:	2500      	movs	r5, #0
    9c40:	033b      	lsls	r3, r7, #12
    9c42:	0b1b      	lsrs	r3, r3, #12
    9c44:	469b      	mov	fp, r3
    9c46:	0078      	lsls	r0, r7, #1
    9c48:	0ffb      	lsrs	r3, r7, #31
    9c4a:	1c32      	adds	r2, r6, #0
    9c4c:	0d40      	lsrs	r0, r0, #21
    9c4e:	9303      	str	r3, [sp, #12]
    9c50:	d100      	bne.n	9c54 <__aeabi_dmul+0x64>
    9c52:	e075      	b.n	9d40 <__aeabi_dmul+0x150>
    9c54:	4b5a      	ldr	r3, [pc, #360]	; (9dc0 <__aeabi_dmul+0x1d0>)
    9c56:	4298      	cmp	r0, r3
    9c58:	d069      	beq.n	9d2e <__aeabi_dmul+0x13e>
    9c5a:	2280      	movs	r2, #128	; 0x80
    9c5c:	4659      	mov	r1, fp
    9c5e:	0352      	lsls	r2, r2, #13
    9c60:	430a      	orrs	r2, r1
    9c62:	0f73      	lsrs	r3, r6, #29
    9c64:	00d2      	lsls	r2, r2, #3
    9c66:	431a      	orrs	r2, r3
    9c68:	4b56      	ldr	r3, [pc, #344]	; (9dc4 <__aeabi_dmul+0x1d4>)
    9c6a:	4693      	mov	fp, r2
    9c6c:	18c0      	adds	r0, r0, r3
    9c6e:	00f2      	lsls	r2, r6, #3
    9c70:	2300      	movs	r3, #0
    9c72:	9903      	ldr	r1, [sp, #12]
    9c74:	464e      	mov	r6, r9
    9c76:	4071      	eors	r1, r6
    9c78:	431c      	orrs	r4, r3
    9c7a:	2c0f      	cmp	r4, #15
    9c7c:	d900      	bls.n	9c80 <__aeabi_dmul+0x90>
    9c7e:	e0a9      	b.n	9dd4 <__aeabi_dmul+0x1e4>
    9c80:	4e51      	ldr	r6, [pc, #324]	; (9dc8 <__aeabi_dmul+0x1d8>)
    9c82:	00a4      	lsls	r4, r4, #2
    9c84:	5934      	ldr	r4, [r6, r4]
    9c86:	46a7      	mov	pc, r4
    9c88:	4653      	mov	r3, sl
    9c8a:	431c      	orrs	r4, r3
    9c8c:	d000      	beq.n	9c90 <__aeabi_dmul+0xa0>
    9c8e:	e087      	b.n	9da0 <__aeabi_dmul+0x1b0>
    9c90:	2500      	movs	r5, #0
    9c92:	46aa      	mov	sl, r5
    9c94:	46a8      	mov	r8, r5
    9c96:	2408      	movs	r4, #8
    9c98:	2502      	movs	r5, #2
    9c9a:	e7d1      	b.n	9c40 <__aeabi_dmul+0x50>
    9c9c:	4649      	mov	r1, r9
    9c9e:	2d02      	cmp	r5, #2
    9ca0:	d06c      	beq.n	9d7c <__aeabi_dmul+0x18c>
    9ca2:	2d03      	cmp	r5, #3
    9ca4:	d100      	bne.n	9ca8 <__aeabi_dmul+0xb8>
    9ca6:	e217      	b.n	a0d8 <__aeabi_dmul+0x4e8>
    9ca8:	2d01      	cmp	r5, #1
    9caa:	d000      	beq.n	9cae <__aeabi_dmul+0xbe>
    9cac:	e158      	b.n	9f60 <__aeabi_dmul+0x370>
    9cae:	400d      	ands	r5, r1
    9cb0:	b2ed      	uxtb	r5, r5
    9cb2:	2400      	movs	r4, #0
    9cb4:	46a9      	mov	r9, r5
    9cb6:	2300      	movs	r3, #0
    9cb8:	46a0      	mov	r8, r4
    9cba:	2000      	movs	r0, #0
    9cbc:	2100      	movs	r1, #0
    9cbe:	0325      	lsls	r5, r4, #12
    9cc0:	0d0a      	lsrs	r2, r1, #20
    9cc2:	051c      	lsls	r4, r3, #20
    9cc4:	0b2d      	lsrs	r5, r5, #12
    9cc6:	0512      	lsls	r2, r2, #20
    9cc8:	4b40      	ldr	r3, [pc, #256]	; (9dcc <__aeabi_dmul+0x1dc>)
    9cca:	432a      	orrs	r2, r5
    9ccc:	4013      	ands	r3, r2
    9cce:	4323      	orrs	r3, r4
    9cd0:	005b      	lsls	r3, r3, #1
    9cd2:	464c      	mov	r4, r9
    9cd4:	085b      	lsrs	r3, r3, #1
    9cd6:	07e2      	lsls	r2, r4, #31
    9cd8:	1c19      	adds	r1, r3, #0
    9cda:	4640      	mov	r0, r8
    9cdc:	4311      	orrs	r1, r2
    9cde:	b007      	add	sp, #28
    9ce0:	bc3c      	pop	{r2, r3, r4, r5}
    9ce2:	4690      	mov	r8, r2
    9ce4:	4699      	mov	r9, r3
    9ce6:	46a2      	mov	sl, r4
    9ce8:	46ab      	mov	fp, r5
    9cea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9cec:	4653      	mov	r3, sl
    9cee:	4323      	orrs	r3, r4
    9cf0:	d050      	beq.n	9d94 <__aeabi_dmul+0x1a4>
    9cf2:	4653      	mov	r3, sl
    9cf4:	2b00      	cmp	r3, #0
    9cf6:	d100      	bne.n	9cfa <__aeabi_dmul+0x10a>
    9cf8:	e184      	b.n	a004 <__aeabi_dmul+0x414>
    9cfa:	4650      	mov	r0, sl
    9cfc:	f000 fe6e 	bl	a9dc <__clzsi2>
    9d00:	1e03      	subs	r3, r0, #0
    9d02:	2b27      	cmp	r3, #39	; 0x27
    9d04:	dd00      	ble.n	9d08 <__aeabi_dmul+0x118>
    9d06:	e176      	b.n	9ff6 <__aeabi_dmul+0x406>
    9d08:	2128      	movs	r1, #40	; 0x28
    9d0a:	1a0d      	subs	r5, r1, r0
    9d0c:	1c21      	adds	r1, r4, #0
    9d0e:	3b08      	subs	r3, #8
    9d10:	4652      	mov	r2, sl
    9d12:	40e9      	lsrs	r1, r5
    9d14:	409a      	lsls	r2, r3
    9d16:	1c0d      	adds	r5, r1, #0
    9d18:	4315      	orrs	r5, r2
    9d1a:	1c22      	adds	r2, r4, #0
    9d1c:	409a      	lsls	r2, r3
    9d1e:	46aa      	mov	sl, r5
    9d20:	4690      	mov	r8, r2
    9d22:	4b2b      	ldr	r3, [pc, #172]	; (9dd0 <__aeabi_dmul+0x1e0>)
    9d24:	2400      	movs	r4, #0
    9d26:	1a1b      	subs	r3, r3, r0
    9d28:	9302      	str	r3, [sp, #8]
    9d2a:	2500      	movs	r5, #0
    9d2c:	e788      	b.n	9c40 <__aeabi_dmul+0x50>
    9d2e:	465b      	mov	r3, fp
    9d30:	431e      	orrs	r6, r3
    9d32:	2303      	movs	r3, #3
    9d34:	2e00      	cmp	r6, #0
    9d36:	d19c      	bne.n	9c72 <__aeabi_dmul+0x82>
    9d38:	46b3      	mov	fp, r6
    9d3a:	2200      	movs	r2, #0
    9d3c:	2302      	movs	r3, #2
    9d3e:	e798      	b.n	9c72 <__aeabi_dmul+0x82>
    9d40:	465b      	mov	r3, fp
    9d42:	4333      	orrs	r3, r6
    9d44:	d021      	beq.n	9d8a <__aeabi_dmul+0x19a>
    9d46:	4658      	mov	r0, fp
    9d48:	2800      	cmp	r0, #0
    9d4a:	d100      	bne.n	9d4e <__aeabi_dmul+0x15e>
    9d4c:	e14e      	b.n	9fec <__aeabi_dmul+0x3fc>
    9d4e:	f000 fe45 	bl	a9dc <__clzsi2>
    9d52:	2827      	cmp	r0, #39	; 0x27
    9d54:	dd00      	ble.n	9d58 <__aeabi_dmul+0x168>
    9d56:	e142      	b.n	9fde <__aeabi_dmul+0x3ee>
    9d58:	2128      	movs	r1, #40	; 0x28
    9d5a:	1a0f      	subs	r7, r1, r0
    9d5c:	1c02      	adds	r2, r0, #0
    9d5e:	1c31      	adds	r1, r6, #0
    9d60:	3a08      	subs	r2, #8
    9d62:	465b      	mov	r3, fp
    9d64:	40f9      	lsrs	r1, r7
    9d66:	4093      	lsls	r3, r2
    9d68:	1c0f      	adds	r7, r1, #0
    9d6a:	431f      	orrs	r7, r3
    9d6c:	1c33      	adds	r3, r6, #0
    9d6e:	4093      	lsls	r3, r2
    9d70:	46bb      	mov	fp, r7
    9d72:	1c1a      	adds	r2, r3, #0
    9d74:	4b16      	ldr	r3, [pc, #88]	; (9dd0 <__aeabi_dmul+0x1e0>)
    9d76:	1a18      	subs	r0, r3, r0
    9d78:	2300      	movs	r3, #0
    9d7a:	e77a      	b.n	9c72 <__aeabi_dmul+0x82>
    9d7c:	2301      	movs	r3, #1
    9d7e:	400b      	ands	r3, r1
    9d80:	2400      	movs	r4, #0
    9d82:	4699      	mov	r9, r3
    9d84:	46a0      	mov	r8, r4
    9d86:	4b0e      	ldr	r3, [pc, #56]	; (9dc0 <__aeabi_dmul+0x1d0>)
    9d88:	e797      	b.n	9cba <__aeabi_dmul+0xca>
    9d8a:	2700      	movs	r7, #0
    9d8c:	46bb      	mov	fp, r7
    9d8e:	2200      	movs	r2, #0
    9d90:	2301      	movs	r3, #1
    9d92:	e76e      	b.n	9c72 <__aeabi_dmul+0x82>
    9d94:	2100      	movs	r1, #0
    9d96:	2404      	movs	r4, #4
    9d98:	468a      	mov	sl, r1
    9d9a:	4688      	mov	r8, r1
    9d9c:	2501      	movs	r5, #1
    9d9e:	e74f      	b.n	9c40 <__aeabi_dmul+0x50>
    9da0:	240c      	movs	r4, #12
    9da2:	2503      	movs	r5, #3
    9da4:	e74c      	b.n	9c40 <__aeabi_dmul+0x50>
    9da6:	2500      	movs	r5, #0
    9da8:	2480      	movs	r4, #128	; 0x80
    9daa:	46a9      	mov	r9, r5
    9dac:	0324      	lsls	r4, r4, #12
    9dae:	46a8      	mov	r8, r5
    9db0:	4b03      	ldr	r3, [pc, #12]	; (9dc0 <__aeabi_dmul+0x1d0>)
    9db2:	e782      	b.n	9cba <__aeabi_dmul+0xca>
    9db4:	46da      	mov	sl, fp
    9db6:	4690      	mov	r8, r2
    9db8:	9903      	ldr	r1, [sp, #12]
    9dba:	1c1d      	adds	r5, r3, #0
    9dbc:	e76f      	b.n	9c9e <__aeabi_dmul+0xae>
    9dbe:	46c0      	nop			; (mov r8, r8)
    9dc0:	000007ff 	.word	0x000007ff
    9dc4:	fffffc01 	.word	0xfffffc01
    9dc8:	0000c954 	.word	0x0000c954
    9dcc:	800fffff 	.word	0x800fffff
    9dd0:	fffffc0d 	.word	0xfffffc0d
    9dd4:	9f02      	ldr	r7, [sp, #8]
    9dd6:	0c16      	lsrs	r6, r2, #16
    9dd8:	1838      	adds	r0, r7, r0
    9dda:	9004      	str	r0, [sp, #16]
    9ddc:	4640      	mov	r0, r8
    9dde:	0c07      	lsrs	r7, r0, #16
    9de0:	0400      	lsls	r0, r0, #16
    9de2:	0c00      	lsrs	r0, r0, #16
    9de4:	0412      	lsls	r2, r2, #16
    9de6:	0c12      	lsrs	r2, r2, #16
    9de8:	1c03      	adds	r3, r0, #0
    9dea:	4353      	muls	r3, r2
    9dec:	1c04      	adds	r4, r0, #0
    9dee:	1c3d      	adds	r5, r7, #0
    9df0:	4374      	muls	r4, r6
    9df2:	4355      	muls	r5, r2
    9df4:	4698      	mov	r8, r3
    9df6:	1c3b      	adds	r3, r7, #0
    9df8:	4373      	muls	r3, r6
    9dfa:	1964      	adds	r4, r4, r5
    9dfc:	46a4      	mov	ip, r4
    9dfe:	4644      	mov	r4, r8
    9e00:	9302      	str	r3, [sp, #8]
    9e02:	0c23      	lsrs	r3, r4, #16
    9e04:	4463      	add	r3, ip
    9e06:	429d      	cmp	r5, r3
    9e08:	d904      	bls.n	9e14 <__aeabi_dmul+0x224>
    9e0a:	9d02      	ldr	r5, [sp, #8]
    9e0c:	2480      	movs	r4, #128	; 0x80
    9e0e:	0264      	lsls	r4, r4, #9
    9e10:	192d      	adds	r5, r5, r4
    9e12:	9502      	str	r5, [sp, #8]
    9e14:	0c1d      	lsrs	r5, r3, #16
    9e16:	9503      	str	r5, [sp, #12]
    9e18:	4645      	mov	r5, r8
    9e1a:	042c      	lsls	r4, r5, #16
    9e1c:	041b      	lsls	r3, r3, #16
    9e1e:	0c24      	lsrs	r4, r4, #16
    9e20:	191c      	adds	r4, r3, r4
    9e22:	9405      	str	r4, [sp, #20]
    9e24:	465c      	mov	r4, fp
    9e26:	0c23      	lsrs	r3, r4, #16
    9e28:	1c05      	adds	r5, r0, #0
    9e2a:	4358      	muls	r0, r3
    9e2c:	0424      	lsls	r4, r4, #16
    9e2e:	0c24      	lsrs	r4, r4, #16
    9e30:	4684      	mov	ip, r0
    9e32:	1c38      	adds	r0, r7, #0
    9e34:	4360      	muls	r0, r4
    9e36:	4365      	muls	r5, r4
    9e38:	435f      	muls	r7, r3
    9e3a:	4681      	mov	r9, r0
    9e3c:	44cc      	add	ip, r9
    9e3e:	0c28      	lsrs	r0, r5, #16
    9e40:	4460      	add	r0, ip
    9e42:	46bb      	mov	fp, r7
    9e44:	4581      	cmp	r9, r0
    9e46:	d902      	bls.n	9e4e <__aeabi_dmul+0x25e>
    9e48:	2780      	movs	r7, #128	; 0x80
    9e4a:	027f      	lsls	r7, r7, #9
    9e4c:	44bb      	add	fp, r7
    9e4e:	042d      	lsls	r5, r5, #16
    9e50:	0c07      	lsrs	r7, r0, #16
    9e52:	0c2d      	lsrs	r5, r5, #16
    9e54:	0400      	lsls	r0, r0, #16
    9e56:	1940      	adds	r0, r0, r5
    9e58:	4655      	mov	r5, sl
    9e5a:	46bc      	mov	ip, r7
    9e5c:	042f      	lsls	r7, r5, #16
    9e5e:	44e3      	add	fp, ip
    9e60:	4684      	mov	ip, r0
    9e62:	0c28      	lsrs	r0, r5, #16
    9e64:	0c3d      	lsrs	r5, r7, #16
    9e66:	1c2f      	adds	r7, r5, #0
    9e68:	4357      	muls	r7, r2
    9e6a:	46b8      	mov	r8, r7
    9e6c:	1c2f      	adds	r7, r5, #0
    9e6e:	4377      	muls	r7, r6
    9e70:	4342      	muls	r2, r0
    9e72:	46b9      	mov	r9, r7
    9e74:	4647      	mov	r7, r8
    9e76:	0c3f      	lsrs	r7, r7, #16
    9e78:	4491      	add	r9, r2
    9e7a:	46ba      	mov	sl, r7
    9e7c:	44d1      	add	r9, sl
    9e7e:	4346      	muls	r6, r0
    9e80:	454a      	cmp	r2, r9
    9e82:	d902      	bls.n	9e8a <__aeabi_dmul+0x29a>
    9e84:	2280      	movs	r2, #128	; 0x80
    9e86:	0252      	lsls	r2, r2, #9
    9e88:	18b6      	adds	r6, r6, r2
    9e8a:	464f      	mov	r7, r9
    9e8c:	0c3a      	lsrs	r2, r7, #16
    9e8e:	18b6      	adds	r6, r6, r2
    9e90:	043a      	lsls	r2, r7, #16
    9e92:	4647      	mov	r7, r8
    9e94:	043f      	lsls	r7, r7, #16
    9e96:	0c3f      	lsrs	r7, r7, #16
    9e98:	46b8      	mov	r8, r7
    9e9a:	1c2f      	adds	r7, r5, #0
    9e9c:	4367      	muls	r7, r4
    9e9e:	435d      	muls	r5, r3
    9ea0:	4344      	muls	r4, r0
    9ea2:	4358      	muls	r0, r3
    9ea4:	1965      	adds	r5, r4, r5
    9ea6:	9001      	str	r0, [sp, #4]
    9ea8:	0c38      	lsrs	r0, r7, #16
    9eaa:	182d      	adds	r5, r5, r0
    9eac:	4442      	add	r2, r8
    9eae:	46b8      	mov	r8, r7
    9eb0:	42ac      	cmp	r4, r5
    9eb2:	d904      	bls.n	9ebe <__aeabi_dmul+0x2ce>
    9eb4:	9801      	ldr	r0, [sp, #4]
    9eb6:	2380      	movs	r3, #128	; 0x80
    9eb8:	025b      	lsls	r3, r3, #9
    9eba:	18c0      	adds	r0, r0, r3
    9ebc:	9001      	str	r0, [sp, #4]
    9ebe:	9c03      	ldr	r4, [sp, #12]
    9ec0:	9f02      	ldr	r7, [sp, #8]
    9ec2:	1c20      	adds	r0, r4, #0
    9ec4:	4460      	add	r0, ip
    9ec6:	19c0      	adds	r0, r0, r7
    9ec8:	4560      	cmp	r0, ip
    9eca:	41a4      	sbcs	r4, r4
    9ecc:	4647      	mov	r7, r8
    9ece:	4264      	negs	r4, r4
    9ed0:	46a4      	mov	ip, r4
    9ed2:	042b      	lsls	r3, r5, #16
    9ed4:	043c      	lsls	r4, r7, #16
    9ed6:	4699      	mov	r9, r3
    9ed8:	0c24      	lsrs	r4, r4, #16
    9eda:	444c      	add	r4, r9
    9edc:	46a0      	mov	r8, r4
    9ede:	44d8      	add	r8, fp
    9ee0:	1880      	adds	r0, r0, r2
    9ee2:	46c2      	mov	sl, r8
    9ee4:	44e2      	add	sl, ip
    9ee6:	4290      	cmp	r0, r2
    9ee8:	4192      	sbcs	r2, r2
    9eea:	4657      	mov	r7, sl
    9eec:	4252      	negs	r2, r2
    9eee:	4691      	mov	r9, r2
    9ef0:	19f2      	adds	r2, r6, r7
    9ef2:	45e2      	cmp	sl, ip
    9ef4:	41bf      	sbcs	r7, r7
    9ef6:	427f      	negs	r7, r7
    9ef8:	464b      	mov	r3, r9
    9efa:	46bc      	mov	ip, r7
    9efc:	45d8      	cmp	r8, fp
    9efe:	41bf      	sbcs	r7, r7
    9f00:	18d4      	adds	r4, r2, r3
    9f02:	427f      	negs	r7, r7
    9f04:	4663      	mov	r3, ip
    9f06:	431f      	orrs	r7, r3
    9f08:	0c2d      	lsrs	r5, r5, #16
    9f0a:	197f      	adds	r7, r7, r5
    9f0c:	42b2      	cmp	r2, r6
    9f0e:	4192      	sbcs	r2, r2
    9f10:	454c      	cmp	r4, r9
    9f12:	41ad      	sbcs	r5, r5
    9f14:	4252      	negs	r2, r2
    9f16:	426d      	negs	r5, r5
    9f18:	4315      	orrs	r5, r2
    9f1a:	9e01      	ldr	r6, [sp, #4]
    9f1c:	197d      	adds	r5, r7, r5
    9f1e:	19ab      	adds	r3, r5, r6
    9f20:	0de2      	lsrs	r2, r4, #23
    9f22:	025b      	lsls	r3, r3, #9
    9f24:	9f05      	ldr	r7, [sp, #20]
    9f26:	4313      	orrs	r3, r2
    9f28:	0242      	lsls	r2, r0, #9
    9f2a:	433a      	orrs	r2, r7
    9f2c:	469a      	mov	sl, r3
    9f2e:	1e53      	subs	r3, r2, #1
    9f30:	419a      	sbcs	r2, r3
    9f32:	0dc3      	lsrs	r3, r0, #23
    9f34:	1c10      	adds	r0, r2, #0
    9f36:	4318      	orrs	r0, r3
    9f38:	0264      	lsls	r4, r4, #9
    9f3a:	4320      	orrs	r0, r4
    9f3c:	4680      	mov	r8, r0
    9f3e:	4650      	mov	r0, sl
    9f40:	01c0      	lsls	r0, r0, #7
    9f42:	d50d      	bpl.n	9f60 <__aeabi_dmul+0x370>
    9f44:	4645      	mov	r5, r8
    9f46:	2201      	movs	r2, #1
    9f48:	4656      	mov	r6, sl
    9f4a:	9c04      	ldr	r4, [sp, #16]
    9f4c:	086b      	lsrs	r3, r5, #1
    9f4e:	402a      	ands	r2, r5
    9f50:	431a      	orrs	r2, r3
    9f52:	07f3      	lsls	r3, r6, #31
    9f54:	3401      	adds	r4, #1
    9f56:	431a      	orrs	r2, r3
    9f58:	0876      	lsrs	r6, r6, #1
    9f5a:	9404      	str	r4, [sp, #16]
    9f5c:	4690      	mov	r8, r2
    9f5e:	46b2      	mov	sl, r6
    9f60:	9e04      	ldr	r6, [sp, #16]
    9f62:	4f63      	ldr	r7, [pc, #396]	; (a0f0 <__aeabi_dmul+0x500>)
    9f64:	19f3      	adds	r3, r6, r7
    9f66:	2b00      	cmp	r3, #0
    9f68:	dd61      	ble.n	a02e <__aeabi_dmul+0x43e>
    9f6a:	4640      	mov	r0, r8
    9f6c:	0740      	lsls	r0, r0, #29
    9f6e:	d00b      	beq.n	9f88 <__aeabi_dmul+0x398>
    9f70:	220f      	movs	r2, #15
    9f72:	4644      	mov	r4, r8
    9f74:	4022      	ands	r2, r4
    9f76:	2a04      	cmp	r2, #4
    9f78:	d006      	beq.n	9f88 <__aeabi_dmul+0x398>
    9f7a:	4642      	mov	r2, r8
    9f7c:	3204      	adds	r2, #4
    9f7e:	4542      	cmp	r2, r8
    9f80:	4180      	sbcs	r0, r0
    9f82:	4240      	negs	r0, r0
    9f84:	4482      	add	sl, r0
    9f86:	4690      	mov	r8, r2
    9f88:	4655      	mov	r5, sl
    9f8a:	01ed      	lsls	r5, r5, #7
    9f8c:	d507      	bpl.n	9f9e <__aeabi_dmul+0x3ae>
    9f8e:	4b59      	ldr	r3, [pc, #356]	; (a0f4 <__aeabi_dmul+0x504>)
    9f90:	4656      	mov	r6, sl
    9f92:	9f04      	ldr	r7, [sp, #16]
    9f94:	2080      	movs	r0, #128	; 0x80
    9f96:	401e      	ands	r6, r3
    9f98:	00c0      	lsls	r0, r0, #3
    9f9a:	46b2      	mov	sl, r6
    9f9c:	183b      	adds	r3, r7, r0
    9f9e:	4a56      	ldr	r2, [pc, #344]	; (a0f8 <__aeabi_dmul+0x508>)
    9fa0:	4293      	cmp	r3, r2
    9fa2:	dd00      	ble.n	9fa6 <__aeabi_dmul+0x3b6>
    9fa4:	e6ea      	b.n	9d7c <__aeabi_dmul+0x18c>
    9fa6:	4644      	mov	r4, r8
    9fa8:	4655      	mov	r5, sl
    9faa:	08e2      	lsrs	r2, r4, #3
    9fac:	0768      	lsls	r0, r5, #29
    9fae:	4310      	orrs	r0, r2
    9fb0:	2201      	movs	r2, #1
    9fb2:	026c      	lsls	r4, r5, #9
    9fb4:	055b      	lsls	r3, r3, #21
    9fb6:	400a      	ands	r2, r1
    9fb8:	4680      	mov	r8, r0
    9fba:	0b24      	lsrs	r4, r4, #12
    9fbc:	0d5b      	lsrs	r3, r3, #21
    9fbe:	4691      	mov	r9, r2
    9fc0:	e67b      	b.n	9cba <__aeabi_dmul+0xca>
    9fc2:	46da      	mov	sl, fp
    9fc4:	4690      	mov	r8, r2
    9fc6:	1c1d      	adds	r5, r3, #0
    9fc8:	e669      	b.n	9c9e <__aeabi_dmul+0xae>
    9fca:	2480      	movs	r4, #128	; 0x80
    9fcc:	0324      	lsls	r4, r4, #12
    9fce:	4657      	mov	r7, sl
    9fd0:	4227      	tst	r7, r4
    9fd2:	d11c      	bne.n	a00e <__aeabi_dmul+0x41e>
    9fd4:	433c      	orrs	r4, r7
    9fd6:	0324      	lsls	r4, r4, #12
    9fd8:	0b24      	lsrs	r4, r4, #12
    9fda:	4b48      	ldr	r3, [pc, #288]	; (a0fc <__aeabi_dmul+0x50c>)
    9fdc:	e66d      	b.n	9cba <__aeabi_dmul+0xca>
    9fde:	1c03      	adds	r3, r0, #0
    9fe0:	3b28      	subs	r3, #40	; 0x28
    9fe2:	1c31      	adds	r1, r6, #0
    9fe4:	4099      	lsls	r1, r3
    9fe6:	468b      	mov	fp, r1
    9fe8:	2200      	movs	r2, #0
    9fea:	e6c3      	b.n	9d74 <__aeabi_dmul+0x184>
    9fec:	1c30      	adds	r0, r6, #0
    9fee:	f000 fcf5 	bl	a9dc <__clzsi2>
    9ff2:	3020      	adds	r0, #32
    9ff4:	e6ad      	b.n	9d52 <__aeabi_dmul+0x162>
    9ff6:	3b28      	subs	r3, #40	; 0x28
    9ff8:	1c21      	adds	r1, r4, #0
    9ffa:	4099      	lsls	r1, r3
    9ffc:	2200      	movs	r2, #0
    9ffe:	468a      	mov	sl, r1
    a000:	4690      	mov	r8, r2
    a002:	e68e      	b.n	9d22 <__aeabi_dmul+0x132>
    a004:	1c20      	adds	r0, r4, #0
    a006:	f000 fce9 	bl	a9dc <__clzsi2>
    a00a:	3020      	adds	r0, #32
    a00c:	e678      	b.n	9d00 <__aeabi_dmul+0x110>
    a00e:	4658      	mov	r0, fp
    a010:	4220      	tst	r0, r4
    a012:	d107      	bne.n	a024 <__aeabi_dmul+0x434>
    a014:	4304      	orrs	r4, r0
    a016:	9903      	ldr	r1, [sp, #12]
    a018:	0324      	lsls	r4, r4, #12
    a01a:	0b24      	lsrs	r4, r4, #12
    a01c:	4689      	mov	r9, r1
    a01e:	4690      	mov	r8, r2
    a020:	4b36      	ldr	r3, [pc, #216]	; (a0fc <__aeabi_dmul+0x50c>)
    a022:	e64a      	b.n	9cba <__aeabi_dmul+0xca>
    a024:	433c      	orrs	r4, r7
    a026:	0324      	lsls	r4, r4, #12
    a028:	0b24      	lsrs	r4, r4, #12
    a02a:	4b34      	ldr	r3, [pc, #208]	; (a0fc <__aeabi_dmul+0x50c>)
    a02c:	e645      	b.n	9cba <__aeabi_dmul+0xca>
    a02e:	4b34      	ldr	r3, [pc, #208]	; (a100 <__aeabi_dmul+0x510>)
    a030:	9e04      	ldr	r6, [sp, #16]
    a032:	1b9b      	subs	r3, r3, r6
    a034:	2b38      	cmp	r3, #56	; 0x38
    a036:	dd06      	ble.n	a046 <__aeabi_dmul+0x456>
    a038:	2301      	movs	r3, #1
    a03a:	400b      	ands	r3, r1
    a03c:	2400      	movs	r4, #0
    a03e:	4699      	mov	r9, r3
    a040:	46a0      	mov	r8, r4
    a042:	2300      	movs	r3, #0
    a044:	e639      	b.n	9cba <__aeabi_dmul+0xca>
    a046:	2b1f      	cmp	r3, #31
    a048:	dc25      	bgt.n	a096 <__aeabi_dmul+0x4a6>
    a04a:	9c04      	ldr	r4, [sp, #16]
    a04c:	4d2d      	ldr	r5, [pc, #180]	; (a104 <__aeabi_dmul+0x514>)
    a04e:	4646      	mov	r6, r8
    a050:	1960      	adds	r0, r4, r5
    a052:	4652      	mov	r2, sl
    a054:	4644      	mov	r4, r8
    a056:	4086      	lsls	r6, r0
    a058:	40dc      	lsrs	r4, r3
    a05a:	4082      	lsls	r2, r0
    a05c:	4657      	mov	r7, sl
    a05e:	1c30      	adds	r0, r6, #0
    a060:	4322      	orrs	r2, r4
    a062:	40df      	lsrs	r7, r3
    a064:	1e44      	subs	r4, r0, #1
    a066:	41a0      	sbcs	r0, r4
    a068:	4302      	orrs	r2, r0
    a06a:	1c3b      	adds	r3, r7, #0
    a06c:	0754      	lsls	r4, r2, #29
    a06e:	d009      	beq.n	a084 <__aeabi_dmul+0x494>
    a070:	200f      	movs	r0, #15
    a072:	4010      	ands	r0, r2
    a074:	2804      	cmp	r0, #4
    a076:	d005      	beq.n	a084 <__aeabi_dmul+0x494>
    a078:	1d10      	adds	r0, r2, #4
    a07a:	4290      	cmp	r0, r2
    a07c:	4192      	sbcs	r2, r2
    a07e:	4252      	negs	r2, r2
    a080:	189b      	adds	r3, r3, r2
    a082:	1c02      	adds	r2, r0, #0
    a084:	021d      	lsls	r5, r3, #8
    a086:	d51a      	bpl.n	a0be <__aeabi_dmul+0x4ce>
    a088:	2301      	movs	r3, #1
    a08a:	400b      	ands	r3, r1
    a08c:	2400      	movs	r4, #0
    a08e:	4699      	mov	r9, r3
    a090:	46a0      	mov	r8, r4
    a092:	2301      	movs	r3, #1
    a094:	e611      	b.n	9cba <__aeabi_dmul+0xca>
    a096:	481c      	ldr	r0, [pc, #112]	; (a108 <__aeabi_dmul+0x518>)
    a098:	9c04      	ldr	r4, [sp, #16]
    a09a:	4655      	mov	r5, sl
    a09c:	1b00      	subs	r0, r0, r4
    a09e:	40c5      	lsrs	r5, r0
    a0a0:	1c28      	adds	r0, r5, #0
    a0a2:	2b20      	cmp	r3, #32
    a0a4:	d016      	beq.n	a0d4 <__aeabi_dmul+0x4e4>
    a0a6:	4e19      	ldr	r6, [pc, #100]	; (a10c <__aeabi_dmul+0x51c>)
    a0a8:	4657      	mov	r7, sl
    a0aa:	19a2      	adds	r2, r4, r6
    a0ac:	4097      	lsls	r7, r2
    a0ae:	1c3a      	adds	r2, r7, #0
    a0b0:	4643      	mov	r3, r8
    a0b2:	431a      	orrs	r2, r3
    a0b4:	1e53      	subs	r3, r2, #1
    a0b6:	419a      	sbcs	r2, r3
    a0b8:	4302      	orrs	r2, r0
    a0ba:	2300      	movs	r3, #0
    a0bc:	e7d6      	b.n	a06c <__aeabi_dmul+0x47c>
    a0be:	0758      	lsls	r0, r3, #29
    a0c0:	025b      	lsls	r3, r3, #9
    a0c2:	08d2      	lsrs	r2, r2, #3
    a0c4:	0b1c      	lsrs	r4, r3, #12
    a0c6:	2301      	movs	r3, #1
    a0c8:	400b      	ands	r3, r1
    a0ca:	4310      	orrs	r0, r2
    a0cc:	4699      	mov	r9, r3
    a0ce:	4680      	mov	r8, r0
    a0d0:	2300      	movs	r3, #0
    a0d2:	e5f2      	b.n	9cba <__aeabi_dmul+0xca>
    a0d4:	2200      	movs	r2, #0
    a0d6:	e7eb      	b.n	a0b0 <__aeabi_dmul+0x4c0>
    a0d8:	2480      	movs	r4, #128	; 0x80
    a0da:	0324      	lsls	r4, r4, #12
    a0dc:	4650      	mov	r0, sl
    a0de:	2301      	movs	r3, #1
    a0e0:	4304      	orrs	r4, r0
    a0e2:	4019      	ands	r1, r3
    a0e4:	0324      	lsls	r4, r4, #12
    a0e6:	0b24      	lsrs	r4, r4, #12
    a0e8:	4689      	mov	r9, r1
    a0ea:	4b04      	ldr	r3, [pc, #16]	; (a0fc <__aeabi_dmul+0x50c>)
    a0ec:	e5e5      	b.n	9cba <__aeabi_dmul+0xca>
    a0ee:	46c0      	nop			; (mov r8, r8)
    a0f0:	000003ff 	.word	0x000003ff
    a0f4:	feffffff 	.word	0xfeffffff
    a0f8:	000007fe 	.word	0x000007fe
    a0fc:	000007ff 	.word	0x000007ff
    a100:	fffffc02 	.word	0xfffffc02
    a104:	0000041e 	.word	0x0000041e
    a108:	fffffbe2 	.word	0xfffffbe2
    a10c:	0000043e 	.word	0x0000043e

0000a110 <__aeabi_dsub>:
    a110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a112:	465f      	mov	r7, fp
    a114:	4656      	mov	r6, sl
    a116:	4644      	mov	r4, r8
    a118:	464d      	mov	r5, r9
    a11a:	b4f0      	push	{r4, r5, r6, r7}
    a11c:	030c      	lsls	r4, r1, #12
    a11e:	004d      	lsls	r5, r1, #1
    a120:	0fcf      	lsrs	r7, r1, #31
    a122:	0a61      	lsrs	r1, r4, #9
    a124:	0f44      	lsrs	r4, r0, #29
    a126:	4321      	orrs	r1, r4
    a128:	00c4      	lsls	r4, r0, #3
    a12a:	0318      	lsls	r0, r3, #12
    a12c:	0fde      	lsrs	r6, r3, #31
    a12e:	4680      	mov	r8, r0
    a130:	46b4      	mov	ip, r6
    a132:	4646      	mov	r6, r8
    a134:	0058      	lsls	r0, r3, #1
    a136:	0a76      	lsrs	r6, r6, #9
    a138:	0f53      	lsrs	r3, r2, #29
    a13a:	4333      	orrs	r3, r6
    a13c:	00d6      	lsls	r6, r2, #3
    a13e:	4ad1      	ldr	r2, [pc, #836]	; (a484 <__aeabi_dsub+0x374>)
    a140:	0d6d      	lsrs	r5, r5, #21
    a142:	46ba      	mov	sl, r7
    a144:	0d40      	lsrs	r0, r0, #21
    a146:	46b3      	mov	fp, r6
    a148:	4290      	cmp	r0, r2
    a14a:	d100      	bne.n	a14e <__aeabi_dsub+0x3e>
    a14c:	e0f5      	b.n	a33a <__aeabi_dsub+0x22a>
    a14e:	4662      	mov	r2, ip
    a150:	2601      	movs	r6, #1
    a152:	4072      	eors	r2, r6
    a154:	4694      	mov	ip, r2
    a156:	4567      	cmp	r7, ip
    a158:	d100      	bne.n	a15c <__aeabi_dsub+0x4c>
    a15a:	e0ab      	b.n	a2b4 <__aeabi_dsub+0x1a4>
    a15c:	1a2f      	subs	r7, r5, r0
    a15e:	2f00      	cmp	r7, #0
    a160:	dc00      	bgt.n	a164 <__aeabi_dsub+0x54>
    a162:	e111      	b.n	a388 <__aeabi_dsub+0x278>
    a164:	2800      	cmp	r0, #0
    a166:	d13e      	bne.n	a1e6 <__aeabi_dsub+0xd6>
    a168:	4658      	mov	r0, fp
    a16a:	4318      	orrs	r0, r3
    a16c:	d000      	beq.n	a170 <__aeabi_dsub+0x60>
    a16e:	e0f1      	b.n	a354 <__aeabi_dsub+0x244>
    a170:	0760      	lsls	r0, r4, #29
    a172:	d100      	bne.n	a176 <__aeabi_dsub+0x66>
    a174:	e097      	b.n	a2a6 <__aeabi_dsub+0x196>
    a176:	230f      	movs	r3, #15
    a178:	4023      	ands	r3, r4
    a17a:	2b04      	cmp	r3, #4
    a17c:	d100      	bne.n	a180 <__aeabi_dsub+0x70>
    a17e:	e122      	b.n	a3c6 <__aeabi_dsub+0x2b6>
    a180:	1d22      	adds	r2, r4, #4
    a182:	42a2      	cmp	r2, r4
    a184:	41a4      	sbcs	r4, r4
    a186:	4264      	negs	r4, r4
    a188:	2380      	movs	r3, #128	; 0x80
    a18a:	1909      	adds	r1, r1, r4
    a18c:	041b      	lsls	r3, r3, #16
    a18e:	2701      	movs	r7, #1
    a190:	4650      	mov	r0, sl
    a192:	400b      	ands	r3, r1
    a194:	4007      	ands	r7, r0
    a196:	1c14      	adds	r4, r2, #0
    a198:	2b00      	cmp	r3, #0
    a19a:	d100      	bne.n	a19e <__aeabi_dsub+0x8e>
    a19c:	e079      	b.n	a292 <__aeabi_dsub+0x182>
    a19e:	4bb9      	ldr	r3, [pc, #740]	; (a484 <__aeabi_dsub+0x374>)
    a1a0:	3501      	adds	r5, #1
    a1a2:	429d      	cmp	r5, r3
    a1a4:	d100      	bne.n	a1a8 <__aeabi_dsub+0x98>
    a1a6:	e10b      	b.n	a3c0 <__aeabi_dsub+0x2b0>
    a1a8:	4bb7      	ldr	r3, [pc, #732]	; (a488 <__aeabi_dsub+0x378>)
    a1aa:	08e4      	lsrs	r4, r4, #3
    a1ac:	4019      	ands	r1, r3
    a1ae:	0748      	lsls	r0, r1, #29
    a1b0:	0249      	lsls	r1, r1, #9
    a1b2:	4304      	orrs	r4, r0
    a1b4:	0b0b      	lsrs	r3, r1, #12
    a1b6:	2000      	movs	r0, #0
    a1b8:	2100      	movs	r1, #0
    a1ba:	031b      	lsls	r3, r3, #12
    a1bc:	0b1a      	lsrs	r2, r3, #12
    a1be:	0d0b      	lsrs	r3, r1, #20
    a1c0:	056d      	lsls	r5, r5, #21
    a1c2:	051b      	lsls	r3, r3, #20
    a1c4:	4313      	orrs	r3, r2
    a1c6:	086a      	lsrs	r2, r5, #1
    a1c8:	4db0      	ldr	r5, [pc, #704]	; (a48c <__aeabi_dsub+0x37c>)
    a1ca:	07ff      	lsls	r7, r7, #31
    a1cc:	401d      	ands	r5, r3
    a1ce:	4315      	orrs	r5, r2
    a1d0:	006d      	lsls	r5, r5, #1
    a1d2:	086d      	lsrs	r5, r5, #1
    a1d4:	1c29      	adds	r1, r5, #0
    a1d6:	4339      	orrs	r1, r7
    a1d8:	1c20      	adds	r0, r4, #0
    a1da:	bc3c      	pop	{r2, r3, r4, r5}
    a1dc:	4690      	mov	r8, r2
    a1de:	4699      	mov	r9, r3
    a1e0:	46a2      	mov	sl, r4
    a1e2:	46ab      	mov	fp, r5
    a1e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a1e6:	48a7      	ldr	r0, [pc, #668]	; (a484 <__aeabi_dsub+0x374>)
    a1e8:	4285      	cmp	r5, r0
    a1ea:	d0c1      	beq.n	a170 <__aeabi_dsub+0x60>
    a1ec:	2080      	movs	r0, #128	; 0x80
    a1ee:	0400      	lsls	r0, r0, #16
    a1f0:	4303      	orrs	r3, r0
    a1f2:	2f38      	cmp	r7, #56	; 0x38
    a1f4:	dd00      	ble.n	a1f8 <__aeabi_dsub+0xe8>
    a1f6:	e0fd      	b.n	a3f4 <__aeabi_dsub+0x2e4>
    a1f8:	2f1f      	cmp	r7, #31
    a1fa:	dd00      	ble.n	a1fe <__aeabi_dsub+0xee>
    a1fc:	e131      	b.n	a462 <__aeabi_dsub+0x352>
    a1fe:	2020      	movs	r0, #32
    a200:	1bc0      	subs	r0, r0, r7
    a202:	1c1a      	adds	r2, r3, #0
    a204:	465e      	mov	r6, fp
    a206:	4082      	lsls	r2, r0
    a208:	40fe      	lsrs	r6, r7
    a20a:	4332      	orrs	r2, r6
    a20c:	4694      	mov	ip, r2
    a20e:	465a      	mov	r2, fp
    a210:	4082      	lsls	r2, r0
    a212:	1c10      	adds	r0, r2, #0
    a214:	1e42      	subs	r2, r0, #1
    a216:	4190      	sbcs	r0, r2
    a218:	40fb      	lsrs	r3, r7
    a21a:	4662      	mov	r2, ip
    a21c:	4302      	orrs	r2, r0
    a21e:	1c1f      	adds	r7, r3, #0
    a220:	1aa2      	subs	r2, r4, r2
    a222:	4294      	cmp	r4, r2
    a224:	41a4      	sbcs	r4, r4
    a226:	4264      	negs	r4, r4
    a228:	1bc9      	subs	r1, r1, r7
    a22a:	1b09      	subs	r1, r1, r4
    a22c:	1c14      	adds	r4, r2, #0
    a22e:	020a      	lsls	r2, r1, #8
    a230:	d59e      	bpl.n	a170 <__aeabi_dsub+0x60>
    a232:	0249      	lsls	r1, r1, #9
    a234:	0a4f      	lsrs	r7, r1, #9
    a236:	2f00      	cmp	r7, #0
    a238:	d100      	bne.n	a23c <__aeabi_dsub+0x12c>
    a23a:	e0d6      	b.n	a3ea <__aeabi_dsub+0x2da>
    a23c:	1c38      	adds	r0, r7, #0
    a23e:	f000 fbcd 	bl	a9dc <__clzsi2>
    a242:	1c02      	adds	r2, r0, #0
    a244:	3a08      	subs	r2, #8
    a246:	2a1f      	cmp	r2, #31
    a248:	dd00      	ble.n	a24c <__aeabi_dsub+0x13c>
    a24a:	e0c3      	b.n	a3d4 <__aeabi_dsub+0x2c4>
    a24c:	2128      	movs	r1, #40	; 0x28
    a24e:	1c23      	adds	r3, r4, #0
    a250:	1a09      	subs	r1, r1, r0
    a252:	4097      	lsls	r7, r2
    a254:	40cb      	lsrs	r3, r1
    a256:	431f      	orrs	r7, r3
    a258:	4094      	lsls	r4, r2
    a25a:	4295      	cmp	r5, r2
    a25c:	dd00      	ble.n	a260 <__aeabi_dsub+0x150>
    a25e:	e0c0      	b.n	a3e2 <__aeabi_dsub+0x2d2>
    a260:	1b55      	subs	r5, r2, r5
    a262:	1c69      	adds	r1, r5, #1
    a264:	291f      	cmp	r1, #31
    a266:	dd00      	ble.n	a26a <__aeabi_dsub+0x15a>
    a268:	e0ea      	b.n	a440 <__aeabi_dsub+0x330>
    a26a:	221f      	movs	r2, #31
    a26c:	1b55      	subs	r5, r2, r5
    a26e:	1c3b      	adds	r3, r7, #0
    a270:	1c22      	adds	r2, r4, #0
    a272:	40ab      	lsls	r3, r5
    a274:	40ca      	lsrs	r2, r1
    a276:	40ac      	lsls	r4, r5
    a278:	1e65      	subs	r5, r4, #1
    a27a:	41ac      	sbcs	r4, r5
    a27c:	4313      	orrs	r3, r2
    a27e:	40cf      	lsrs	r7, r1
    a280:	431c      	orrs	r4, r3
    a282:	1c39      	adds	r1, r7, #0
    a284:	2500      	movs	r5, #0
    a286:	e773      	b.n	a170 <__aeabi_dsub+0x60>
    a288:	2180      	movs	r1, #128	; 0x80
    a28a:	4d7e      	ldr	r5, [pc, #504]	; (a484 <__aeabi_dsub+0x374>)
    a28c:	2700      	movs	r7, #0
    a28e:	03c9      	lsls	r1, r1, #15
    a290:	2400      	movs	r4, #0
    a292:	4b7c      	ldr	r3, [pc, #496]	; (a484 <__aeabi_dsub+0x374>)
    a294:	0748      	lsls	r0, r1, #29
    a296:	08e4      	lsrs	r4, r4, #3
    a298:	4304      	orrs	r4, r0
    a29a:	08c9      	lsrs	r1, r1, #3
    a29c:	429d      	cmp	r5, r3
    a29e:	d050      	beq.n	a342 <__aeabi_dsub+0x232>
    a2a0:	0309      	lsls	r1, r1, #12
    a2a2:	0b0b      	lsrs	r3, r1, #12
    a2a4:	e787      	b.n	a1b6 <__aeabi_dsub+0xa6>
    a2a6:	2380      	movs	r3, #128	; 0x80
    a2a8:	041b      	lsls	r3, r3, #16
    a2aa:	2701      	movs	r7, #1
    a2ac:	4652      	mov	r2, sl
    a2ae:	400b      	ands	r3, r1
    a2b0:	4017      	ands	r7, r2
    a2b2:	e771      	b.n	a198 <__aeabi_dsub+0x88>
    a2b4:	1a2a      	subs	r2, r5, r0
    a2b6:	4694      	mov	ip, r2
    a2b8:	2a00      	cmp	r2, #0
    a2ba:	dc00      	bgt.n	a2be <__aeabi_dsub+0x1ae>
    a2bc:	e0a1      	b.n	a402 <__aeabi_dsub+0x2f2>
    a2be:	2800      	cmp	r0, #0
    a2c0:	d054      	beq.n	a36c <__aeabi_dsub+0x25c>
    a2c2:	4870      	ldr	r0, [pc, #448]	; (a484 <__aeabi_dsub+0x374>)
    a2c4:	4285      	cmp	r5, r0
    a2c6:	d100      	bne.n	a2ca <__aeabi_dsub+0x1ba>
    a2c8:	e752      	b.n	a170 <__aeabi_dsub+0x60>
    a2ca:	2080      	movs	r0, #128	; 0x80
    a2cc:	0400      	lsls	r0, r0, #16
    a2ce:	4303      	orrs	r3, r0
    a2d0:	4660      	mov	r0, ip
    a2d2:	2838      	cmp	r0, #56	; 0x38
    a2d4:	dd00      	ble.n	a2d8 <__aeabi_dsub+0x1c8>
    a2d6:	e10e      	b.n	a4f6 <__aeabi_dsub+0x3e6>
    a2d8:	281f      	cmp	r0, #31
    a2da:	dd00      	ble.n	a2de <__aeabi_dsub+0x1ce>
    a2dc:	e157      	b.n	a58e <__aeabi_dsub+0x47e>
    a2de:	4662      	mov	r2, ip
    a2e0:	2020      	movs	r0, #32
    a2e2:	1a80      	subs	r0, r0, r2
    a2e4:	1c1e      	adds	r6, r3, #0
    a2e6:	4086      	lsls	r6, r0
    a2e8:	46b1      	mov	r9, r6
    a2ea:	465e      	mov	r6, fp
    a2ec:	40d6      	lsrs	r6, r2
    a2ee:	464a      	mov	r2, r9
    a2f0:	4332      	orrs	r2, r6
    a2f2:	465e      	mov	r6, fp
    a2f4:	4086      	lsls	r6, r0
    a2f6:	4690      	mov	r8, r2
    a2f8:	1c30      	adds	r0, r6, #0
    a2fa:	1e42      	subs	r2, r0, #1
    a2fc:	4190      	sbcs	r0, r2
    a2fe:	4642      	mov	r2, r8
    a300:	4302      	orrs	r2, r0
    a302:	4660      	mov	r0, ip
    a304:	40c3      	lsrs	r3, r0
    a306:	1912      	adds	r2, r2, r4
    a308:	42a2      	cmp	r2, r4
    a30a:	41a4      	sbcs	r4, r4
    a30c:	4264      	negs	r4, r4
    a30e:	1859      	adds	r1, r3, r1
    a310:	1909      	adds	r1, r1, r4
    a312:	1c14      	adds	r4, r2, #0
    a314:	0208      	lsls	r0, r1, #8
    a316:	d400      	bmi.n	a31a <__aeabi_dsub+0x20a>
    a318:	e72a      	b.n	a170 <__aeabi_dsub+0x60>
    a31a:	4b5a      	ldr	r3, [pc, #360]	; (a484 <__aeabi_dsub+0x374>)
    a31c:	3501      	adds	r5, #1
    a31e:	429d      	cmp	r5, r3
    a320:	d100      	bne.n	a324 <__aeabi_dsub+0x214>
    a322:	e131      	b.n	a588 <__aeabi_dsub+0x478>
    a324:	4b58      	ldr	r3, [pc, #352]	; (a488 <__aeabi_dsub+0x378>)
    a326:	0860      	lsrs	r0, r4, #1
    a328:	4019      	ands	r1, r3
    a32a:	2301      	movs	r3, #1
    a32c:	4023      	ands	r3, r4
    a32e:	1c1c      	adds	r4, r3, #0
    a330:	4304      	orrs	r4, r0
    a332:	07cb      	lsls	r3, r1, #31
    a334:	431c      	orrs	r4, r3
    a336:	0849      	lsrs	r1, r1, #1
    a338:	e71a      	b.n	a170 <__aeabi_dsub+0x60>
    a33a:	431e      	orrs	r6, r3
    a33c:	d000      	beq.n	a340 <__aeabi_dsub+0x230>
    a33e:	e70a      	b.n	a156 <__aeabi_dsub+0x46>
    a340:	e705      	b.n	a14e <__aeabi_dsub+0x3e>
    a342:	1c23      	adds	r3, r4, #0
    a344:	430b      	orrs	r3, r1
    a346:	d03b      	beq.n	a3c0 <__aeabi_dsub+0x2b0>
    a348:	2380      	movs	r3, #128	; 0x80
    a34a:	031b      	lsls	r3, r3, #12
    a34c:	430b      	orrs	r3, r1
    a34e:	031b      	lsls	r3, r3, #12
    a350:	0b1b      	lsrs	r3, r3, #12
    a352:	e730      	b.n	a1b6 <__aeabi_dsub+0xa6>
    a354:	3f01      	subs	r7, #1
    a356:	2f00      	cmp	r7, #0
    a358:	d16d      	bne.n	a436 <__aeabi_dsub+0x326>
    a35a:	465e      	mov	r6, fp
    a35c:	1ba2      	subs	r2, r4, r6
    a35e:	4294      	cmp	r4, r2
    a360:	41a4      	sbcs	r4, r4
    a362:	4264      	negs	r4, r4
    a364:	1ac9      	subs	r1, r1, r3
    a366:	1b09      	subs	r1, r1, r4
    a368:	1c14      	adds	r4, r2, #0
    a36a:	e760      	b.n	a22e <__aeabi_dsub+0x11e>
    a36c:	4658      	mov	r0, fp
    a36e:	4318      	orrs	r0, r3
    a370:	d100      	bne.n	a374 <__aeabi_dsub+0x264>
    a372:	e6fd      	b.n	a170 <__aeabi_dsub+0x60>
    a374:	2601      	movs	r6, #1
    a376:	4276      	negs	r6, r6
    a378:	44b4      	add	ip, r6
    a37a:	4660      	mov	r0, ip
    a37c:	2800      	cmp	r0, #0
    a37e:	d000      	beq.n	a382 <__aeabi_dsub+0x272>
    a380:	e0d0      	b.n	a524 <__aeabi_dsub+0x414>
    a382:	465e      	mov	r6, fp
    a384:	1932      	adds	r2, r6, r4
    a386:	e7bf      	b.n	a308 <__aeabi_dsub+0x1f8>
    a388:	2f00      	cmp	r7, #0
    a38a:	d000      	beq.n	a38e <__aeabi_dsub+0x27e>
    a38c:	e080      	b.n	a490 <__aeabi_dsub+0x380>
    a38e:	1c68      	adds	r0, r5, #1
    a390:	0540      	lsls	r0, r0, #21
    a392:	0d40      	lsrs	r0, r0, #21
    a394:	2801      	cmp	r0, #1
    a396:	dc00      	bgt.n	a39a <__aeabi_dsub+0x28a>
    a398:	e0e8      	b.n	a56c <__aeabi_dsub+0x45c>
    a39a:	465a      	mov	r2, fp
    a39c:	1aa2      	subs	r2, r4, r2
    a39e:	4294      	cmp	r4, r2
    a3a0:	41bf      	sbcs	r7, r7
    a3a2:	1ac8      	subs	r0, r1, r3
    a3a4:	427f      	negs	r7, r7
    a3a6:	1bc7      	subs	r7, r0, r7
    a3a8:	023e      	lsls	r6, r7, #8
    a3aa:	d400      	bmi.n	a3ae <__aeabi_dsub+0x29e>
    a3ac:	e098      	b.n	a4e0 <__aeabi_dsub+0x3d0>
    a3ae:	4658      	mov	r0, fp
    a3b0:	1b04      	subs	r4, r0, r4
    a3b2:	45a3      	cmp	fp, r4
    a3b4:	4192      	sbcs	r2, r2
    a3b6:	1a59      	subs	r1, r3, r1
    a3b8:	4252      	negs	r2, r2
    a3ba:	1a8f      	subs	r7, r1, r2
    a3bc:	46e2      	mov	sl, ip
    a3be:	e73a      	b.n	a236 <__aeabi_dsub+0x126>
    a3c0:	2300      	movs	r3, #0
    a3c2:	2400      	movs	r4, #0
    a3c4:	e6f7      	b.n	a1b6 <__aeabi_dsub+0xa6>
    a3c6:	2380      	movs	r3, #128	; 0x80
    a3c8:	041b      	lsls	r3, r3, #16
    a3ca:	2701      	movs	r7, #1
    a3cc:	4656      	mov	r6, sl
    a3ce:	400b      	ands	r3, r1
    a3d0:	4037      	ands	r7, r6
    a3d2:	e6e1      	b.n	a198 <__aeabi_dsub+0x88>
    a3d4:	1c27      	adds	r7, r4, #0
    a3d6:	3828      	subs	r0, #40	; 0x28
    a3d8:	4087      	lsls	r7, r0
    a3da:	2400      	movs	r4, #0
    a3dc:	4295      	cmp	r5, r2
    a3de:	dc00      	bgt.n	a3e2 <__aeabi_dsub+0x2d2>
    a3e0:	e73e      	b.n	a260 <__aeabi_dsub+0x150>
    a3e2:	4929      	ldr	r1, [pc, #164]	; (a488 <__aeabi_dsub+0x378>)
    a3e4:	1aad      	subs	r5, r5, r2
    a3e6:	4039      	ands	r1, r7
    a3e8:	e6c2      	b.n	a170 <__aeabi_dsub+0x60>
    a3ea:	1c20      	adds	r0, r4, #0
    a3ec:	f000 faf6 	bl	a9dc <__clzsi2>
    a3f0:	3020      	adds	r0, #32
    a3f2:	e726      	b.n	a242 <__aeabi_dsub+0x132>
    a3f4:	465a      	mov	r2, fp
    a3f6:	431a      	orrs	r2, r3
    a3f8:	1e53      	subs	r3, r2, #1
    a3fa:	419a      	sbcs	r2, r3
    a3fc:	b2d2      	uxtb	r2, r2
    a3fe:	2700      	movs	r7, #0
    a400:	e70e      	b.n	a220 <__aeabi_dsub+0x110>
    a402:	2a00      	cmp	r2, #0
    a404:	d000      	beq.n	a408 <__aeabi_dsub+0x2f8>
    a406:	e0de      	b.n	a5c6 <__aeabi_dsub+0x4b6>
    a408:	1c68      	adds	r0, r5, #1
    a40a:	0546      	lsls	r6, r0, #21
    a40c:	0d76      	lsrs	r6, r6, #21
    a40e:	2e01      	cmp	r6, #1
    a410:	dc00      	bgt.n	a414 <__aeabi_dsub+0x304>
    a412:	e090      	b.n	a536 <__aeabi_dsub+0x426>
    a414:	4d1b      	ldr	r5, [pc, #108]	; (a484 <__aeabi_dsub+0x374>)
    a416:	42a8      	cmp	r0, r5
    a418:	d100      	bne.n	a41c <__aeabi_dsub+0x30c>
    a41a:	e0f5      	b.n	a608 <__aeabi_dsub+0x4f8>
    a41c:	465e      	mov	r6, fp
    a41e:	1932      	adds	r2, r6, r4
    a420:	42a2      	cmp	r2, r4
    a422:	41a4      	sbcs	r4, r4
    a424:	4264      	negs	r4, r4
    a426:	1859      	adds	r1, r3, r1
    a428:	1909      	adds	r1, r1, r4
    a42a:	07cc      	lsls	r4, r1, #31
    a42c:	0852      	lsrs	r2, r2, #1
    a42e:	4314      	orrs	r4, r2
    a430:	0849      	lsrs	r1, r1, #1
    a432:	1c05      	adds	r5, r0, #0
    a434:	e69c      	b.n	a170 <__aeabi_dsub+0x60>
    a436:	4813      	ldr	r0, [pc, #76]	; (a484 <__aeabi_dsub+0x374>)
    a438:	4285      	cmp	r5, r0
    a43a:	d000      	beq.n	a43e <__aeabi_dsub+0x32e>
    a43c:	e6d9      	b.n	a1f2 <__aeabi_dsub+0xe2>
    a43e:	e697      	b.n	a170 <__aeabi_dsub+0x60>
    a440:	1c2b      	adds	r3, r5, #0
    a442:	3b1f      	subs	r3, #31
    a444:	1c3e      	adds	r6, r7, #0
    a446:	40de      	lsrs	r6, r3
    a448:	1c33      	adds	r3, r6, #0
    a44a:	2920      	cmp	r1, #32
    a44c:	d06f      	beq.n	a52e <__aeabi_dsub+0x41e>
    a44e:	223f      	movs	r2, #63	; 0x3f
    a450:	1b55      	subs	r5, r2, r5
    a452:	40af      	lsls	r7, r5
    a454:	433c      	orrs	r4, r7
    a456:	1e60      	subs	r0, r4, #1
    a458:	4184      	sbcs	r4, r0
    a45a:	431c      	orrs	r4, r3
    a45c:	2100      	movs	r1, #0
    a45e:	2500      	movs	r5, #0
    a460:	e686      	b.n	a170 <__aeabi_dsub+0x60>
    a462:	1c38      	adds	r0, r7, #0
    a464:	3820      	subs	r0, #32
    a466:	1c1e      	adds	r6, r3, #0
    a468:	40c6      	lsrs	r6, r0
    a46a:	1c30      	adds	r0, r6, #0
    a46c:	2f20      	cmp	r7, #32
    a46e:	d060      	beq.n	a532 <__aeabi_dsub+0x422>
    a470:	2240      	movs	r2, #64	; 0x40
    a472:	1bd7      	subs	r7, r2, r7
    a474:	40bb      	lsls	r3, r7
    a476:	465a      	mov	r2, fp
    a478:	431a      	orrs	r2, r3
    a47a:	1e53      	subs	r3, r2, #1
    a47c:	419a      	sbcs	r2, r3
    a47e:	4302      	orrs	r2, r0
    a480:	2700      	movs	r7, #0
    a482:	e6cd      	b.n	a220 <__aeabi_dsub+0x110>
    a484:	000007ff 	.word	0x000007ff
    a488:	ff7fffff 	.word	0xff7fffff
    a48c:	800fffff 	.word	0x800fffff
    a490:	2d00      	cmp	r5, #0
    a492:	d037      	beq.n	a504 <__aeabi_dsub+0x3f4>
    a494:	4db6      	ldr	r5, [pc, #728]	; (a770 <__aeabi_dsub+0x660>)
    a496:	42a8      	cmp	r0, r5
    a498:	d100      	bne.n	a49c <__aeabi_dsub+0x38c>
    a49a:	e08f      	b.n	a5bc <__aeabi_dsub+0x4ac>
    a49c:	2580      	movs	r5, #128	; 0x80
    a49e:	042d      	lsls	r5, r5, #16
    a4a0:	427f      	negs	r7, r7
    a4a2:	4329      	orrs	r1, r5
    a4a4:	2f38      	cmp	r7, #56	; 0x38
    a4a6:	dd00      	ble.n	a4aa <__aeabi_dsub+0x39a>
    a4a8:	e0a8      	b.n	a5fc <__aeabi_dsub+0x4ec>
    a4aa:	2f1f      	cmp	r7, #31
    a4ac:	dd00      	ble.n	a4b0 <__aeabi_dsub+0x3a0>
    a4ae:	e124      	b.n	a6fa <__aeabi_dsub+0x5ea>
    a4b0:	2520      	movs	r5, #32
    a4b2:	1bed      	subs	r5, r5, r7
    a4b4:	1c0e      	adds	r6, r1, #0
    a4b6:	40ae      	lsls	r6, r5
    a4b8:	46b0      	mov	r8, r6
    a4ba:	1c26      	adds	r6, r4, #0
    a4bc:	40fe      	lsrs	r6, r7
    a4be:	4642      	mov	r2, r8
    a4c0:	40ac      	lsls	r4, r5
    a4c2:	4316      	orrs	r6, r2
    a4c4:	1e65      	subs	r5, r4, #1
    a4c6:	41ac      	sbcs	r4, r5
    a4c8:	4334      	orrs	r4, r6
    a4ca:	40f9      	lsrs	r1, r7
    a4cc:	465a      	mov	r2, fp
    a4ce:	1b14      	subs	r4, r2, r4
    a4d0:	45a3      	cmp	fp, r4
    a4d2:	4192      	sbcs	r2, r2
    a4d4:	1a5b      	subs	r3, r3, r1
    a4d6:	4252      	negs	r2, r2
    a4d8:	1a99      	subs	r1, r3, r2
    a4da:	1c05      	adds	r5, r0, #0
    a4dc:	46e2      	mov	sl, ip
    a4de:	e6a6      	b.n	a22e <__aeabi_dsub+0x11e>
    a4e0:	1c13      	adds	r3, r2, #0
    a4e2:	433b      	orrs	r3, r7
    a4e4:	1c14      	adds	r4, r2, #0
    a4e6:	2b00      	cmp	r3, #0
    a4e8:	d000      	beq.n	a4ec <__aeabi_dsub+0x3dc>
    a4ea:	e6a4      	b.n	a236 <__aeabi_dsub+0x126>
    a4ec:	2700      	movs	r7, #0
    a4ee:	2100      	movs	r1, #0
    a4f0:	2500      	movs	r5, #0
    a4f2:	2400      	movs	r4, #0
    a4f4:	e6cd      	b.n	a292 <__aeabi_dsub+0x182>
    a4f6:	465a      	mov	r2, fp
    a4f8:	431a      	orrs	r2, r3
    a4fa:	1e53      	subs	r3, r2, #1
    a4fc:	419a      	sbcs	r2, r3
    a4fe:	b2d2      	uxtb	r2, r2
    a500:	2300      	movs	r3, #0
    a502:	e700      	b.n	a306 <__aeabi_dsub+0x1f6>
    a504:	1c0d      	adds	r5, r1, #0
    a506:	4325      	orrs	r5, r4
    a508:	d058      	beq.n	a5bc <__aeabi_dsub+0x4ac>
    a50a:	43ff      	mvns	r7, r7
    a50c:	2f00      	cmp	r7, #0
    a50e:	d151      	bne.n	a5b4 <__aeabi_dsub+0x4a4>
    a510:	465a      	mov	r2, fp
    a512:	1b14      	subs	r4, r2, r4
    a514:	45a3      	cmp	fp, r4
    a516:	4192      	sbcs	r2, r2
    a518:	1a59      	subs	r1, r3, r1
    a51a:	4252      	negs	r2, r2
    a51c:	1a89      	subs	r1, r1, r2
    a51e:	1c05      	adds	r5, r0, #0
    a520:	46e2      	mov	sl, ip
    a522:	e684      	b.n	a22e <__aeabi_dsub+0x11e>
    a524:	4892      	ldr	r0, [pc, #584]	; (a770 <__aeabi_dsub+0x660>)
    a526:	4285      	cmp	r5, r0
    a528:	d000      	beq.n	a52c <__aeabi_dsub+0x41c>
    a52a:	e6d1      	b.n	a2d0 <__aeabi_dsub+0x1c0>
    a52c:	e620      	b.n	a170 <__aeabi_dsub+0x60>
    a52e:	2700      	movs	r7, #0
    a530:	e790      	b.n	a454 <__aeabi_dsub+0x344>
    a532:	2300      	movs	r3, #0
    a534:	e79f      	b.n	a476 <__aeabi_dsub+0x366>
    a536:	1c08      	adds	r0, r1, #0
    a538:	4320      	orrs	r0, r4
    a53a:	2d00      	cmp	r5, #0
    a53c:	d000      	beq.n	a540 <__aeabi_dsub+0x430>
    a53e:	e0c2      	b.n	a6c6 <__aeabi_dsub+0x5b6>
    a540:	2800      	cmp	r0, #0
    a542:	d100      	bne.n	a546 <__aeabi_dsub+0x436>
    a544:	e0ef      	b.n	a726 <__aeabi_dsub+0x616>
    a546:	4658      	mov	r0, fp
    a548:	4318      	orrs	r0, r3
    a54a:	d100      	bne.n	a54e <__aeabi_dsub+0x43e>
    a54c:	e610      	b.n	a170 <__aeabi_dsub+0x60>
    a54e:	4658      	mov	r0, fp
    a550:	1902      	adds	r2, r0, r4
    a552:	42a2      	cmp	r2, r4
    a554:	41a4      	sbcs	r4, r4
    a556:	4264      	negs	r4, r4
    a558:	1859      	adds	r1, r3, r1
    a55a:	1909      	adds	r1, r1, r4
    a55c:	1c14      	adds	r4, r2, #0
    a55e:	020a      	lsls	r2, r1, #8
    a560:	d400      	bmi.n	a564 <__aeabi_dsub+0x454>
    a562:	e605      	b.n	a170 <__aeabi_dsub+0x60>
    a564:	4b83      	ldr	r3, [pc, #524]	; (a774 <__aeabi_dsub+0x664>)
    a566:	2501      	movs	r5, #1
    a568:	4019      	ands	r1, r3
    a56a:	e601      	b.n	a170 <__aeabi_dsub+0x60>
    a56c:	1c08      	adds	r0, r1, #0
    a56e:	4320      	orrs	r0, r4
    a570:	2d00      	cmp	r5, #0
    a572:	d138      	bne.n	a5e6 <__aeabi_dsub+0x4d6>
    a574:	2800      	cmp	r0, #0
    a576:	d16f      	bne.n	a658 <__aeabi_dsub+0x548>
    a578:	4659      	mov	r1, fp
    a57a:	4319      	orrs	r1, r3
    a57c:	d003      	beq.n	a586 <__aeabi_dsub+0x476>
    a57e:	1c19      	adds	r1, r3, #0
    a580:	465c      	mov	r4, fp
    a582:	46e2      	mov	sl, ip
    a584:	e5f4      	b.n	a170 <__aeabi_dsub+0x60>
    a586:	2700      	movs	r7, #0
    a588:	2100      	movs	r1, #0
    a58a:	2400      	movs	r4, #0
    a58c:	e681      	b.n	a292 <__aeabi_dsub+0x182>
    a58e:	4660      	mov	r0, ip
    a590:	3820      	subs	r0, #32
    a592:	1c1a      	adds	r2, r3, #0
    a594:	40c2      	lsrs	r2, r0
    a596:	4666      	mov	r6, ip
    a598:	1c10      	adds	r0, r2, #0
    a59a:	2e20      	cmp	r6, #32
    a59c:	d100      	bne.n	a5a0 <__aeabi_dsub+0x490>
    a59e:	e0aa      	b.n	a6f6 <__aeabi_dsub+0x5e6>
    a5a0:	2240      	movs	r2, #64	; 0x40
    a5a2:	1b92      	subs	r2, r2, r6
    a5a4:	4093      	lsls	r3, r2
    a5a6:	465a      	mov	r2, fp
    a5a8:	431a      	orrs	r2, r3
    a5aa:	1e53      	subs	r3, r2, #1
    a5ac:	419a      	sbcs	r2, r3
    a5ae:	4302      	orrs	r2, r0
    a5b0:	2300      	movs	r3, #0
    a5b2:	e6a8      	b.n	a306 <__aeabi_dsub+0x1f6>
    a5b4:	4d6e      	ldr	r5, [pc, #440]	; (a770 <__aeabi_dsub+0x660>)
    a5b6:	42a8      	cmp	r0, r5
    a5b8:	d000      	beq.n	a5bc <__aeabi_dsub+0x4ac>
    a5ba:	e773      	b.n	a4a4 <__aeabi_dsub+0x394>
    a5bc:	1c19      	adds	r1, r3, #0
    a5be:	465c      	mov	r4, fp
    a5c0:	1c05      	adds	r5, r0, #0
    a5c2:	46e2      	mov	sl, ip
    a5c4:	e5d4      	b.n	a170 <__aeabi_dsub+0x60>
    a5c6:	2d00      	cmp	r5, #0
    a5c8:	d122      	bne.n	a610 <__aeabi_dsub+0x500>
    a5ca:	1c0d      	adds	r5, r1, #0
    a5cc:	4325      	orrs	r5, r4
    a5ce:	d076      	beq.n	a6be <__aeabi_dsub+0x5ae>
    a5d0:	43d5      	mvns	r5, r2
    a5d2:	2d00      	cmp	r5, #0
    a5d4:	d170      	bne.n	a6b8 <__aeabi_dsub+0x5a8>
    a5d6:	445c      	add	r4, fp
    a5d8:	455c      	cmp	r4, fp
    a5da:	4192      	sbcs	r2, r2
    a5dc:	1859      	adds	r1, r3, r1
    a5de:	4252      	negs	r2, r2
    a5e0:	1889      	adds	r1, r1, r2
    a5e2:	1c05      	adds	r5, r0, #0
    a5e4:	e696      	b.n	a314 <__aeabi_dsub+0x204>
    a5e6:	2800      	cmp	r0, #0
    a5e8:	d14c      	bne.n	a684 <__aeabi_dsub+0x574>
    a5ea:	4659      	mov	r1, fp
    a5ec:	4319      	orrs	r1, r3
    a5ee:	d100      	bne.n	a5f2 <__aeabi_dsub+0x4e2>
    a5f0:	e64a      	b.n	a288 <__aeabi_dsub+0x178>
    a5f2:	1c19      	adds	r1, r3, #0
    a5f4:	465c      	mov	r4, fp
    a5f6:	46e2      	mov	sl, ip
    a5f8:	4d5d      	ldr	r5, [pc, #372]	; (a770 <__aeabi_dsub+0x660>)
    a5fa:	e5b9      	b.n	a170 <__aeabi_dsub+0x60>
    a5fc:	430c      	orrs	r4, r1
    a5fe:	1e61      	subs	r1, r4, #1
    a600:	418c      	sbcs	r4, r1
    a602:	b2e4      	uxtb	r4, r4
    a604:	2100      	movs	r1, #0
    a606:	e761      	b.n	a4cc <__aeabi_dsub+0x3bc>
    a608:	1c05      	adds	r5, r0, #0
    a60a:	2100      	movs	r1, #0
    a60c:	2400      	movs	r4, #0
    a60e:	e640      	b.n	a292 <__aeabi_dsub+0x182>
    a610:	4d57      	ldr	r5, [pc, #348]	; (a770 <__aeabi_dsub+0x660>)
    a612:	42a8      	cmp	r0, r5
    a614:	d053      	beq.n	a6be <__aeabi_dsub+0x5ae>
    a616:	4255      	negs	r5, r2
    a618:	2280      	movs	r2, #128	; 0x80
    a61a:	0416      	lsls	r6, r2, #16
    a61c:	4331      	orrs	r1, r6
    a61e:	2d38      	cmp	r5, #56	; 0x38
    a620:	dc7b      	bgt.n	a71a <__aeabi_dsub+0x60a>
    a622:	2d1f      	cmp	r5, #31
    a624:	dd00      	ble.n	a628 <__aeabi_dsub+0x518>
    a626:	e08c      	b.n	a742 <__aeabi_dsub+0x632>
    a628:	2220      	movs	r2, #32
    a62a:	1b56      	subs	r6, r2, r5
    a62c:	1c0a      	adds	r2, r1, #0
    a62e:	46b4      	mov	ip, r6
    a630:	40b2      	lsls	r2, r6
    a632:	1c26      	adds	r6, r4, #0
    a634:	40ee      	lsrs	r6, r5
    a636:	4332      	orrs	r2, r6
    a638:	4690      	mov	r8, r2
    a63a:	4662      	mov	r2, ip
    a63c:	4094      	lsls	r4, r2
    a63e:	1e66      	subs	r6, r4, #1
    a640:	41b4      	sbcs	r4, r6
    a642:	4642      	mov	r2, r8
    a644:	4314      	orrs	r4, r2
    a646:	40e9      	lsrs	r1, r5
    a648:	445c      	add	r4, fp
    a64a:	455c      	cmp	r4, fp
    a64c:	4192      	sbcs	r2, r2
    a64e:	18cb      	adds	r3, r1, r3
    a650:	4252      	negs	r2, r2
    a652:	1899      	adds	r1, r3, r2
    a654:	1c05      	adds	r5, r0, #0
    a656:	e65d      	b.n	a314 <__aeabi_dsub+0x204>
    a658:	4658      	mov	r0, fp
    a65a:	4318      	orrs	r0, r3
    a65c:	d100      	bne.n	a660 <__aeabi_dsub+0x550>
    a65e:	e587      	b.n	a170 <__aeabi_dsub+0x60>
    a660:	465e      	mov	r6, fp
    a662:	1ba7      	subs	r7, r4, r6
    a664:	42bc      	cmp	r4, r7
    a666:	4192      	sbcs	r2, r2
    a668:	1ac8      	subs	r0, r1, r3
    a66a:	4252      	negs	r2, r2
    a66c:	1a80      	subs	r0, r0, r2
    a66e:	0206      	lsls	r6, r0, #8
    a670:	d560      	bpl.n	a734 <__aeabi_dsub+0x624>
    a672:	4658      	mov	r0, fp
    a674:	1b04      	subs	r4, r0, r4
    a676:	45a3      	cmp	fp, r4
    a678:	4192      	sbcs	r2, r2
    a67a:	1a59      	subs	r1, r3, r1
    a67c:	4252      	negs	r2, r2
    a67e:	1a89      	subs	r1, r1, r2
    a680:	46e2      	mov	sl, ip
    a682:	e575      	b.n	a170 <__aeabi_dsub+0x60>
    a684:	4658      	mov	r0, fp
    a686:	4318      	orrs	r0, r3
    a688:	d033      	beq.n	a6f2 <__aeabi_dsub+0x5e2>
    a68a:	0748      	lsls	r0, r1, #29
    a68c:	08e4      	lsrs	r4, r4, #3
    a68e:	4304      	orrs	r4, r0
    a690:	2080      	movs	r0, #128	; 0x80
    a692:	08c9      	lsrs	r1, r1, #3
    a694:	0300      	lsls	r0, r0, #12
    a696:	4201      	tst	r1, r0
    a698:	d008      	beq.n	a6ac <__aeabi_dsub+0x59c>
    a69a:	08dd      	lsrs	r5, r3, #3
    a69c:	4205      	tst	r5, r0
    a69e:	d105      	bne.n	a6ac <__aeabi_dsub+0x59c>
    a6a0:	4659      	mov	r1, fp
    a6a2:	08ca      	lsrs	r2, r1, #3
    a6a4:	075c      	lsls	r4, r3, #29
    a6a6:	4314      	orrs	r4, r2
    a6a8:	1c29      	adds	r1, r5, #0
    a6aa:	46e2      	mov	sl, ip
    a6ac:	0f63      	lsrs	r3, r4, #29
    a6ae:	00c9      	lsls	r1, r1, #3
    a6b0:	4319      	orrs	r1, r3
    a6b2:	00e4      	lsls	r4, r4, #3
    a6b4:	4d2e      	ldr	r5, [pc, #184]	; (a770 <__aeabi_dsub+0x660>)
    a6b6:	e55b      	b.n	a170 <__aeabi_dsub+0x60>
    a6b8:	4a2d      	ldr	r2, [pc, #180]	; (a770 <__aeabi_dsub+0x660>)
    a6ba:	4290      	cmp	r0, r2
    a6bc:	d1af      	bne.n	a61e <__aeabi_dsub+0x50e>
    a6be:	1c19      	adds	r1, r3, #0
    a6c0:	465c      	mov	r4, fp
    a6c2:	1c05      	adds	r5, r0, #0
    a6c4:	e554      	b.n	a170 <__aeabi_dsub+0x60>
    a6c6:	2800      	cmp	r0, #0
    a6c8:	d030      	beq.n	a72c <__aeabi_dsub+0x61c>
    a6ca:	4658      	mov	r0, fp
    a6cc:	4318      	orrs	r0, r3
    a6ce:	d010      	beq.n	a6f2 <__aeabi_dsub+0x5e2>
    a6d0:	2580      	movs	r5, #128	; 0x80
    a6d2:	0748      	lsls	r0, r1, #29
    a6d4:	08e4      	lsrs	r4, r4, #3
    a6d6:	08c9      	lsrs	r1, r1, #3
    a6d8:	032d      	lsls	r5, r5, #12
    a6da:	4304      	orrs	r4, r0
    a6dc:	4229      	tst	r1, r5
    a6de:	d0e5      	beq.n	a6ac <__aeabi_dsub+0x59c>
    a6e0:	08d8      	lsrs	r0, r3, #3
    a6e2:	4228      	tst	r0, r5
    a6e4:	d1e2      	bne.n	a6ac <__aeabi_dsub+0x59c>
    a6e6:	465d      	mov	r5, fp
    a6e8:	08ea      	lsrs	r2, r5, #3
    a6ea:	075c      	lsls	r4, r3, #29
    a6ec:	4314      	orrs	r4, r2
    a6ee:	1c01      	adds	r1, r0, #0
    a6f0:	e7dc      	b.n	a6ac <__aeabi_dsub+0x59c>
    a6f2:	4d1f      	ldr	r5, [pc, #124]	; (a770 <__aeabi_dsub+0x660>)
    a6f4:	e53c      	b.n	a170 <__aeabi_dsub+0x60>
    a6f6:	2300      	movs	r3, #0
    a6f8:	e755      	b.n	a5a6 <__aeabi_dsub+0x496>
    a6fa:	1c3d      	adds	r5, r7, #0
    a6fc:	3d20      	subs	r5, #32
    a6fe:	1c0e      	adds	r6, r1, #0
    a700:	40ee      	lsrs	r6, r5
    a702:	1c35      	adds	r5, r6, #0
    a704:	2f20      	cmp	r7, #32
    a706:	d02e      	beq.n	a766 <__aeabi_dsub+0x656>
    a708:	2640      	movs	r6, #64	; 0x40
    a70a:	1bf7      	subs	r7, r6, r7
    a70c:	40b9      	lsls	r1, r7
    a70e:	430c      	orrs	r4, r1
    a710:	1e61      	subs	r1, r4, #1
    a712:	418c      	sbcs	r4, r1
    a714:	432c      	orrs	r4, r5
    a716:	2100      	movs	r1, #0
    a718:	e6d8      	b.n	a4cc <__aeabi_dsub+0x3bc>
    a71a:	430c      	orrs	r4, r1
    a71c:	1e61      	subs	r1, r4, #1
    a71e:	418c      	sbcs	r4, r1
    a720:	b2e4      	uxtb	r4, r4
    a722:	2100      	movs	r1, #0
    a724:	e790      	b.n	a648 <__aeabi_dsub+0x538>
    a726:	1c19      	adds	r1, r3, #0
    a728:	465c      	mov	r4, fp
    a72a:	e521      	b.n	a170 <__aeabi_dsub+0x60>
    a72c:	1c19      	adds	r1, r3, #0
    a72e:	465c      	mov	r4, fp
    a730:	4d0f      	ldr	r5, [pc, #60]	; (a770 <__aeabi_dsub+0x660>)
    a732:	e51d      	b.n	a170 <__aeabi_dsub+0x60>
    a734:	1c03      	adds	r3, r0, #0
    a736:	433b      	orrs	r3, r7
    a738:	d100      	bne.n	a73c <__aeabi_dsub+0x62c>
    a73a:	e724      	b.n	a586 <__aeabi_dsub+0x476>
    a73c:	1c01      	adds	r1, r0, #0
    a73e:	1c3c      	adds	r4, r7, #0
    a740:	e516      	b.n	a170 <__aeabi_dsub+0x60>
    a742:	2620      	movs	r6, #32
    a744:	4276      	negs	r6, r6
    a746:	1976      	adds	r6, r6, r5
    a748:	1c0a      	adds	r2, r1, #0
    a74a:	40f2      	lsrs	r2, r6
    a74c:	4690      	mov	r8, r2
    a74e:	2d20      	cmp	r5, #32
    a750:	d00b      	beq.n	a76a <__aeabi_dsub+0x65a>
    a752:	2640      	movs	r6, #64	; 0x40
    a754:	1b75      	subs	r5, r6, r5
    a756:	40a9      	lsls	r1, r5
    a758:	430c      	orrs	r4, r1
    a75a:	1e61      	subs	r1, r4, #1
    a75c:	418c      	sbcs	r4, r1
    a75e:	4645      	mov	r5, r8
    a760:	432c      	orrs	r4, r5
    a762:	2100      	movs	r1, #0
    a764:	e770      	b.n	a648 <__aeabi_dsub+0x538>
    a766:	2100      	movs	r1, #0
    a768:	e7d1      	b.n	a70e <__aeabi_dsub+0x5fe>
    a76a:	2100      	movs	r1, #0
    a76c:	e7f4      	b.n	a758 <__aeabi_dsub+0x648>
    a76e:	46c0      	nop			; (mov r8, r8)
    a770:	000007ff 	.word	0x000007ff
    a774:	ff7fffff 	.word	0xff7fffff

0000a778 <__aeabi_d2iz>:
    a778:	b570      	push	{r4, r5, r6, lr}
    a77a:	1c0b      	adds	r3, r1, #0
    a77c:	4c12      	ldr	r4, [pc, #72]	; (a7c8 <__aeabi_d2iz+0x50>)
    a77e:	0309      	lsls	r1, r1, #12
    a780:	0b0e      	lsrs	r6, r1, #12
    a782:	0059      	lsls	r1, r3, #1
    a784:	1c02      	adds	r2, r0, #0
    a786:	0d49      	lsrs	r1, r1, #21
    a788:	0fdd      	lsrs	r5, r3, #31
    a78a:	2000      	movs	r0, #0
    a78c:	42a1      	cmp	r1, r4
    a78e:	dd11      	ble.n	a7b4 <__aeabi_d2iz+0x3c>
    a790:	480e      	ldr	r0, [pc, #56]	; (a7cc <__aeabi_d2iz+0x54>)
    a792:	4281      	cmp	r1, r0
    a794:	dc0f      	bgt.n	a7b6 <__aeabi_d2iz+0x3e>
    a796:	2080      	movs	r0, #128	; 0x80
    a798:	0340      	lsls	r0, r0, #13
    a79a:	4306      	orrs	r6, r0
    a79c:	480c      	ldr	r0, [pc, #48]	; (a7d0 <__aeabi_d2iz+0x58>)
    a79e:	1a40      	subs	r0, r0, r1
    a7a0:	281f      	cmp	r0, #31
    a7a2:	dd0b      	ble.n	a7bc <__aeabi_d2iz+0x44>
    a7a4:	4a0b      	ldr	r2, [pc, #44]	; (a7d4 <__aeabi_d2iz+0x5c>)
    a7a6:	1a52      	subs	r2, r2, r1
    a7a8:	40d6      	lsrs	r6, r2
    a7aa:	1c32      	adds	r2, r6, #0
    a7ac:	4250      	negs	r0, r2
    a7ae:	2d00      	cmp	r5, #0
    a7b0:	d100      	bne.n	a7b4 <__aeabi_d2iz+0x3c>
    a7b2:	1c10      	adds	r0, r2, #0
    a7b4:	bd70      	pop	{r4, r5, r6, pc}
    a7b6:	4b08      	ldr	r3, [pc, #32]	; (a7d8 <__aeabi_d2iz+0x60>)
    a7b8:	18e8      	adds	r0, r5, r3
    a7ba:	e7fb      	b.n	a7b4 <__aeabi_d2iz+0x3c>
    a7bc:	4b07      	ldr	r3, [pc, #28]	; (a7dc <__aeabi_d2iz+0x64>)
    a7be:	40c2      	lsrs	r2, r0
    a7c0:	18c9      	adds	r1, r1, r3
    a7c2:	408e      	lsls	r6, r1
    a7c4:	4332      	orrs	r2, r6
    a7c6:	e7f1      	b.n	a7ac <__aeabi_d2iz+0x34>
    a7c8:	000003fe 	.word	0x000003fe
    a7cc:	0000041d 	.word	0x0000041d
    a7d0:	00000433 	.word	0x00000433
    a7d4:	00000413 	.word	0x00000413
    a7d8:	7fffffff 	.word	0x7fffffff
    a7dc:	fffffbed 	.word	0xfffffbed

0000a7e0 <__aeabi_i2d>:
    a7e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a7e2:	1e04      	subs	r4, r0, #0
    a7e4:	d031      	beq.n	a84a <__aeabi_i2d+0x6a>
    a7e6:	0fc7      	lsrs	r7, r0, #31
    a7e8:	d000      	beq.n	a7ec <__aeabi_i2d+0xc>
    a7ea:	4244      	negs	r4, r0
    a7ec:	1c20      	adds	r0, r4, #0
    a7ee:	f000 f8f5 	bl	a9dc <__clzsi2>
    a7f2:	4d18      	ldr	r5, [pc, #96]	; (a854 <__aeabi_i2d+0x74>)
    a7f4:	1a2d      	subs	r5, r5, r0
    a7f6:	280a      	cmp	r0, #10
    a7f8:	dd19      	ble.n	a82e <__aeabi_i2d+0x4e>
    a7fa:	380b      	subs	r0, #11
    a7fc:	4084      	lsls	r4, r0
    a7fe:	0324      	lsls	r4, r4, #12
    a800:	056d      	lsls	r5, r5, #21
    a802:	0b24      	lsrs	r4, r4, #12
    a804:	0d6d      	lsrs	r5, r5, #21
    a806:	1c3a      	adds	r2, r7, #0
    a808:	2600      	movs	r6, #0
    a80a:	2000      	movs	r0, #0
    a80c:	2100      	movs	r1, #0
    a80e:	0d0b      	lsrs	r3, r1, #20
    a810:	0324      	lsls	r4, r4, #12
    a812:	0b24      	lsrs	r4, r4, #12
    a814:	051b      	lsls	r3, r3, #20
    a816:	4323      	orrs	r3, r4
    a818:	4c0f      	ldr	r4, [pc, #60]	; (a858 <__aeabi_i2d+0x78>)
    a81a:	052d      	lsls	r5, r5, #20
    a81c:	401c      	ands	r4, r3
    a81e:	432c      	orrs	r4, r5
    a820:	0064      	lsls	r4, r4, #1
    a822:	0864      	lsrs	r4, r4, #1
    a824:	07d3      	lsls	r3, r2, #31
    a826:	1c21      	adds	r1, r4, #0
    a828:	1c30      	adds	r0, r6, #0
    a82a:	4319      	orrs	r1, r3
    a82c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a82e:	1c06      	adds	r6, r0, #0
    a830:	3615      	adds	r6, #21
    a832:	1c23      	adds	r3, r4, #0
    a834:	40b3      	lsls	r3, r6
    a836:	1c1e      	adds	r6, r3, #0
    a838:	230b      	movs	r3, #11
    a83a:	1a18      	subs	r0, r3, r0
    a83c:	40c4      	lsrs	r4, r0
    a83e:	0324      	lsls	r4, r4, #12
    a840:	056d      	lsls	r5, r5, #21
    a842:	0b24      	lsrs	r4, r4, #12
    a844:	0d6d      	lsrs	r5, r5, #21
    a846:	1c3a      	adds	r2, r7, #0
    a848:	e7df      	b.n	a80a <__aeabi_i2d+0x2a>
    a84a:	2200      	movs	r2, #0
    a84c:	2500      	movs	r5, #0
    a84e:	2400      	movs	r4, #0
    a850:	2600      	movs	r6, #0
    a852:	e7da      	b.n	a80a <__aeabi_i2d+0x2a>
    a854:	0000041e 	.word	0x0000041e
    a858:	800fffff 	.word	0x800fffff

0000a85c <__aeabi_ui2d>:
    a85c:	b510      	push	{r4, lr}
    a85e:	1e04      	subs	r4, r0, #0
    a860:	d028      	beq.n	a8b4 <__aeabi_ui2d+0x58>
    a862:	f000 f8bb 	bl	a9dc <__clzsi2>
    a866:	4a15      	ldr	r2, [pc, #84]	; (a8bc <__aeabi_ui2d+0x60>)
    a868:	1a12      	subs	r2, r2, r0
    a86a:	280a      	cmp	r0, #10
    a86c:	dd15      	ble.n	a89a <__aeabi_ui2d+0x3e>
    a86e:	380b      	subs	r0, #11
    a870:	4084      	lsls	r4, r0
    a872:	0324      	lsls	r4, r4, #12
    a874:	0552      	lsls	r2, r2, #21
    a876:	0b24      	lsrs	r4, r4, #12
    a878:	0d52      	lsrs	r2, r2, #21
    a87a:	2300      	movs	r3, #0
    a87c:	2000      	movs	r0, #0
    a87e:	2100      	movs	r1, #0
    a880:	0324      	lsls	r4, r4, #12
    a882:	1c18      	adds	r0, r3, #0
    a884:	0d0b      	lsrs	r3, r1, #20
    a886:	0b24      	lsrs	r4, r4, #12
    a888:	051b      	lsls	r3, r3, #20
    a88a:	4323      	orrs	r3, r4
    a88c:	4c0c      	ldr	r4, [pc, #48]	; (a8c0 <__aeabi_ui2d+0x64>)
    a88e:	0512      	lsls	r2, r2, #20
    a890:	401c      	ands	r4, r3
    a892:	4314      	orrs	r4, r2
    a894:	0064      	lsls	r4, r4, #1
    a896:	0861      	lsrs	r1, r4, #1
    a898:	bd10      	pop	{r4, pc}
    a89a:	1c03      	adds	r3, r0, #0
    a89c:	3315      	adds	r3, #21
    a89e:	1c21      	adds	r1, r4, #0
    a8a0:	4099      	lsls	r1, r3
    a8a2:	1c0b      	adds	r3, r1, #0
    a8a4:	210b      	movs	r1, #11
    a8a6:	1a08      	subs	r0, r1, r0
    a8a8:	40c4      	lsrs	r4, r0
    a8aa:	0324      	lsls	r4, r4, #12
    a8ac:	0552      	lsls	r2, r2, #21
    a8ae:	0b24      	lsrs	r4, r4, #12
    a8b0:	0d52      	lsrs	r2, r2, #21
    a8b2:	e7e3      	b.n	a87c <__aeabi_ui2d+0x20>
    a8b4:	2200      	movs	r2, #0
    a8b6:	2400      	movs	r4, #0
    a8b8:	2300      	movs	r3, #0
    a8ba:	e7df      	b.n	a87c <__aeabi_ui2d+0x20>
    a8bc:	0000041e 	.word	0x0000041e
    a8c0:	800fffff 	.word	0x800fffff

0000a8c4 <__aeabi_d2f>:
    a8c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a8c6:	004b      	lsls	r3, r1, #1
    a8c8:	030d      	lsls	r5, r1, #12
    a8ca:	0f42      	lsrs	r2, r0, #29
    a8cc:	0d5b      	lsrs	r3, r3, #21
    a8ce:	0a6d      	lsrs	r5, r5, #9
    a8d0:	4315      	orrs	r5, r2
    a8d2:	1c5a      	adds	r2, r3, #1
    a8d4:	0552      	lsls	r2, r2, #21
    a8d6:	0fcc      	lsrs	r4, r1, #31
    a8d8:	00c6      	lsls	r6, r0, #3
    a8da:	0d52      	lsrs	r2, r2, #21
    a8dc:	2a01      	cmp	r2, #1
    a8de:	dd27      	ble.n	a930 <__aeabi_d2f+0x6c>
    a8e0:	4f39      	ldr	r7, [pc, #228]	; (a9c8 <__aeabi_d2f+0x104>)
    a8e2:	19da      	adds	r2, r3, r7
    a8e4:	2afe      	cmp	r2, #254	; 0xfe
    a8e6:	dc1a      	bgt.n	a91e <__aeabi_d2f+0x5a>
    a8e8:	2a00      	cmp	r2, #0
    a8ea:	dd35      	ble.n	a958 <__aeabi_d2f+0x94>
    a8ec:	0180      	lsls	r0, r0, #6
    a8ee:	00ed      	lsls	r5, r5, #3
    a8f0:	1e43      	subs	r3, r0, #1
    a8f2:	4198      	sbcs	r0, r3
    a8f4:	4328      	orrs	r0, r5
    a8f6:	0f76      	lsrs	r6, r6, #29
    a8f8:	4330      	orrs	r0, r6
    a8fa:	0743      	lsls	r3, r0, #29
    a8fc:	d004      	beq.n	a908 <__aeabi_d2f+0x44>
    a8fe:	230f      	movs	r3, #15
    a900:	4003      	ands	r3, r0
    a902:	2b04      	cmp	r3, #4
    a904:	d000      	beq.n	a908 <__aeabi_d2f+0x44>
    a906:	3004      	adds	r0, #4
    a908:	2180      	movs	r1, #128	; 0x80
    a90a:	04c9      	lsls	r1, r1, #19
    a90c:	4001      	ands	r1, r0
    a90e:	d027      	beq.n	a960 <__aeabi_d2f+0x9c>
    a910:	3201      	adds	r2, #1
    a912:	2aff      	cmp	r2, #255	; 0xff
    a914:	d01d      	beq.n	a952 <__aeabi_d2f+0x8e>
    a916:	0183      	lsls	r3, r0, #6
    a918:	0a5b      	lsrs	r3, r3, #9
    a91a:	b2d1      	uxtb	r1, r2
    a91c:	e001      	b.n	a922 <__aeabi_d2f+0x5e>
    a91e:	21ff      	movs	r1, #255	; 0xff
    a920:	2300      	movs	r3, #0
    a922:	0258      	lsls	r0, r3, #9
    a924:	05c9      	lsls	r1, r1, #23
    a926:	0a40      	lsrs	r0, r0, #9
    a928:	07e4      	lsls	r4, r4, #31
    a92a:	4308      	orrs	r0, r1
    a92c:	4320      	orrs	r0, r4
    a92e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a930:	2b00      	cmp	r3, #0
    a932:	d106      	bne.n	a942 <__aeabi_d2f+0x7e>
    a934:	4335      	orrs	r5, r6
    a936:	d111      	bne.n	a95c <__aeabi_d2f+0x98>
    a938:	2100      	movs	r1, #0
    a93a:	2000      	movs	r0, #0
    a93c:	0243      	lsls	r3, r0, #9
    a93e:	0a5b      	lsrs	r3, r3, #9
    a940:	e7ef      	b.n	a922 <__aeabi_d2f+0x5e>
    a942:	432e      	orrs	r6, r5
    a944:	d0eb      	beq.n	a91e <__aeabi_d2f+0x5a>
    a946:	2080      	movs	r0, #128	; 0x80
    a948:	00ed      	lsls	r5, r5, #3
    a94a:	0480      	lsls	r0, r0, #18
    a94c:	4328      	orrs	r0, r5
    a94e:	22ff      	movs	r2, #255	; 0xff
    a950:	e7d3      	b.n	a8fa <__aeabi_d2f+0x36>
    a952:	21ff      	movs	r1, #255	; 0xff
    a954:	2300      	movs	r3, #0
    a956:	e7e4      	b.n	a922 <__aeabi_d2f+0x5e>
    a958:	3217      	adds	r2, #23
    a95a:	da0d      	bge.n	a978 <__aeabi_d2f+0xb4>
    a95c:	2005      	movs	r0, #5
    a95e:	2200      	movs	r2, #0
    a960:	08c0      	lsrs	r0, r0, #3
    a962:	b2d1      	uxtb	r1, r2
    a964:	2aff      	cmp	r2, #255	; 0xff
    a966:	d1e9      	bne.n	a93c <__aeabi_d2f+0x78>
    a968:	2800      	cmp	r0, #0
    a96a:	d0d9      	beq.n	a920 <__aeabi_d2f+0x5c>
    a96c:	2380      	movs	r3, #128	; 0x80
    a96e:	03db      	lsls	r3, r3, #15
    a970:	4303      	orrs	r3, r0
    a972:	025b      	lsls	r3, r3, #9
    a974:	0a5b      	lsrs	r3, r3, #9
    a976:	e7d4      	b.n	a922 <__aeabi_d2f+0x5e>
    a978:	2280      	movs	r2, #128	; 0x80
    a97a:	4914      	ldr	r1, [pc, #80]	; (a9cc <__aeabi_d2f+0x108>)
    a97c:	0412      	lsls	r2, r2, #16
    a97e:	4315      	orrs	r5, r2
    a980:	1ac9      	subs	r1, r1, r3
    a982:	291f      	cmp	r1, #31
    a984:	dc0d      	bgt.n	a9a2 <__aeabi_d2f+0xde>
    a986:	4a12      	ldr	r2, [pc, #72]	; (a9d0 <__aeabi_d2f+0x10c>)
    a988:	1c37      	adds	r7, r6, #0
    a98a:	189b      	adds	r3, r3, r2
    a98c:	1c28      	adds	r0, r5, #0
    a98e:	409f      	lsls	r7, r3
    a990:	4098      	lsls	r0, r3
    a992:	1c3b      	adds	r3, r7, #0
    a994:	1e5a      	subs	r2, r3, #1
    a996:	4193      	sbcs	r3, r2
    a998:	4318      	orrs	r0, r3
    a99a:	40ce      	lsrs	r6, r1
    a99c:	4330      	orrs	r0, r6
    a99e:	2200      	movs	r2, #0
    a9a0:	e7ab      	b.n	a8fa <__aeabi_d2f+0x36>
    a9a2:	4f0c      	ldr	r7, [pc, #48]	; (a9d4 <__aeabi_d2f+0x110>)
    a9a4:	1c2a      	adds	r2, r5, #0
    a9a6:	1aff      	subs	r7, r7, r3
    a9a8:	40fa      	lsrs	r2, r7
    a9aa:	1c17      	adds	r7, r2, #0
    a9ac:	2920      	cmp	r1, #32
    a9ae:	d009      	beq.n	a9c4 <__aeabi_d2f+0x100>
    a9b0:	4a09      	ldr	r2, [pc, #36]	; (a9d8 <__aeabi_d2f+0x114>)
    a9b2:	1898      	adds	r0, r3, r2
    a9b4:	4085      	lsls	r5, r0
    a9b6:	1c28      	adds	r0, r5, #0
    a9b8:	4330      	orrs	r0, r6
    a9ba:	1e46      	subs	r6, r0, #1
    a9bc:	41b0      	sbcs	r0, r6
    a9be:	4338      	orrs	r0, r7
    a9c0:	2200      	movs	r2, #0
    a9c2:	e79a      	b.n	a8fa <__aeabi_d2f+0x36>
    a9c4:	2000      	movs	r0, #0
    a9c6:	e7f7      	b.n	a9b8 <__aeabi_d2f+0xf4>
    a9c8:	fffffc80 	.word	0xfffffc80
    a9cc:	0000039e 	.word	0x0000039e
    a9d0:	fffffc82 	.word	0xfffffc82
    a9d4:	0000037e 	.word	0x0000037e
    a9d8:	fffffca2 	.word	0xfffffca2

0000a9dc <__clzsi2>:
    a9dc:	211c      	movs	r1, #28
    a9de:	2301      	movs	r3, #1
    a9e0:	041b      	lsls	r3, r3, #16
    a9e2:	4298      	cmp	r0, r3
    a9e4:	d301      	bcc.n	a9ea <__clzsi2+0xe>
    a9e6:	0c00      	lsrs	r0, r0, #16
    a9e8:	3910      	subs	r1, #16
    a9ea:	0a1b      	lsrs	r3, r3, #8
    a9ec:	4298      	cmp	r0, r3
    a9ee:	d301      	bcc.n	a9f4 <__clzsi2+0x18>
    a9f0:	0a00      	lsrs	r0, r0, #8
    a9f2:	3908      	subs	r1, #8
    a9f4:	091b      	lsrs	r3, r3, #4
    a9f6:	4298      	cmp	r0, r3
    a9f8:	d301      	bcc.n	a9fe <__clzsi2+0x22>
    a9fa:	0900      	lsrs	r0, r0, #4
    a9fc:	3904      	subs	r1, #4
    a9fe:	a202      	add	r2, pc, #8	; (adr r2, aa08 <__clzsi2+0x2c>)
    aa00:	5c10      	ldrb	r0, [r2, r0]
    aa02:	1840      	adds	r0, r0, r1
    aa04:	4770      	bx	lr
    aa06:	46c0      	nop			; (mov r8, r8)
    aa08:	02020304 	.word	0x02020304
    aa0c:	01010101 	.word	0x01010101
	...

0000aa18 <inputs.13850>:
    aa18:	06050400                                ....

0000aa1c <lucidaSansUnicode_56ptBitmaps>:
    aa1c:	00000000 c0800000 fcf8f0e0 3e7efefc     ..............~>
    aa2c:	1f1f1f3f 3f1f1f1f fcfe7e3e e0f0f8fc     ?......?>~......
    aa3c:	000080c0 00000000 f8e00000 fffffffe     ................
    aa4c:	01073fff 00000000 00000000 00000000     .?..............
    aa5c:	07010000 ffffff3f e0f8feff e0000000     ....?...........
    aa6c:	ffffffff 07ffffff 00000000 00000000     ................
	...
    aa88:	ffffff07 ffffffff ffff00e0 ffffffff     ................
    aa98:	0000ffff 00000000 00000000 00000000     ................
	...
    aab0:	ffffffff ffffffff ffff0700 ffffffff     ................
    aac0:	0000e0ff 00000000 00000000 00000000     ................
    aad0:	00000000 ffe00000 ffffffff 0007ffff     ................
    aae0:	1f070000 ffffff7f 80e0fcff 00000000     ................
	...
    aaf8:	e0800000 fffffffc 071f7fff 00000000     ................
    ab08:	00000000 0f070301 7f3f3f1f f8fc7c7e     .........??.~|..
    ab18:	f8f8f8f8 7e7cfcf8 1f3f3f7f 0103070f     ......|~.??.....
	...
    ab34:	3c3c3c3c 3c3c3c3c fefefe3e fefefefe     <<<<<<<<>.......
	...
    ab64:	ffffffff 00ffffff 00000000 00000000     ................
	...
    ab88:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    abb0:	ffff0000 ffffffff 000000ff 00000000     ................
	...
    abd8:	ffffff00 ffffffff 00000000 00000000     ................
	...
    ac00:	ffffffff 00ffffff 00000000 00000000     ................
	...
    ac24:	7f000000 7f7f7f7f 00007f7f 00000000     ................
	...
    ac40:	fcfcf800 3e7e7e7c 1f1f3e3e 1f1f1f1f     ....|~~>>>......
    ac50:	3f3f1f1f fefe7e3f f8f8fcfc 00c0e0f0     ..???~..........
	...
    ac68:	00000001 00000000 00000000 00000000     ................
    ac78:	00000000 07010000 ffffffff f8ffffff     ................
	...
    aca4:	fff8e080 ffffffff 00073fff 00000000     .........?......
	...
    acc0:	80000000 f0e0c080 fffffcf8 0f1f3f7f     .............?..
    acd0:	00010307 00000000 00000000 00000000     ................
    ace0:	c0800000 fcf8f0e0 3f7ffffe 07070f1f     ...........?....
    acf0:	00000103 00000000 00000000 00000000     ................
    ad00:	00000000 fcf8f0c0 ffffffff 03071f7f     ................
	...
    ad28:	7f7f0000 7f7f7f7f 7e7f7f7f 7e7e7e7e     ...........~~~~~
    ad38:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    ad48:	007e7e7e 00000000 00000000 7e7e7cfc     ~~~..........|~~
    ad58:	1f3f3e3e 1f1f1f1f 1f1f1f1f 7e3e3f3f     >>?.........??>~
    ad68:	fcfcfefe c0e0f0f8 00000000 00000000     ................
	...
    ad90:	ffffff03 feffffff 00000000 00000000     ................
	...
    adac:	80000000 c0c08080 fef8f0e0 1f3f7fff     ..............?.
    adbc:	0000070f 00000000 00000000 00000000     ................
    adcc:	1f1f1f00 1f1f1f1f 3f3f1f1f ff7f7f3f     ..........???...
    addc:	f8f8f9fd c0e0f0f0 00000080 00000000     ................
	...
    ae04:	ff1f0301 ffffffff 00f0feff 00000000     ................
    ae14:	00800000 00000000 00000000 00000000     ................
    ae24:	00000000 80000000 fffff0c0 ffffffff     ................
    ae34:	00000f7f 00000000 7f3f3f00 7c7e7e7e     .........??.~~~|
    ae44:	f8f8fcfc f8f8f8f8 fcfcfcf8 3f7f7f7e     ............~..?
    ae54:	0f1f1f3f 00010307 00000000 00000000     ?...............
	...
    ae70:	80000000 fcf8f0c0 fefefefe 00fefefe     ................
	...
    ae94:	f8e0c080 3ffffefc ff030f1f ffffffff     .......?........
    aea4:	0000ffff 00000000 00000000 00000000     ................
    aeb4:	e0c00000 fffefcf0 030f1f7f 00000001     ................
    aec4:	ffff0000 ffffffff 000000ff 00000000     ................
    aed4:	80000000 fefcf0e0 0f1f7fff 00000107     ................
	...
    aeec:	ffffff00 ffffffff 00000000 00000000     ................
    aefc:	fffffffe fcffffff fcfcfcfc fcfcfcfc     ................
    af0c:	fcfcfcfc fcfcfcfc ffffffff fcffffff     ................
    af1c:	fcfcfcfc 0000fcfc 00000000 00000000     ................
	...
    af38:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    af60:	7f7f0000 7f7f7f7f 0000007f 00000000     ................
    af70:	00000000 fe000000 fefefefe 7e7e7efe     .............~~~
    af80:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    af90:	00007e7e 00000000 00000000 ffff0000     ~~..............
    afa0:	ffffffff 00000000 00000000 00000000     ................
	...
    afc4:	ffffff00 e0ffffff e0e0e0e0 c0c0c0e0     ................
    afd4:	808080c0 00000000 00000000 00000000     ................
	...
    afec:	03030303 03030303 07070703 1f0f0f07     ................
    affc:	ffff7f3f f8fcfefe 0080c0f0 00000000     ?...............
	...
    b024:	ff070000 ffffffff 00fcffff 00000000     ................
	...
    b048:	80000000 fffff8c0 ffffffff 00000f7f     ................
	...
    b060:	fc7c7c7e f8f8f8fc f8f8f8f8 7cfcf8f8     ~||............|
    b070:	3f7f7f7e 0f0f1f3f 00000307 00000000     ~..??...........
	...
    b088:	e0c08000 fcfcf8f0 3e3e7efe 1f1f1f3f     .........~>>?...
    b098:	1f1f1f1f 3e3e3f1f 7c7e7e3e 000000fc     .....?>>>~~|....
    b0a8:	00000000 fffcf8c0 7fffffff 0001030f     ................
	...
    b0d0:	fffec000 ffffffff 000007ff e0c0c080     ................
    b0e0:	f0f0e0e0 f0f0f0f0 e0e0f0f0 80c0c0e0     ................
	...
    b0f8:	ffffffff ffffffff 0f1f3efc 03030707     .........>......
    b108:	01010101 03010101 1f0f0703 ffffff7f     ................
    b118:	e0f8fcfe 1f000000 ffffffff 00ffffff     ................
	...
    b13c:	ffffff03 ffffffff 01000000 ffff3f0f     .............?..
    b14c:	f0feffff 000080c0 00000000 00000000     ................
    b15c:	00000000 f8c08000 ffffffff 00031f7f     ................
    b16c:	00000000 07030000 3f1f1f0f 7c7e7f3f     ...........??.~|
    b17c:	f8f8f8fc f8f8f8f8 3f7e7cfc 0f1f1f3f     .........|~??...
    b18c:	00010307 00000000 fe000000 fefefefe     ................
    b19c:	fefefefe fefefefe fefefefe fefefefe     ................
    b1ac:	fefefefe fefefefe fefefefe 0000fefe     ................
	...
    b1d4:	f0c08000 fffffefc 030f1f7f 00000001     ................
	...
    b1f4:	80000000 fefcf0e0 1f3fffff 00000307     ..........?.....
	...
    b218:	f0e08000 fffffefc 03071f7f 00000000     ................
	...
    b238:	80000000 fffcf0e0 7fffffff 0001071f     ................
	...
    b25c:	c0000000 fffffef8 3fffffff 00000107     ...........?....
	...
    b284:	7f7f7f70 7f7f7f7f 0000010f 00000000     p...............
	...
    b2a8:	c0800000 fcf8f0e0 3e7efefc 1f1f1f3f     ..........~>?...
    b2b8:	1f1f1f1f fe7e3f3f f8fcfcfe 00c0e0f0     ....??~.........
	...
    b2d0:	fffffffc 81ffffff 00000000 00000000     ................
    b2e0:	00000000 03000000 ffffffff 007fffff     ................
    b2f0:	00000000 01000000 7f3f1f0f feffffff     ..........?.....
    b300:	f0f0f8fc 80c0c0e0 e0c0c080 7ffffcf8     ................
    b310:	070f1f3f 00000001 00000000 80000000     ?...............
    b320:	f8f0e0c0 3f7ffdf9 1f1f1f3f ff7f7f3f     .......??...?...
    b330:	fdffffff f0f0f8fd 0080c0e0 00000000     ................
    b340:	f8c00000 fffffffe 01071fff 00000000     ................
	...
    b358:	07030301 ff7f1f0f feffffff 0000e0f8     ................
    b368:	ffff1f00 ffffffff 0000c0f0 00000000     ................
	...
    b384:	ffffe080 7fffffff 0000001f 07030000     ................
    b394:	3f1f0f0f 7e7e7f3f f8f8fc7c f8f8f8f8     ...??.~~|.......
    b3a4:	7cfcf8f8 3f3f7e7c 070f1f1f 00000103     ...||~??........
    b3b4:	00000000 c0800000 f8f8f0e0 3e7efefc     ..............~>
    b3c4:	1f1f1f3f 1f1f1f1f fe7e3e3f f8f8fcfc     ?.......?>~.....
    b3d4:	00c0e0f0 00000000 f8c00000 fffffffe     ................
    b3e4:	01031fff 00000000 00000000 00000000     ................
    b3f4:	01000000 ff7f0f03 fcffffff 0000c0f0     ................
    b404:	ffff7f00 ffffffff 000000c0 00000000     ................
	...
    b420:	ffff0000 ffffffff 0000f8ff 3f0f0300     ...............?
    b430:	ffffff7f e0f0f8fe 8080c0c0 80808080     ................
    b440:	c0c0c080 7cf8f0e0 ffffff3f ffffffff     .......|?.......
    b450:	000000ff 00000000 03010100 0f070703     ................
    b460:	0f0f0f0f 070f0f0f 01030707 f0000001     ................
    b470:	ffffffff 013fffff 00000000 00000000     ......?.........
	...
    b490:	e0c08000 fffffff8 071f7fff 00000001     ................
    b4a0:	00000000 7e7e3e3f f8fc7c7c f8f8f8f8     ....?>~~||......
    b4b0:	fcf8f8f8 7f7e7c7c 0f1f3f3f 0003070f     ....||~.??......
	...
    b4cc:	fefefefe fefefefe 7e7e7e7e 7e7e7e7e     ........~~~~~~~~
    b4dc:	7e7e7e7e 7e7e7e7e 7e7e7e7e 00007e7e     ~~~~~~~~~~~~~~..
    b4ec:	00000000 ff000000 ffffffff 00ffffff     ................
	...
    b518:	ffff0000 ffffffff 0000ffff 00000000     ................
	...
    b540:	ffffff00 ffffffff 3f3f3fff 3f3f3f3f     .........???????
    b550:	3f3f3f3f 3f3f3f3f 3f3f3f3f 00000000     ????????????....
	...
    b568:	ffffffff ffffffff 00000000 00000000     ................
	...
    b58c:	ff000000 ffffffff 00ffffff 00000000     ................
	...
    b5b4:	7f7f0000 7f7f7f7f 7e7e7f7f 7e7e7e7e     ..........~~~~~~
    b5c4:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    b5d4:	00007e7e                                ~~..

0000b5d8 <arrow_right_data>:
    b5d8:	80c0e0f0 070f0000 00000103              ............

0000b5e4 <sysfont_glyphs>:
	...
    b608:	00300000 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    b618:	00300000 00000030 00000000 00000000     ..0.0...........
    b628:	006c0000 006c006c 0000006c 00000000     ..l.l.l.l.......
	...
    b64c:	00480048 004800fc 00480048 004800fc     H.H...H.H.H...H.
    b65c:	00000048 00000000 00000000 00100000     H...............
    b66c:	003c0010 00300040 00040008 00100078     ..<.@.0.....x...
    b67c:	00000010 00000000 00000000 00000000     ................
    b68c:	00a4007c 004800a8 00140010 004a002a     |.....H.....*.J.
    b69c:	00000044 00000000 00000000 00700000     D.............p.
    b6ac:	00880088 00700088 008a0088 008c008a     ......p.........
    b6bc:	00000070 00000000 00000000 00100000     p...............
    b6cc:	00100010 00000000 00000000 00000000     ................
	...
    b6e8:	00100008 00200010 00200020 00200020     ...... . . . . .
    b6f8:	00100020 00080010 00000000 00000000      ...............
    b708:	00100020 00080010 00080008 00080008      ...............
    b718:	00100008 00200010 00000000 00000000     ...... .........
    b728:	00280000 007c0010 00280010 00000000     ..(...|...(.....
	...
    b750:	00100010 00fe0010 00100010 00000010     ................
	...
    b778:	00180000 00300018 00000020 00000000     ......0. .......
	...
    b794:	00fe0000 00000000 00000000 00000000     ................
	...
    b7b8:	00180000 00000018 00000000 00000000     ................
    b7c8:	00000000 00080004 00100008 00200010     .............. .
    b7d8:	00400020 00000040 00000000 00000000      .@.@...........
    b7e8:	00780000 00840084 0094008c 00c400a4     ..x.............
    b7f8:	00840084 00000078 00000000 00000000     ....x...........
    b808:	00100000 00500030 00100010 00100010     ....0.P.........
    b818:	00100010 0000007c 00000000 00000000     ....|...........
    b828:	00700000 00080088 00100008 00200010     ..p........... .
    b838:	00400020 000000fc 00000000 00000000      .@.............
    b848:	00700000 00080088 00300008 00080008     ..p.......0.....
    b858:	00880008 00000070 00000000 00000000     ....p...........
    b868:	00080000 00280018 00480028 00880088     ......(.(.H.....
    b878:	000800fc 00000008 00000000 00000000     ................
    b888:	007c0000 00800080 00c400b8 00040004     ..|.............
    b898:	00840004 00000078 00000000 00000000     ....x...........
    b8a8:	00380000 00800040 00b00080 008400c8     ..8.@...........
    b8b8:	00480084 00000030 00000000 00000000     ..H.0...........
    b8c8:	00fc0000 00040004 00080008 00100010     ................
    b8d8:	00200020 00000040 00000000 00000000      . .@...........
    b8e8:	00780000 00840084 00780084 00840084     ..x.......x.....
    b8f8:	00840084 00000078 00000000 00000000     ....x...........
    b908:	00780000 00840084 008c0084 00040074     ..x.........t...
    b918:	00100008 000000e0 00000000 00000000     ................
	...
    b930:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
    b950:	00600000 00000060 00600000 00c00060     ..`.`.....`.`...
    b960:	00000080 00000000 00000000 00000000     ................
    b970:	00180004 00800060 00180060 00000004     ....`...`.......
	...
    b990:	007e0000 00000000 0000007e 00000000     ..~.....~.......
	...
    b9b0:	00300040 0002000c 0030000c 00000040     @.0.......0.@...
	...
    b9c8:	00700000 00080088 00100008 00200020     ..p......... . .
    b9d8:	00200000 00000020 00000000 00000000     .. . ...........
    b9e8:	00000000 003c0000 00ba0042 00aa00aa     ......<.B.......
    b9f8:	00bc00aa 003c0040 00000000 00000000     ....@.<.........
    ba08:	00100000 00280010 00280028 007c0044     ......(.(.(.D.|.
    ba18:	00820044 00000082 00000000 00000000     D...............
    ba28:	00f00000 00880088 00f00088 00880088     ................
    ba38:	00880088 000000f0 00000000 00000000     ................
    ba48:	00380000 00800044 00800080 00800080     ..8.D...........
    ba58:	00440080 00000038 00000000 00000000     ..D.8...........
    ba68:	00f00000 00840088 00840084 00840084     ................
    ba78:	00880084 000000f0 00000000 00000000     ................
    ba88:	007c0000 00400040 00780040 00400040     ..|.@.@.@.x.@.@.
    ba98:	00400040 0000007c 00000000 00000000     @.@.|...........
    baa8:	007c0000 00400040 00400040 00400078     ..|.@.@.@.@.x.@.
    bab8:	00400040 00000040 00000000 00000000     @.@.@...........
    bac8:	00380000 00800044 00800080 0084009c     ..8.D...........
    bad8:	00440084 0000003c 00000000 00000000     ..D.<...........
    bae8:	00840000 00840084 00fc0084 00840084     ................
    baf8:	00840084 00000084 00000000 00000000     ................
    bb08:	007c0000 00100010 00100010 00100010     ..|.............
    bb18:	00100010 0000007c 00000000 00000000     ....|...........
    bb28:	00f80000 00080008 00080008 00080008     ................
    bb38:	00100008 000000e0 00000000 00000000     ................
    bb48:	00840000 00880084 00a00090 008800d0     ................
    bb58:	00840088 00000084 00000000 00000000     ................
    bb68:	00800000 00800080 00800080 00800080     ................
    bb78:	00800080 000000fc 00000000 00000000     ................
    bb88:	00840000 00cc0084 00b400cc 008400b4     ................
    bb98:	00840084 00000084 00000000 00000000     ................
    bba8:	00840000 00c400c4 00a400a4 00940094     ................
    bbb8:	008c008c 00000084 00000000 00000000     ................
    bbc8:	00300000 00840048 00840084 00840084     ..0.H...........
    bbd8:	00480084 00000030 00000000 00000000     ..H.0...........
    bbe8:	00f00000 00840088 00840084 00f00088     ................
    bbf8:	00800080 00000080 00000000 00000000     ................
    bc08:	00300000 00840048 00840084 00840084     ..0.H...........
    bc18:	00480084 00200030 0000001c 00000000     ..H.0. .........
    bc28:	00f00000 00840088 00880084 009000f0     ................
    bc38:	00840088 00000084 00000000 00000000     ................
    bc48:	00780000 00800084 00300040 00040008     ..x.....@.0.....
    bc58:	00840004 00000078 00000000 00000000     ....x...........
    bc68:	00fe0000 00100010 00100010 00100010     ................
    bc78:	00100010 00000010 00000000 00000000     ................
    bc88:	00840000 00840084 00840084 00840084     ................
    bc98:	00840084 00000078 00000000 00000000     ....x...........
    bca8:	00820000 00440082 00440044 00280044     ......D.D.D.D.(.
    bcb8:	00280028 00000010 00000000 00000000     (.(.............
    bcc8:	00840000 00840084 00b40084 00b400b4     ................
    bcd8:	00480078 00000048 00000000 00000000     x.H.H...........
    bce8:	00820000 00440044 00100028 00280010     ....D.D.(.....(.
    bcf8:	00440044 00000082 00000000 00000000     D.D.............
    bd08:	00820000 00440044 00280028 00100028     ....D.D.(.(.(...
    bd18:	00100010 00000010 00000000 00000000     ................
    bd28:	00fc0000 00080004 00100008 00200010     .............. .
    bd38:	00400040 000000fe 00000000 00000000     @.@.............
    bd48:	008000e0 00800080 00800080 00800080     ................
    bd58:	00800080 00e00080 00000000 00000000     ................
    bd68:	00400000 00200040 00100020 00080010     ..@.@. . .......
    bd78:	00040008 00000004 00000000 00000000     ................
    bd88:	002000e0 00200020 00200020 00200020     .. . . . . . . .
    bd98:	00200020 00e00020 00000000 00000000      . . ...........
    bda8:	00100000 00440028 00000000 00000000     ....(.D.........
	...
    bddc:	0000007c 00000000 00000000 00200000     |............. .
    bdec:	00080010 00000000 00000000 00000000     ................
	...
    be10:	00040078 007c0004 008c0084 00000076     x.....|.....v...
	...
    be28:	00800080 00800080 00c400b8 00840084     ................
    be38:	00880084 000000f0 00000000 00000000     ................
	...
    be50:	0080007c 00800080 00800080 0000007c     |...........|...
	...
    be68:	00020002 00020002 0042003e 00820082     ........>.B.....
    be78:	00420082 0000003e 00000000 00000000     ..B.>...........
	...
    be90:	0082007c 00fe0082 00800080 0000007e     |...........~...
	...
    bea8:	001c0000 00200020 002000fc 00200020     .... . ... . . .
    beb8:	00200020 000000fc 00000000 00000000      . .............
	...
    bed0:	0084007c 00840084 008c0084 00040074     |...........t...
    bee0:	00380044 00000000 00800080 00800080     D.8.............
    bef0:	00c400b8 00840084 00840084 00000084     ................
	...
    bf08:	00100000 00000000 00100070 00100010     ........p.......
    bf18:	00100010 0000007c 00000000 00000000     ....|...........
    bf28:	00080000 00000000 00080078 00080008     ........x.......
    bf38:	00080008 00080008 00e00010 00000000     ................
    bf48:	00800080 00800080 00900088 00e000a0     ................
    bf58:	00880090 00000084 00000000 00000000     ................
    bf68:	00f00000 00100010 00100010 00100010     ................
    bf78:	00100010 000000fe 00000000 00000000     ................
	...
    bf90:	00d400ac 00940094 00940094 00000094     ................
	...
    bfb0:	00c400b8 00840084 00840084 00000084     ................
	...
    bfd0:	00840078 00840084 00840084 00000078     x...........x...
	...
    bff0:	00c400b8 00840084 00840084 008000f8     ................
    c000:	00800080 00000000 00000000 00000000     ................
    c010:	0084007c 00840084 00840084 0004007c     |...........|...
    c020:	00040004 00000000 00000000 00000000     ................
    c030:	003000cc 00200020 00200020 000000f8     ..0. . . . .....
	...
    c050:	0080007c 00780080 00040004 000000f8     |.....x.........
	...
    c06c:	00200000 002000fc 00200020 00200020     .. ... . . . . .
    c07c:	0000001c 00000000 00000000 00000000     ................
    c08c:	00000000 00880088 00880088 00880088     ................
    c09c:	00000074 00000000 00000000 00000000     t...............
    c0ac:	00000000 00440082 00280044 00100028     ......D.D.(.(...
    c0bc:	00000010 00000000 00000000 00000000     ................
    c0cc:	00000000 00840084 00b400b4 00480048     ............H.H.
    c0dc:	00000048 00000000 00000000 00000000     H...............
    c0ec:	00000000 00280044 00100028 00440028     ....D.(.(...(.D.
    c0fc:	00000044 00000000 00000000 00000000     D...............
    c10c:	00000000 00440082 00280044 00280028     ......D.D.(.(.(.
    c11c:	00100010 00200020 00000000 00000000     .... . .........
    c12c:	00000000 000400fc 00100008 00400020     ............ .@.
    c13c:	000000fc 00000000 00000000 00100008     ................
    c14c:	00080010 00100008 00080010 00100008     ................
    c15c:	00080010 00000000 00000000 00100010     ................
    c16c:	00100010 00000010 00100000 00100010     ................
    c17c:	00100010 00000000 00000000 00100020     ............ ...
    c18c:	00200010 00100020 00200010 00100020     .. . ..... . ...
    c19c:	00200010 00000000 74696157 20676e69     .. .....Waiting 
    c1ac:	00726f66 20535047 00786966 62616e45     for.GPS fix.Enab
    c1bc:	676e696c 00000000 53525047 00000000     ling....GPRS....
    c1cc:	74746553 73676e69 00000000 004d5347     Settings....GSM.
    c1dc:	204d5347 75646f4d 0000656c 67676f4c     GSM Module..Logg
    c1ec:	20676e69 71657266 0000002e 656c6449     ing freq....Idle
    c1fc:	646f4d20 00000065 70736944 0079616c      Mode...Display.
    c20c:	65656c53 6f6d2070 00006564 65776f50     Sleep mode..Powe
    c21c:	00000072 6b636142 00000000 73203031     r...Back....10 s
    c22c:	00006365 73203033 00006365 696d2031     ec..30 sec..1 mi
    c23c:	0000006e 696d2035 0000006e 6d203031     n...5 min...10 m
    c24c:	00006e69 6d203033 00006e69 6f682031     in..30 min..1 ho
    c25c:	00007275 6e727554 66666f20 00000000     ur..Turn off....
    c26c:	656c6449 646f6d20 00000065 67676f4c     Idle mode...Logg
    c27c:	00676e69 74697845 00000000 00001660     ing.Exit....`...
    c28c:	000015c0 000015cc 000015d6 000015f2     ................
    c29c:	000015fc 00001618 00001622 0000163a     ........"...:...
    c2ac:	0000164a 00001660 00001656 5454482b     J...`...V...+HTT
    c2bc:	54434150 004e4f49 00004b4f 0a0d7325     PACTION.OK..%s..
    c2cc:	00000000 532b5441 52425041 312c333d     ....AT+SAPBR=3,1
    c2dc:	4f43222c 5059544e 222c2245 53525047     ,"CONTYPE","GPRS
    c2ec:	00000022 532b5441 52425041 312c333d     "...AT+SAPBR=3,1
    c2fc:	5041222c 222c224e 696c6e6f 742e656e     ,"APN","online.t
    c30c:	61696c65 2265732e 00000000 482b5441     elia.se"....AT+H
    c31c:	49505454 0054494e 482b5441 50505454     TTPINIT.AT+HTTPP
    c32c:	3d415241 44494322 00312c22 482b5441     ARA="CID",1.AT+H
    c33c:	50505454 3d415241 22415522 4f46222c     TTPPARA="UA","FO
    c34c:	0022414e 482b5441 50505454 3d415241     NA".AT+HTTPPARA=
    c35c:	4c525522 68222c22 3a707474 72742f2f     "URL","http://tr
    c36c:	6f637069 7475706d 612e7265 6572757a     ipcomputer.azure
    c37c:	73626577 73657469 74656e2e 6970612f     websites.net/api
    c38c:	7461642f 676f6c61 00000022 482b5441     /datalog"...AT+H
    c39c:	50505454 3d415241 4d495422 54554f45     TTPPARA="TIMEOUT
    c3ac:	30332c22 00000000 532b5441 52425041     ",30....AT+SAPBR
    c3bc:	312c303d 00000000 532b5441 52425041     =0,1....AT+SAPBR
    c3cc:	312c313d 00000000 305a5441 00000000     =1,1....ATZ0....
    c3dc:	30455441 00000000 432b5441 50535047     ATE0....AT+CGPSP
    c3ec:	313d5257 00000000 432b5441 50535047     WR=1....AT+CGPSP
    c3fc:	303d5257 00000000 432b5441 49535047     WR=0....AT+CGPSI
    c40c:	333d464e 00000032 5047432b 464e4953     NF=32...+CGPSINF
    c41c:	00000000 432b5441 53535047 55544154     ....AT+CGPSSTATU
    c42c:	00003f53 61636f4c 6e6f6974 00443320     S?..Location 3D.
    c43c:	482b5441 41505454 4f495443 00303d4e     AT+HTTPACTION=0.
    c44c:	482b5441 41505454 4f495443 00313d4e     AT+HTTPACTION=1.
    c45c:	00005441                                AT..

0000c460 <tc_interrupt_vectors.13800>:
    c460:	00141312 00002322 0000256c 0000256c     ...."#..l%..l%..
    c470:	0000256c 0000256c 0000256c 0000256c     l%..l%..l%..l%..
    c480:	0000256c 0000256c 0000256c 0000256c     l%..l%..l%..l%..
    c490:	0000256c 0000256c 0000256c 0000256c     l%..l%..l%..l%..
    c4a0:	0000256c 0000230a 0000256c 0000256c     l%...#..l%..l%..
    c4b0:	0000256c 0000256c 0000256c 0000256c     l%..l%..l%..l%..
    c4c0:	0000256c 0000256c 0000256c 0000256c     l%..l%..l%..l%..
    c4d0:	0000256c 0000256c 0000256c 0000256c     l%..l%..l%..l%..
    c4e0:	0000256c 0000231a 0000256c 0000256c     l%...#..l%..l%..
    c4f0:	0000256c 0000256c 0000256c 0000256c     l%..l%..l%..l%..
    c500:	0000256c 0000256c 0000256c 0000256c     l%..l%..l%..l%..
    c510:	0000256c 0000256c 0000256c 0000256c     l%..l%..l%..l%..
    c520:	0000256c 00002312 000022f2 0000232a     l%...#..."..*#..
    c530:	00002302 000022fa 00000002 00000003     .#..."..........
    c540:	0000ffff 0000ffff 00000004 00000005     ................
    c550:	00000006 00000007 0000ffff 0000ffff     ................
    c560:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    c570:	0000ffff 0000ffff 00000008 00000009     ................
    c580:	0000000a 0000000b 42000800 42000c00     ...........B...B
    c590:	42001000 42001400 0c0b0a09 00003874     ...B...B....t8..
    c5a0:	000038d0 000038d0 0000386e 0000386e     .8...8..n8..n8..
    c5b0:	0000388a 0000387a 00003890 000038be     .8..z8...8...8..
    c5c0:	000039d8 00003a44 00003a44 000039b8     .9..D:..D:...9..
    c5d0:	000039ca 000039e6 000039bc 000039f4     .9...9...9...9..
    c5e0:	00003a34 42002c00 42003000 42003400     4:...,.B.0.B.4.B
    c5f0:	001c1c1b 10000800 00002000 00000043     ......... ..C...

0000c600 <_global_impure_ptr>:
    c600:	2000010c 00000000                       ... ....

0000c608 <tinytens>:
    c608:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    c618:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    c628:	64ac6f43 11680628                       Co.d(.h.

0000c630 <fpi.5246>:
    c630:	00000035 fffffbce 000003cb 00000001     5...............
    c640:	00000000                                ....

0000c644 <fpinan.5282>:
    c644:	00000034 fffffbce 000003cb 00000001     4...............
    c654:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    c664:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    c674:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    c684:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    c694:	62613938 66656463 20200000                       89abcdef.

0000c69d <_ctype_>:
    c69d:	20202000 20202020 28282020 20282828     .         ((((( 
    c6ad:	20202020 20202020 20202020 20202020                     
    c6bd:	10108820 10101010 10101010 10101010      ...............
    c6cd:	04040410 04040404 10040404 10101010     ................
    c6dd:	41411010 41414141 01010101 01010101     ..AAAAAA........
    c6ed:	01010101 01010101 01010101 10101010     ................
    c6fd:	42421010 42424242 02020202 02020202     ..BBBBBB........
    c70d:	02020202 02020202 02020202 10101010     ................
    c71d:	00000020 00000000 00000000 00000000      ...............
	...
    c79d:	666e4900 74696e69 614e0079 0000004e              .Infinity.NaN..

0000c7ac <__sf_fake_stdin>:
	...

0000c7cc <__sf_fake_stdout>:
	...

0000c7ec <__sf_fake_stderr>:
	...
    c80c:	49534f50 002e0058 00000000              POSIX.......

0000c818 <__mprec_tens>:
    c818:	00000000 3ff00000 00000000 40240000     .......?......$@
    c828:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    c838:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    c848:	00000000 412e8480 00000000 416312d0     .......A......cA
    c858:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    c868:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    c878:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    c888:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    c898:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    c8a8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    c8b8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    c8c8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    c8d8:	79d99db4 44ea7843                       ...yCx.D

0000c8e0 <__mprec_bigtens>:
    c8e0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    c8f0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    c900:	7f73bf3c 75154fdd                       <.s..O.u

0000c908 <p05.5281>:
    c908:	00000005 00000019 0000007d 00009504     ........}.......
    c918:	000094a0 000094e8 000093ce 000094e8     ................
    c928:	000094dc 000094e8 000093ce 000094a0     ................
    c938:	000094a0 000094dc 000093ce 000093c4     ................
    c948:	000093c4 000093c4 00009728 00009dd4     ........(.......
    c958:	00009fc2 00009fc2 00009db4 00009c9e     ................
    c968:	00009c9e 00009da6 00009db4 00009c9e     ................
    c978:	00009da6 00009c9e 00009db4 00009c9c     ................
    c988:	00009c9c 00009c9c 00009fca              ............

0000c994 <_init>:
    c994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c996:	46c0      	nop			; (mov r8, r8)
    c998:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c99a:	bc08      	pop	{r3}
    c99c:	469e      	mov	lr, r3
    c99e:	4770      	bx	lr

0000c9a0 <__init_array_start>:
    c9a0:	000000d9 	.word	0x000000d9

0000c9a4 <_fini>:
    c9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c9a6:	46c0      	nop			; (mov r8, r8)
    c9a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c9aa:	bc08      	pop	{r3}
    c9ac:	469e      	mov	lr, r3
    c9ae:	4770      	bx	lr

0000c9b0 <__fini_array_start>:
    c9b0:	000000b1 	.word	0x000000b1
