// Seed: 1242055299
module module_0 (
    output id_1,
    output id_2,
    output id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input logic id_7,
    output id_8,
    output id_9
    , id_10,
    input logic id_11,
    input id_12
);
  type_18(
      1 == 1, id_5, 1
  );
  assign id_7[1'b0] = id_5;
  always @(posedge 1) begin
    if (1) id_2 <= 1;
  end
  logic id_13;
  logic id_14 = id_9;
  type_21(
      id_8, id_3, id_1
  );
  assign id_14 = id_4 - 1 ? 1 : id_6;
endmodule
