@W: BN544 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":14:0:14:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: BN544 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":15:0:15:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: BN544 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":16:0:16:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: BN544 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":18:0:18:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: FX1183 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v":58:0:58:5|User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: BN114 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":47:8:47:15|Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.
@W: BN114 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":48:8:48:15|Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.
@W: BN114 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":15:8:15:15|Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd":503:8:503:9|User-specified initial value defined for instance Communication_0.UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd":49:4:49:5|User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd":49:4:49:5|User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":581:8:581:9|User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\adi_spi.vhd":245:8:245:9|User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd":382:8:382:9|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.TxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd":357:4:357:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.RxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":158:4:158:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.FIFO_COUNT[6:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":318:6:318:7|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded[0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":318:6:318:7|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.RD_Enable_Vector_Encoded[1] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_31[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_30[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_29[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_28[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_27[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_26[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_25[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_24[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_23[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_22[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_21[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_20[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_19[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_18[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_17[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_16[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_15[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_14[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_13[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_12[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_11[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_10[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_9[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_8[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_7[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_6[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_5[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_4[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_3[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_2[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_1[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignment_fifo.vhd":284:4:284:5|User-specified initial value defined for instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.Alignment_Fifo_0.memory_store.r_FIFO_DATA_0[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd":158:8:158:9|User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Main_0.Remaining_Number_Of_Samples[19:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd":391:8:391:9|User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":501:8:501:9|User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. 
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelanemstr\2.1.100\rtl\vlog\core\corelanemstrmode2.v":132:0:132:5|Removing sequential instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelanemstr\2.1.100\rtl\vlog\core\corelanemstrmode2.v":132:0:132:5|Removing sequential instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_1.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_2.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_3.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_0.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_1.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_2.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_1_0[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_1_0[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_1_0[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Input_Data_1_0[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Output_Sample_Part_2[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Output_Sample_Part_2[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Output_Sample_Part_2[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_1.Trigger_Unit_3.Output_Sample_Part_2[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd":49:4:49:5|Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd":49:4:49:5|Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v":58:0:58:5|Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 8545 sequential elements including Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd":28:12:28:13|Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 1058 sequential elements including Clock_Reset_0.Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corerfd\2.1.100\rtl\vlog\core\corerfdsync.v":26:4:26:9|Found inferred clock PF_CCC_C5_PF_CCC_C5_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 60 sequential elements including Data_Block_0.DataSource_Transcievers_0.OneLane_Transciever_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_ref.syncTemp[0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd":28:12:28:13|Found inferred clock Top|N_4_inferred_clock which controls 2 sequential elements including Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_cck.rpt" .
