-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity simd_MAC is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    wpack_0_V_read : IN STD_LOGIC_VECTOR (25 downto 0);
    wpack_1_V_read : IN STD_LOGIC_VECTOR (25 downto 0);
    wpack_2_V_read : IN STD_LOGIC_VECTOR (25 downto 0);
    wpack_3_V_read : IN STD_LOGIC_VECTOR (25 downto 0);
    wpack_4_V_read : IN STD_LOGIC_VECTOR (25 downto 0);
    wpack_5_V_read : IN STD_LOGIC_VECTOR (25 downto 0);
    wpack_6_V_read : IN STD_LOGIC_VECTOR (25 downto 0);
    wpack_7_V_read : IN STD_LOGIC_VECTOR (25 downto 0);
    ipack_0_V_read : IN STD_LOGIC_VECTOR (14 downto 0);
    ipack_1_V_read : IN STD_LOGIC_VECTOR (14 downto 0);
    ipack_2_V_read : IN STD_LOGIC_VECTOR (14 downto 0);
    ipack_3_V_read : IN STD_LOGIC_VECTOR (14 downto 0);
    ipack_4_V_read : IN STD_LOGIC_VECTOR (14 downto 0);
    ipack_5_V_read : IN STD_LOGIC_VECTOR (14 downto 0);
    ipack_6_V_read : IN STD_LOGIC_VECTOR (14 downto 0);
    ipack_7_V_read : IN STD_LOGIC_VECTOR (14 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of simd_MAC is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";

    signal mul_ln1352_fu_729_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_reg_793 : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal mul_ln1352_12_fu_737_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_12_reg_799 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln700_fu_174_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_reg_805 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_62_fu_177_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_62_reg_810 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_63_fu_180_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln700_63_reg_815 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln700_64_fu_183_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln700_64_reg_820 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1352_13_fu_745_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_13_reg_825 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln700_65_fu_194_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln700_65_reg_831 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln700_66_fu_197_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_66_reg_836 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1352_14_fu_753_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_14_reg_841 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln700_67_fu_208_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_67_reg_847 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_68_fu_211_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln700_68_reg_852 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1352_15_fu_761_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_15_reg_857 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_16_fu_769_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_16_reg_863 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln700_71_fu_230_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_71_reg_869 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_72_fu_233_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_72_reg_874 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_73_fu_236_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln700_73_reg_879 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln700_74_fu_239_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln700_74_reg_884 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1352_17_fu_777_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_17_reg_889 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln700_75_fu_250_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln700_75_reg_895 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln700_76_fu_253_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_76_reg_900 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1352_18_fu_785_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_18_reg_905 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln700_77_fu_264_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_77_reg_911 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln700_78_fu_267_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln700_78_reg_916 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln78_fu_390_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln78_reg_921 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln78_1_fu_418_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln78_1_reg_926 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_reg_931 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_31_reg_936 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln78_3_fu_566_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln78_3_reg_941 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln78_4_fu_594_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln78_4_reg_946 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_9_reg_951 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_34_reg_956 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_15_fu_622_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln700_15_reg_961 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sext_ln215_13_fu_270_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln700_fu_273_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln700_fu_280_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln700_11_fu_290_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln700_12_fu_301_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln700_19_fu_308_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln700_76_fu_276_p2 : STD_LOGIC_VECTOR (40 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln700_76_fu_276_p2 : signal is "no";
    signal add_ln700_77_fu_304_p2 : STD_LOGIC_VECTOR (40 downto 0);
    attribute use_dsp48 of add_ln700_77_fu_304_p2 : signal is "no";
    signal sext_ln700_13_fu_314_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln700_10_fu_286_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln700_69_fu_324_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln700_70_fu_328_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln700_13_fu_293_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln700_24_fu_344_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln215_fu_297_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln700_26_fu_354_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln700_20_fu_318_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln700_27_fu_359_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_29_fu_378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_368_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln78_fu_386_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln700_25_fu_349_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_30_fu_406_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_396_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln78_1_fu_414_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln700_11_fu_332_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln700_23_fu_338_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln647_fu_364_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln215_19_fu_446_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln700_17_fu_449_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln700_12_fu_456_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln700_19_fu_466_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln700_20_fu_477_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln700_29_fu_484_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln700_78_fu_452_p2 : STD_LOGIC_VECTOR (40 downto 0);
    attribute use_dsp48 of add_ln700_78_fu_452_p2 : signal is "no";
    signal add_ln700_79_fu_480_p2 : STD_LOGIC_VECTOR (40 downto 0);
    attribute use_dsp48 of add_ln700_79_fu_480_p2 : signal is "no";
    signal sext_ln700_21_fu_490_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln700_18_fu_462_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln700_79_fu_500_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln700_80_fu_504_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln700_28_fu_469_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln700_34_fu_520_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln215_1_fu_473_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln700_36_fu_530_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln700_30_fu_494_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln700_37_fu_535_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_32_fu_554_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_62_1_fu_544_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln78_3_fu_562_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln700_35_fu_525_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_33_fu_582_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_63_1_fu_572_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln78_4_fu_590_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln700_14_fu_508_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln700_33_fu_514_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln647_8_fu_540_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln700_22_fu_618_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln700_14_fu_442_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln647_fu_628_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln78_2_fu_631_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln78_2_fu_634_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln647_1_fu_650_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln78_5_fu_653_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln700_24_fu_665_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln700_15_fu_640_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln700_16_fu_668_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln700_26_fu_678_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln700_16_fu_643_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln700_17_fu_681_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln78_5_fu_656_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln700_28_fu_691_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln215_17_fu_646_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln700_18_fu_695_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln700_23_fu_662_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln700_25_fu_674_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln700_27_fu_687_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln700_29_fu_701_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1352_fu_729_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1352_12_fu_737_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1352_13_fu_745_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1352_14_fu_753_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1352_15_fu_761_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1352_16_fu_769_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1352_17_fu_777_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1352_18_fu_785_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal wpack_0_V_read_int_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal wpack_1_V_read_int_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal wpack_2_V_read_int_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal wpack_3_V_read_int_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal wpack_4_V_read_int_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal wpack_5_V_read_int_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal wpack_6_V_read_int_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal wpack_7_V_read_int_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal ipack_0_V_read_int_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal ipack_1_V_read_int_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal ipack_2_V_read_int_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal ipack_3_V_read_int_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal ipack_4_V_read_int_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal ipack_5_V_read_int_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal ipack_6_V_read_int_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal ipack_7_V_read_int_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1352_12_fu_737_p10 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_13_fu_745_p10 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_14_fu_753_p10 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_15_fu_761_p10 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_16_fu_769_p10 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_17_fu_777_p10 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_18_fu_785_p10 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1352_fu_729_p10 : STD_LOGIC_VECTOR (40 downto 0);

    component ultra_net_mul_mulbml IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (25 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;



begin
    ultra_net_mul_mulbml_U357 : component ultra_net_mul_mulbml
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 26,
        din1_WIDTH => 15,
        dout_WIDTH => 41)
    port map (
        din0 => wpack_0_V_read_int_reg,
        din1 => mul_ln1352_fu_729_p1,
        dout => mul_ln1352_fu_729_p2);

    ultra_net_mul_mulbml_U358 : component ultra_net_mul_mulbml
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 26,
        din1_WIDTH => 15,
        dout_WIDTH => 41)
    port map (
        din0 => wpack_1_V_read_int_reg,
        din1 => mul_ln1352_12_fu_737_p1,
        dout => mul_ln1352_12_fu_737_p2);

    ultra_net_mul_mulbml_U359 : component ultra_net_mul_mulbml
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 26,
        din1_WIDTH => 15,
        dout_WIDTH => 41)
    port map (
        din0 => wpack_2_V_read_int_reg,
        din1 => mul_ln1352_13_fu_745_p1,
        dout => mul_ln1352_13_fu_745_p2);

    ultra_net_mul_mulbml_U360 : component ultra_net_mul_mulbml
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 26,
        din1_WIDTH => 15,
        dout_WIDTH => 41)
    port map (
        din0 => wpack_3_V_read_int_reg,
        din1 => mul_ln1352_14_fu_753_p1,
        dout => mul_ln1352_14_fu_753_p2);

    ultra_net_mul_mulbml_U361 : component ultra_net_mul_mulbml
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 26,
        din1_WIDTH => 15,
        dout_WIDTH => 41)
    port map (
        din0 => wpack_4_V_read_int_reg,
        din1 => mul_ln1352_15_fu_761_p1,
        dout => mul_ln1352_15_fu_761_p2);

    ultra_net_mul_mulbml_U362 : component ultra_net_mul_mulbml
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 26,
        din1_WIDTH => 15,
        dout_WIDTH => 41)
    port map (
        din0 => wpack_5_V_read_int_reg,
        din1 => mul_ln1352_16_fu_769_p1,
        dout => mul_ln1352_16_fu_769_p2);

    ultra_net_mul_mulbml_U363 : component ultra_net_mul_mulbml
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 26,
        din1_WIDTH => 15,
        dout_WIDTH => 41)
    port map (
        din0 => wpack_6_V_read_int_reg,
        din1 => mul_ln1352_17_fu_777_p1,
        dout => mul_ln1352_17_fu_777_p2);

    ultra_net_mul_mulbml_U364 : component ultra_net_mul_mulbml
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 26,
        din1_WIDTH => 15,
        dout_WIDTH => 41)
    port map (
        din0 => wpack_7_V_read_int_reg,
        din1 => mul_ln1352_18_fu_785_p1,
        dout => mul_ln1352_18_fu_785_p2);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln700_15_reg_961 <= add_ln700_15_fu_622_p2;
                add_ln78_1_reg_926 <= add_ln78_1_fu_418_p2;
                add_ln78_3_reg_941 <= add_ln78_3_fu_566_p2;
                add_ln78_4_reg_946 <= add_ln78_4_fu_594_p2;
                add_ln78_reg_921 <= add_ln78_fu_390_p2;
                mul_ln1352_12_reg_799 <= mul_ln1352_12_fu_737_p2;
                mul_ln1352_13_reg_825 <= mul_ln1352_13_fu_745_p2;
                mul_ln1352_14_reg_841 <= mul_ln1352_14_fu_753_p2;
                mul_ln1352_15_reg_857 <= mul_ln1352_15_fu_761_p2;
                mul_ln1352_16_reg_863 <= mul_ln1352_16_fu_769_p2;
                mul_ln1352_17_reg_889 <= mul_ln1352_17_fu_777_p2;
                mul_ln1352_18_reg_905 <= mul_ln1352_18_fu_785_p2;
                mul_ln1352_reg_793 <= mul_ln1352_fu_729_p2;
                tmp_31_reg_936 <= add_ln700_23_fu_338_p2(32 downto 32);
                tmp_34_reg_956 <= add_ln700_33_fu_514_p2(32 downto 32);
                tmp_9_reg_951 <= add_ln700_14_fu_508_p2(42 downto 33);
                tmp_reg_931 <= add_ln700_11_fu_332_p2(42 downto 33);
                trunc_ln700_62_reg_810 <= trunc_ln700_62_fu_177_p1;
                trunc_ln700_63_reg_815 <= trunc_ln700_63_fu_180_p1;
                trunc_ln700_64_reg_820 <= trunc_ln700_64_fu_183_p1;
                trunc_ln700_65_reg_831 <= trunc_ln700_65_fu_194_p1;
                trunc_ln700_66_reg_836 <= trunc_ln700_66_fu_197_p1;
                trunc_ln700_67_reg_847 <= trunc_ln700_67_fu_208_p1;
                trunc_ln700_68_reg_852 <= trunc_ln700_68_fu_211_p1;
                trunc_ln700_71_reg_869 <= trunc_ln700_71_fu_230_p1;
                trunc_ln700_72_reg_874 <= trunc_ln700_72_fu_233_p1;
                trunc_ln700_73_reg_879 <= trunc_ln700_73_fu_236_p1;
                trunc_ln700_74_reg_884 <= trunc_ln700_74_fu_239_p1;
                trunc_ln700_75_reg_895 <= trunc_ln700_75_fu_250_p1;
                trunc_ln700_76_reg_900 <= trunc_ln700_76_fu_253_p1;
                trunc_ln700_77_reg_911 <= trunc_ln700_77_fu_264_p1;
                trunc_ln700_78_reg_916 <= trunc_ln700_78_fu_267_p1;
                trunc_ln700_reg_805 <= trunc_ln700_fu_174_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= sext_ln700_23_fu_662_p1;
                ap_return_1_int_reg <= sext_ln700_25_fu_674_p1;
                ap_return_2_int_reg <= sext_ln700_27_fu_687_p1;
                ap_return_3_int_reg <= sext_ln700_29_fu_701_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                ipack_0_V_read_int_reg <= ipack_0_V_read;
                ipack_1_V_read_int_reg <= ipack_1_V_read;
                ipack_2_V_read_int_reg <= ipack_2_V_read;
                ipack_3_V_read_int_reg <= ipack_3_V_read;
                ipack_4_V_read_int_reg <= ipack_4_V_read;
                ipack_5_V_read_int_reg <= ipack_5_V_read;
                ipack_6_V_read_int_reg <= ipack_6_V_read;
                ipack_7_V_read_int_reg <= ipack_7_V_read;
                wpack_0_V_read_int_reg <= wpack_0_V_read;
                wpack_1_V_read_int_reg <= wpack_1_V_read;
                wpack_2_V_read_int_reg <= wpack_2_V_read;
                wpack_3_V_read_int_reg <= wpack_3_V_read;
                wpack_4_V_read_int_reg <= wpack_4_V_read;
                wpack_5_V_read_int_reg <= wpack_5_V_read;
                wpack_6_V_read_int_reg <= wpack_6_V_read;
                wpack_7_V_read_int_reg <= wpack_7_V_read;
            end if;
        end if;
    end process;
    add_ln215_1_fu_473_p2 <= std_logic_vector(unsigned(trunc_ln700_71_reg_869) + unsigned(trunc_ln700_72_reg_874));
    add_ln215_fu_297_p2 <= std_logic_vector(unsigned(trunc_ln700_reg_805) + unsigned(trunc_ln700_62_reg_810));
    add_ln700_11_fu_332_p2 <= std_logic_vector(signed(sext_ln700_13_fu_314_p1) + signed(sext_ln700_10_fu_286_p1));
    add_ln700_12_fu_456_p2 <= std_logic_vector(signed(sext_ln215_19_fu_446_p1) + signed(sext_ln700_17_fu_449_p1));
    add_ln700_13_fu_293_p2 <= std_logic_vector(unsigned(trunc_ln700_63_reg_815) + unsigned(trunc_ln700_64_reg_820));
    add_ln700_14_fu_508_p2 <= std_logic_vector(signed(sext_ln700_21_fu_490_p1) + signed(sext_ln700_18_fu_462_p1));
    add_ln700_15_fu_622_p2 <= std_logic_vector(signed(sext_ln700_22_fu_618_p1) + signed(sext_ln700_14_fu_442_p1));
    add_ln700_16_fu_668_p2 <= std_logic_vector(signed(sext_ln700_24_fu_665_p1) + signed(sext_ln700_15_fu_640_p1));
    add_ln700_17_fu_681_p2 <= std_logic_vector(signed(sext_ln700_26_fu_678_p1) + signed(sext_ln700_16_fu_643_p1));
    add_ln700_18_fu_695_p2 <= std_logic_vector(signed(sext_ln700_28_fu_691_p1) + signed(sext_ln215_17_fu_646_p1));
    add_ln700_19_fu_308_p2 <= std_logic_vector(signed(sext_ln700_11_fu_290_p1) + signed(sext_ln700_12_fu_301_p1));
    add_ln700_20_fu_318_p2 <= std_logic_vector(signed(add_ln700_fu_280_p2) + signed(add_ln700_19_fu_308_p2));
    add_ln700_23_fu_338_p2 <= std_logic_vector(unsigned(trunc_ln700_69_fu_324_p1) + unsigned(trunc_ln700_70_fu_328_p1));
    add_ln700_24_fu_344_p2 <= std_logic_vector(unsigned(add_ln700_13_fu_293_p2) + unsigned(trunc_ln700_68_reg_852));
    add_ln700_25_fu_349_p2 <= std_logic_vector(unsigned(add_ln700_24_fu_344_p2) + unsigned(trunc_ln700_65_reg_831));
    add_ln700_26_fu_354_p2 <= std_logic_vector(unsigned(add_ln215_fu_297_p2) + unsigned(trunc_ln700_67_reg_847));
    add_ln700_27_fu_359_p2 <= std_logic_vector(unsigned(add_ln700_26_fu_354_p2) + unsigned(trunc_ln700_66_reg_836));
    add_ln700_28_fu_469_p2 <= std_logic_vector(unsigned(trunc_ln700_73_reg_879) + unsigned(trunc_ln700_74_reg_884));
    add_ln700_29_fu_484_p2 <= std_logic_vector(signed(sext_ln700_19_fu_466_p1) + signed(sext_ln700_20_fu_477_p1));
    add_ln700_30_fu_494_p2 <= std_logic_vector(signed(add_ln700_12_fu_456_p2) + signed(add_ln700_29_fu_484_p2));
    add_ln700_33_fu_514_p2 <= std_logic_vector(unsigned(trunc_ln700_79_fu_500_p1) + unsigned(trunc_ln700_80_fu_504_p1));
    add_ln700_34_fu_520_p2 <= std_logic_vector(unsigned(add_ln700_28_fu_469_p2) + unsigned(trunc_ln700_78_reg_916));
    add_ln700_35_fu_525_p2 <= std_logic_vector(unsigned(add_ln700_34_fu_520_p2) + unsigned(trunc_ln700_75_reg_895));
    add_ln700_36_fu_530_p2 <= std_logic_vector(unsigned(add_ln215_1_fu_473_p2) + unsigned(trunc_ln700_77_reg_911));
    add_ln700_37_fu_535_p2 <= std_logic_vector(unsigned(add_ln700_36_fu_530_p2) + unsigned(trunc_ln700_76_reg_900));
    add_ln700_76_fu_276_p2 <= std_logic_vector(signed(mul_ln1352_12_reg_799) + signed(mul_ln1352_reg_793));
    add_ln700_77_fu_304_p2 <= std_logic_vector(signed(mul_ln1352_14_reg_841) + signed(mul_ln1352_13_reg_825));
    add_ln700_78_fu_452_p2 <= std_logic_vector(signed(mul_ln1352_16_reg_863) + signed(mul_ln1352_15_reg_857));
    add_ln700_79_fu_480_p2 <= std_logic_vector(signed(mul_ln1352_18_reg_905) + signed(mul_ln1352_17_reg_889));
    add_ln700_fu_280_p2 <= std_logic_vector(signed(sext_ln215_13_fu_270_p1) + signed(sext_ln700_fu_273_p1));
    add_ln78_1_fu_418_p2 <= std_logic_vector(unsigned(p_Result_4_fu_396_p4) + unsigned(zext_ln78_1_fu_414_p1));
    add_ln78_2_fu_634_p2 <= std_logic_vector(signed(sext_ln647_fu_628_p1) + signed(zext_ln78_2_fu_631_p1));
    add_ln78_3_fu_566_p2 <= std_logic_vector(unsigned(p_Result_62_1_fu_544_p4) + unsigned(zext_ln78_3_fu_562_p1));
    add_ln78_4_fu_594_p2 <= std_logic_vector(unsigned(p_Result_63_1_fu_572_p4) + unsigned(zext_ln78_4_fu_590_p1));
    add_ln78_5_fu_656_p2 <= std_logic_vector(signed(sext_ln647_1_fu_650_p1) + signed(zext_ln78_5_fu_653_p1));
    add_ln78_fu_390_p2 <= std_logic_vector(unsigned(p_Result_s_fu_368_p4) + unsigned(zext_ln78_fu_386_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(sext_ln700_23_fu_662_p1, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= sext_ln700_23_fu_662_p1;
        end if; 
    end process;


    ap_return_1_assign_proc : process(sext_ln700_25_fu_674_p1, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= sext_ln700_25_fu_674_p1;
        end if; 
    end process;


    ap_return_2_assign_proc : process(sext_ln700_27_fu_687_p1, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= sext_ln700_27_fu_687_p1;
        end if; 
    end process;


    ap_return_3_assign_proc : process(sext_ln700_29_fu_701_p1, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= sext_ln700_29_fu_701_p1;
        end if; 
    end process;

    mul_ln1352_12_fu_737_p1 <= mul_ln1352_12_fu_737_p10(15 - 1 downto 0);
    mul_ln1352_12_fu_737_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ipack_1_V_read_int_reg),41));
    mul_ln1352_13_fu_745_p1 <= mul_ln1352_13_fu_745_p10(15 - 1 downto 0);
    mul_ln1352_13_fu_745_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ipack_2_V_read_int_reg),41));
    mul_ln1352_14_fu_753_p1 <= mul_ln1352_14_fu_753_p10(15 - 1 downto 0);
    mul_ln1352_14_fu_753_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ipack_3_V_read_int_reg),41));
    mul_ln1352_15_fu_761_p1 <= mul_ln1352_15_fu_761_p10(15 - 1 downto 0);
    mul_ln1352_15_fu_761_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ipack_4_V_read_int_reg),41));
    mul_ln1352_16_fu_769_p1 <= mul_ln1352_16_fu_769_p10(15 - 1 downto 0);
    mul_ln1352_16_fu_769_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ipack_5_V_read_int_reg),41));
    mul_ln1352_17_fu_777_p1 <= mul_ln1352_17_fu_777_p10(15 - 1 downto 0);
    mul_ln1352_17_fu_777_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ipack_6_V_read_int_reg),41));
    mul_ln1352_18_fu_785_p1 <= mul_ln1352_18_fu_785_p10(15 - 1 downto 0);
    mul_ln1352_18_fu_785_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ipack_7_V_read_int_reg),41));
    mul_ln1352_fu_729_p1 <= mul_ln1352_fu_729_p10(15 - 1 downto 0);
    mul_ln1352_fu_729_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ipack_0_V_read_int_reg),41));
    p_Result_4_fu_396_p4 <= add_ln700_20_fu_318_p2(32 downto 22);
    p_Result_62_1_fu_544_p4 <= add_ln700_30_fu_494_p2(21 downto 11);
    p_Result_63_1_fu_572_p4 <= add_ln700_30_fu_494_p2(32 downto 22);
    p_Result_s_fu_368_p4 <= add_ln700_20_fu_318_p2(21 downto 11);
        sext_ln215_13_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1352_reg_793),42));

        sext_ln215_17_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln78_2_fu_634_p2),12));

        sext_ln215_19_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1352_15_reg_857),42));

        sext_ln647_1_fu_650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_reg_951),11));

        sext_ln647_fu_628_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_reg_931),11));

        sext_ln700_10_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln700_fu_280_p2),43));

        sext_ln700_11_fu_290_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1352_13_reg_825),42));

        sext_ln700_12_fu_301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1352_14_reg_841),42));

        sext_ln700_13_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln700_19_fu_308_p2),43));

        sext_ln700_14_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln647_fu_364_p1),12));

        sext_ln700_15_fu_640_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln78_reg_921),12));

        sext_ln700_16_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln78_1_reg_926),12));

        sext_ln700_17_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1352_16_reg_863),42));

        sext_ln700_18_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln700_12_fu_456_p2),43));

        sext_ln700_19_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1352_17_reg_889),42));

        sext_ln700_20_fu_477_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1352_18_reg_905),42));

        sext_ln700_21_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln700_29_fu_484_p2),43));

        sext_ln700_22_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln647_8_fu_540_p1),12));

        sext_ln700_23_fu_662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln700_15_reg_961),16));

        sext_ln700_24_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln78_3_reg_941),12));

        sext_ln700_25_fu_674_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln700_16_fu_668_p2),16));

        sext_ln700_26_fu_678_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln78_4_reg_946),12));

        sext_ln700_27_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln700_17_fu_681_p2),16));

        sext_ln700_28_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln78_5_fu_656_p2),12));

        sext_ln700_29_fu_701_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln700_18_fu_695_p2),16));

        sext_ln700_fu_273_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1352_12_reg_799),42));

    tmp_29_fu_378_p3 <= add_ln700_27_fu_359_p2(10 downto 10);
    tmp_30_fu_406_p3 <= add_ln700_25_fu_349_p2(21 downto 21);
    tmp_32_fu_554_p3 <= add_ln700_37_fu_535_p2(10 downto 10);
    tmp_33_fu_582_p3 <= add_ln700_35_fu_525_p2(21 downto 21);
    trunc_ln647_8_fu_540_p1 <= add_ln700_30_fu_494_p2(11 - 1 downto 0);
    trunc_ln647_fu_364_p1 <= add_ln700_20_fu_318_p2(11 - 1 downto 0);
    trunc_ln700_62_fu_177_p1 <= mul_ln1352_fu_729_p2(11 - 1 downto 0);
    trunc_ln700_63_fu_180_p1 <= mul_ln1352_12_fu_737_p2(22 - 1 downto 0);
    trunc_ln700_64_fu_183_p1 <= mul_ln1352_fu_729_p2(22 - 1 downto 0);
    trunc_ln700_65_fu_194_p1 <= mul_ln1352_13_fu_745_p2(22 - 1 downto 0);
    trunc_ln700_66_fu_197_p1 <= mul_ln1352_13_fu_745_p2(11 - 1 downto 0);
    trunc_ln700_67_fu_208_p1 <= mul_ln1352_14_fu_753_p2(11 - 1 downto 0);
    trunc_ln700_68_fu_211_p1 <= mul_ln1352_14_fu_753_p2(22 - 1 downto 0);
    trunc_ln700_69_fu_324_p1 <= add_ln700_76_fu_276_p2(33 - 1 downto 0);
    trunc_ln700_70_fu_328_p1 <= add_ln700_77_fu_304_p2(33 - 1 downto 0);
    trunc_ln700_71_fu_230_p1 <= mul_ln1352_16_fu_769_p2(11 - 1 downto 0);
    trunc_ln700_72_fu_233_p1 <= mul_ln1352_15_fu_761_p2(11 - 1 downto 0);
    trunc_ln700_73_fu_236_p1 <= mul_ln1352_16_fu_769_p2(22 - 1 downto 0);
    trunc_ln700_74_fu_239_p1 <= mul_ln1352_15_fu_761_p2(22 - 1 downto 0);
    trunc_ln700_75_fu_250_p1 <= mul_ln1352_17_fu_777_p2(22 - 1 downto 0);
    trunc_ln700_76_fu_253_p1 <= mul_ln1352_17_fu_777_p2(11 - 1 downto 0);
    trunc_ln700_77_fu_264_p1 <= mul_ln1352_18_fu_785_p2(11 - 1 downto 0);
    trunc_ln700_78_fu_267_p1 <= mul_ln1352_18_fu_785_p2(22 - 1 downto 0);
    trunc_ln700_79_fu_500_p1 <= add_ln700_78_fu_452_p2(33 - 1 downto 0);
    trunc_ln700_80_fu_504_p1 <= add_ln700_79_fu_480_p2(33 - 1 downto 0);
    trunc_ln700_fu_174_p1 <= mul_ln1352_12_fu_737_p2(11 - 1 downto 0);
    zext_ln78_1_fu_414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_406_p3),11));
    zext_ln78_2_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_reg_936),11));
    zext_ln78_3_fu_562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_554_p3),11));
    zext_ln78_4_fu_590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_582_p3),11));
    zext_ln78_5_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_reg_956),11));
    zext_ln78_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_378_p3),11));
end behav;
