// Seed: 3207972953
module module_0 ();
  assign id_0 = id_0;
  assign id_1 = 1;
  logic id_2;
  type_8(
      id_0, ~1, id_0, 1, id_3 & ~1
  );
  reg   id_4;
  logic id_5;
  logic id_6;
  always @(1 or 1'b0) begin
    SystemTFIdentifier(1, id_4);
  end
  always @(posedge 1) id_4 <= #id_6 1;
endmodule
