// Seed: 1490719995
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    output tri0 id_5,
    output supply1 id_6,
    input tri0 id_7
    , id_19,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    output wand id_11,
    output tri0 id_12,
    input supply0 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri0 id_16,
    input supply1 id_17
);
  wire id_20[1 : -1];
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wand id_2,
    input supply1 id_3
    , id_26,
    input tri id_4,
    input uwire id_5,
    output tri0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input wand id_9,
    output uwire id_10,
    output tri id_11,
    input tri1 id_12,
    input wand id_13,
    output supply1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input wor id_17
    , id_27,
    input wand id_18,
    input wire id_19,
    output supply0 id_20,
    input uwire id_21,
    input wire id_22,
    output wor id_23,
    input uwire id_24
);
  logic id_28;
  module_0 modCall_1 (
      id_14,
      id_22,
      id_16,
      id_1,
      id_9,
      id_23,
      id_14,
      id_1,
      id_5,
      id_9,
      id_16,
      id_23,
      id_10,
      id_9,
      id_9,
      id_17,
      id_7,
      id_4
  );
endmodule
