
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.065025                       # Number of seconds simulated
sim_ticks                                 65025374000                       # Number of ticks simulated
final_tick                                65025374000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 280679                       # Simulator instruction rate (inst/s)
host_op_rate                                   280681                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              128074404                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680908                       # Number of bytes of host memory used
host_seconds                                   507.72                       # Real time elapsed on the host
sim_insts                                   142504966                       # Number of instructions simulated
sim_ops                                     142506110                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              35520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 555                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             344481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             169288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         32480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                546248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        344481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           344481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            344481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            169288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        32480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               546248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         556                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  35584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   35584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   65025365500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    306.716981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.591550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.112943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           35     33.02%     33.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           29     27.36%     60.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12     11.32%     71.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      6.60%     78.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      3.77%     82.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      2.83%     84.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      3.77%     88.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.94%     89.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11     10.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          106                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     10214750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                20639750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2780000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18371.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37121.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      439                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  116952096.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   535500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   258060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2463300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4280700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               153600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         8476470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2882880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      15598030140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            15620153850                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.216282                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          65015474000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       283000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  64989490500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7507750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       8191750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     18595000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   299880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   144210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1499400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              2905860                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               267840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         9075540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3026880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      15598277040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            15618569850                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.191923                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          65018305250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       525000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  64990519500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      7882500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       5237750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     19903250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20003131                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20002479                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               483                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             17502293                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                17501042                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.992852                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     209                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              79                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               77                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert           65                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        130050749                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               8667                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      142515185                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20003131                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           17501253                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     130008129                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1204                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          372                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  50005404                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   201                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          130017899                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.096135                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.095810                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 49959840     38.43%     38.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 40053017     30.81%     69.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 17551023     13.50%     82.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 22454019     17.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            130017899                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.153810                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.095843                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 16257447                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              66253781                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  21256463                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              26249773                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    435                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             17500779                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   168                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              142511546                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1419                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    435                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 35008217                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                16350281                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2965                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  27405937                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              51250064                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              142510057                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   507                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              43649507                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                   1064                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                5                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           170009465                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             245014575                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        185011585                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups              123                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             170005712                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     3753                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 61                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             41                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  73848618                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             50001665                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            12501607                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          10000096                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  142509575                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  39                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 142508378                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               161                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            3503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         2968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     130017899                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.096067                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.881892                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            37413565     28.78%     28.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            50201053     38.61%     67.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            34902567     26.84%     94.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7500665      5.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  49      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       130017899                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     491      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv               129997995     95.41%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6250540      4.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   647      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 3      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              60005367     42.11%     42.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             10000004      7.02%     49.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              10000008      7.02%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   13      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  10      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             50001534     35.09%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12501415      8.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              142508378                       # Type of FU issued
system.cpu.iq.rate                           1.095791                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   136249677                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.956082                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          551284288                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         142513118                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    142507496                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              278757940                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         30000186                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          858                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          462                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            52                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    435                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     218                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    37                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           142509626                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              50001665                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             12501607                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 38                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    37                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            107                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             32                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          319                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  351                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             142507859                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              50001353                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               519                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            12                       # number of nop insts executed
system.cpu.iew.exec_refs                     62502654                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 20001396                       # Number of branches executed
system.cpu.iew.exec_stores                   12501301                       # Number of stores executed
system.cpu.iew.exec_rate                     1.095787                       # Inst execution rate
system.cpu.iew.wb_sent                      142507617                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     142507577                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 110003456                       # num instructions producing a value
system.cpu.iew.wb_consumers                 168805827                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.095784                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.651657                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            3074                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              30                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               316                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    130017246                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.096055                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.105392                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     70014263     53.85%     53.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     40001382     30.77%     84.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7500947      5.77%     90.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2500253      1.92%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          168      0.00%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          115      0.00%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           45      0.00%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           25      0.00%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10000048      7.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    130017246                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            142504967                       # Number of instructions committed
system.cpu.commit.committedOps              142506111                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       62501952                       # Number of memory references committed
system.cpu.commit.loads                      50000807                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.branches                   20001089                       # Number of branches committed
system.cpu.commit.vec_insts                        80                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 122505521                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   98                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         60004102     42.11%     42.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        10000004      7.02%     49.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         10000003      7.02%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              13      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             10      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        50000807     35.09%     91.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       12501145      8.77%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         142506111                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10000048                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    262526240                       # The number of ROB reads
system.cpu.rob.rob_writes                   285019023                       # The number of ROB writes
system.cpu.timesIdled                             270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   142504966                       # Number of Instructions Simulated
system.cpu.committedOps                     142506110                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.912605                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.912605                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.095764                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.095764                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                185008932                       # number of integer regfile reads
system.cpu.int_regfile_writes               110005242                       # number of integer regfile writes
system.cpu.vec_regfile_reads                      108                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      53                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  60001773                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 60001770                       # number of cc regfile writes
system.cpu.misc_regfile_reads               160006418                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     35                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           184.976109                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32501644                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          161699.721393                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   184.976109                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.180641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.180641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          65004753                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         65004753                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20000959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20000959                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     12500650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12500650                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      32501609                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32501609                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32501609                       # number of overall hits
system.cpu.dcache.overall_hits::total        32501609                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           151                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          478                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          629                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            629                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          629                       # number of overall misses
system.cpu.dcache.overall_misses::total           629                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     12205500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12205500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     21375967                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21375967                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       265500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       265500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     33581467                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33581467                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     33581467                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33581467                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20001110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20001110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     12501128                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12501128                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32502238                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32502238                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32502238                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32502238                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000038                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000038                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000019                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000019                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 80831.125828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80831.125828                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44719.596234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44719.596234                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        88500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        88500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53388.659777                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53388.659777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53388.659777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53388.659777                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2007                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.461538                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          377                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          377                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          429                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          429                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          429                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          429                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          200                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          200                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8264500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8264500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      6484467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6484467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     14748967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14748967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     14748967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14748967                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83479.797980                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83479.797980                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64202.643564                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64202.643564                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73744.835000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73744.835000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73744.835000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73744.835000                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                50                       # number of replacements
system.cpu.icache.tags.tagsinuse           264.960940                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            50004967                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          141657.130312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   264.960940                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.517502                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.517502                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          303                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.591797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         100011159                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        100011159                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     50004967                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        50004967                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      50004967                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         50004967                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     50004967                       # number of overall hits
system.cpu.icache.overall_hits::total        50004967                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          436                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           436                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          436                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            436                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          436                       # number of overall misses
system.cpu.icache.overall_misses::total           436                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     32460491                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32460491                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     32460491                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32460491                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     32460491                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32460491                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     50005403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     50005403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     50005403                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     50005403                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     50005403                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     50005403                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74450.667431                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74450.667431                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 74450.667431                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74450.667431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 74450.667431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74450.667431                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11888                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               102                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   116.549020                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu.icache.writebacks::total                50                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           82                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           82                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     27937492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27937492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     27937492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27937492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     27937492                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27937492                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78919.468927                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78919.468927                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78919.468927                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78919.468927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78919.468927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78919.468927                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              213                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 214                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    10                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    31.994162                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        50                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       26.994172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     4.999990                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000976                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000153                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.001373                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4905                       # Number of tag accesses
system.l2.tags.data_accesses                     4905                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           48                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               48                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    27                       # number of demand (read+write) hits
system.l2.demand_hits::total                       30                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data                   27                       # number of overall hits
system.l2.overall_hits::total                      30                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               77                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  77                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              351                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           97                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              97                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 174                       # number of demand (read+write) misses
system.l2.demand_misses::total                    525                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                351                       # number of overall misses
system.l2.overall_misses::cpu.data                174                       # number of overall misses
system.l2.overall_misses::total                   525                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      6218000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6218000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     27555500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27555500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      8101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8101000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      27555500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      14319000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         41874500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     27555500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     14319000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        41874500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           48                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  555                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 555                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.754902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.754902                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.991525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991525                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.979798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.979798                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.991525                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.865672                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.945946                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.991525                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.865672                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.945946                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80753.246753                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80753.246753                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78505.698006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78505.698006                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 83515.463918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83515.463918                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78505.698006                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 82293.103448                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79760.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78505.698006                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 82293.103448                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79760.952381                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           53                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             53                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           76                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             76                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           96                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               523                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              576                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      2406354                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2406354                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      5747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     25455500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25455500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      7460500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7460500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     25455500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     13207500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38663000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     25455500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     13207500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      2406354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     41069354                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.745098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.745098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.991525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.969697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.969697                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.991525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.855721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.942342                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.991525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.855721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.037838                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 45402.905660                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 45402.905660                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75618.421053                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75618.421053                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72522.792023                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72522.792023                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77713.541667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77713.541667                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72522.792023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76787.790698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73925.430210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72522.792023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76787.790698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 45402.905660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71300.961806                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           556                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           16                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                479                       # Transaction distribution
system.membus.trans_dist::ReadExReq                76                       # Transaction distribution
system.membus.trans_dist::ReadExResp               76                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           480                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        35520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               556                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     556    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 556                       # Request fanout histogram
system.membus.reqLayer0.occupancy              686867                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2942750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          605                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           65                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             20                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65025374000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               452                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           50                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               65                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             102                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           99                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        12864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  38656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              65                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              620                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059677                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.237079                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    583     94.03%     94.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     37      5.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                620                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             352500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            301999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
