{"sections":[],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct"]]},"schemaVersion":{"minor":3,"major":0,"patch":0},"abstract":[{"text":"SPI Interrupt Enable","type":"text"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 19.5.1.","type":"text"},{"type":"text","text":" "},{"type":"text","text":"SPIE is bit 7 on SPCR."}],"variants":[{"paths":["\/documentation\/coreavr\/spi0-swift.struct\/interruptenable"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"symbol","metadata":{"role":"symbol","symbolKind":"property","title":"interruptEnable","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"interruptEnable","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"roleHeading":"Type Property","modules":[{"name":"CoreAVR"}],"externalID":"s:7CoreAVR4SPI0V15interruptEnableSbvpZ"},"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["macOS"],"tokens":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"interruptEnable"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" ","kind":"text"},{"text":"set","kind":"keyword"},{"kind":"text","text":" }"}]}],"kind":"declarations"},{"content":[{"level":2,"anchor":"discussion","text":"Discussion","type":"heading"},{"type":"paragraph","inlineContent":[{"type":"text","text":"This bit causes the SPI interrupt to be executed if SPIF bit in the SPSR Register is set and the if"},{"type":"text","text":" "},{"text":"the Global Interrupt Enable bit in SREG is set.","type":"text"}]}],"kind":"content"}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/interruptEnable"},"references":{"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/interruptEnable":{"title":"interruptEnable","type":"topic","url":"\/documentation\/coreavr\/spi0-swift.struct\/interruptenable","abstract":[{"type":"text","text":"SPI Interrupt Enable"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 19.5.1.","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"SPIE is bit 7 on SPCR."}],"role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"interruptEnable","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/interruptEnable"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct","type":"topic","role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SPI0","kind":"identifier"}],"navigatorTitle":[{"text":"SPI0","kind":"identifier"}],"abstract":[],"url":"\/documentation\/coreavr\/spi0-swift.struct","title":"SPI0","kind":"symbol"}}}