Protel Design System Design Rule Check
PCB File : F:\6. Khac\3. Smart AGRI\HardwareDesign\MotherBoard\PCB_Project\SmartAGR_Arduino_Version.PcbDoc
Date     : 4/12/2018
Time     : 10:29:01 AM

Processing Rule : Clearance Constraint (Gap=20mil) (InNamedPolygon('RGND')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=20mil) (InNamedPolygon('RGND')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=30mil) (InNamedPolygon('RGND')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-(6580mil,3661.417mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-(6580mil,120mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-(157.48mil,120mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad M1-(551.181mil,1898.425mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad M1-(3818.898mil,1898.425mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad M1-(2696.85mil,3602.362mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad M1-(629.921mil,3827.559mil) on Multi-Layer Actual Hole Size = 118.11mil
Rule Violations :7

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.346mil < 10mil) Between Via (5730mil,2975mil) from Top Layer to Bottom Layer And Pad R41-2(5732.598mil,3025mil) on Top Layer [Top Solder] Mask Sliver [8.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.347mil < 10mil) Between Via (5720mil,3075mil) from Top Layer to Bottom Layer And Pad R41-2(5732.598mil,3025mil) on Top Layer [Top Solder] Mask Sliver [8.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.346mil < 10mil) Between Via (5830mil,2975mil) from Top Layer to Bottom Layer And Pad R41-1(5807.401mil,3025mil) on Top Layer [Top Solder] Mask Sliver [8.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.375mil < 10mil) Between Via (5789mil,1340mil) from Top Layer to Bottom Layer And Pad U5-11(5780mil,1284.331mil) on Top Layer [Top Solder] Mask Sliver [3.375mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R16-1(6514mil,1792.997mil) on Top Layer And Pad R38-1(6464mil,1792.997mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R16-2(6513.995mil,1864.488mil) on Top Layer And Pad R38-2(6463.995mil,1864.488mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.284mil < 10mil) Between Via (5600mil,435mil) from Top Layer to Bottom Layer And Pad R37-1(5645mil,420.003mil) on Top Layer [Top Solder] Mask Sliver [7.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.408mil < 10mil) Between Via (5590mil,1345mil) from Top Layer to Bottom Layer And Pad R34-1(5629.997mil,1370mil) on Top Layer [Top Solder] Mask Sliver [8.408mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.284mil < 10mil) Between Via (5905mil,855mil) from Top Layer to Bottom Layer And Pad R31-1(5889.997mil,815mil) on Top Layer [Top Solder] Mask Sliver [2.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.04mil < 10mil) Between Via (5695mil,1555mil) from Top Layer to Bottom Layer And Pad D18-1(5675.268mil,1645mil) on Top Layer [Top Solder] Mask Sliver [5.04mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.619mil < 10mil) Between Via (5765mil,1555mil) from Top Layer to Bottom Layer And Pad D18-1(5675.268mil,1645mil) on Top Layer [Top Solder] Mask Sliver [7.619mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.972mil < 10mil) Between Via (5590mil,1485mil) from Top Layer to Bottom Layer And Pad C23-2(5640.626mil,1488.994mil) on Top Layer [Top Solder] Mask Sliver [8.972mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.186mil < 10mil) Between Via (6065mil,455mil) from Top Layer to Bottom Layer And Pad R26-1(6065mil,420.003mil) on Top Layer [Top Solder] Mask Sliver [3.186mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.284mil < 10mil) Between Via (6255mil,855mil) from Top Layer to Bottom Layer And Pad R18-1(6240.003mil,815mil) on Top Layer [Top Solder] Mask Sliver [2.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.284mil < 10mil) Between Via (6395mil,855mil) from Top Layer to Bottom Layer And Pad R21-1(6384.997mil,815mil) on Top Layer [Top Solder] Mask Sliver [2.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.268mil < 10mil) Between Via (6115mil,1695mil) from Top Layer to Bottom Layer And Pad D16-1(6215.268mil,1645mil) on Top Layer [Top Solder] Mask Sliver [5.268mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.04mil < 10mil) Between Via (6255mil,1555mil) from Top Layer to Bottom Layer And Pad D16-1(6215.268mil,1645mil) on Top Layer [Top Solder] Mask Sliver [5.04mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.189mil < 10mil) Between Via (6080mil,3075mil) from Top Layer to Bottom Layer And Pad U6-4(6045mil,3056.716mil) on Top Layer [Top Solder] Mask Sliver [3.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C25-1(5720.635mil,3339.006mil) on Top Layer And Pad C27-1(5720.635mil,3269.006mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C25-2(5799.374mil,3339.006mil) on Top Layer And Pad C27-2(5799.374mil,3269.006mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.186mil < 10mil) Between Via (5205mil,1750mil) from Top Layer to Bottom Layer And Pad R12-1(5205mil,1715.003mil) on Top Layer [Top Solder] Mask Sliver [3.186mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.913mil < 10mil) Between Pad R11-1(4695mil,1715.003mil) on Top Layer And Pad Q11-2(4631.37mil,1717.401mil) on Top Layer [Top Solder] Mask Sliver [7.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.918mil < 10mil) Between Pad R11-2(4695.005mil,1643.512mil) on Top Layer And Pad Q11-1(4631.37mil,1642.598mil) on Top Layer [Top Solder] Mask Sliver [7.918mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.186mil < 10mil) Between Via (4695mil,1750mil) from Top Layer to Bottom Layer And Pad R11-1(4695mil,1715.003mil) on Top Layer [Top Solder] Mask Sliver [3.186mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.918mil < 10mil) Between Pad Q10-1(4121.37mil,1642.598mil) on Top Layer And Pad R10-2(4185.005mil,1643.512mil) on Top Layer [Top Solder] Mask Sliver [7.918mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.913mil < 10mil) Between Pad Q10-2(4121.37mil,1717.401mil) on Top Layer And Pad R10-1(4185mil,1715.003mil) on Top Layer [Top Solder] Mask Sliver [7.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.186mil < 10mil) Between Via (3690mil,1750mil) from Top Layer to Bottom Layer And Pad R9-1(3690mil,1715.003mil) on Top Layer [Top Solder] Mask Sliver [3.186mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.186mil < 10mil) Between Via (3180mil,1750mil) from Top Layer to Bottom Layer And Pad R8-1(3180mil,1715.003mil) on Top Layer [Top Solder] Mask Sliver [3.186mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.945mil < 10mil) Between Via (5938mil,1740mil) from Top Layer to Bottom Layer And Pad F5-2(5958mil,1787.599mil) on Top Layer [Top Solder] Mask Sliver [5.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.945mil < 10mil) Between Via (5978mil,1740mil) from Top Layer to Bottom Layer And Pad F5-2(5958mil,1787.599mil) on Top Layer [Top Solder] Mask Sliver [5.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.63mil < 10mil) Between Via (5830mil,3775mil) from Top Layer to Bottom Layer And Pad J14-2(5895mil,3790mil) on Multi-Layer [Top Solder] Mask Sliver [5.63mil] / [Bottom Solder] Mask Sliver [5.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.553mil < 10mil) Between Via (2180mil,1875mil) from Top Layer to Bottom Layer And Pad M1-VIN(2125.986mil,1878.74mil) on Multi-Layer [Top Solder] Mask Sliver [8.553mil] / [Bottom Solder] Mask Sliver [8.553mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.447mil < 10mil) Between Via (2180mil,1875mil) from Top Layer to Bottom Layer And Pad F9-1(2225mil,1834.401mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.447mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.337mil < 10mil) Between Via (5789mil,1340mil) from Top Layer to Bottom Layer And Pad C20-2(5806.006mil,1290.01mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.337mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.337mil < 10mil) Between Via (6335mil,1332mil) from Top Layer to Bottom Layer And Pad C4-2(6310.013mil,1290.01mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.337mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.186mil < 10mil) Between Via (330mil,525mil) from Top Layer to Bottom Layer And Pad R1-1(364.997mil,525mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.186mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.231mil < 10mil) Between Via (5300mil,3230mil) from Top Layer to Bottom Layer And Via (5290mil,3190mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.231mil] / [Bottom Solder] Mask Sliver [9.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (5938mil,1740mil) from Top Layer to Bottom Layer And Via (5978mil,1740mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (6183mil,2460mil) from Top Layer to Bottom Layer And Via (6144mil,2460mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (6090mil,2460mil) from Top Layer to Bottom Layer And Via (6050mil,2460mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (6100mil,2730mil) from Top Layer to Bottom Layer And Via (6060mil,2730mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (6140mil,2730mil) from Top Layer to Bottom Layer And Via (6100mil,2730mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (6180mil,2730mil) from Top Layer to Bottom Layer And Via (6140mil,2730mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
Rule Violations :43

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.445mil < 10mil) Between Arc (5741mil,2020mil) on Top Overlay And Pad C14-1(5648.071mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.445mil < 10mil) Between Arc (5741mil,2020mil) on Top Overlay And Pad C14-2(5831.929mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.445mil < 10mil) Between Arc (5740mil,2020mil) on Top Overlay And Pad C14-1(5648.071mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.445mil < 10mil) Between Arc (5740mil,2020mil) on Top Overlay And Pad C14-2(5831.929mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.445mil < 10mil) Between Arc (5741mil,2590mil) on Top Overlay And Pad C16-1(5648.071mil,2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.445mil < 10mil) Between Arc (5741mil,2590mil) on Top Overlay And Pad C16-2(5831.929mil,2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.445mil < 10mil) Between Arc (5740mil,2590mil) on Top Overlay And Pad C16-1(5648.071mil,2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.445mil < 10mil) Between Arc (5740mil,2590mil) on Top Overlay And Pad C16-2(5831.929mil,2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6254mil,2096.189mil) on Top Overlay And Pad U1-1(6239mil,2019.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.245mil < 10mil) Between Arc (6214mil,2038.079mil) on Top Overlay And Pad U1-1(6239mil,2019.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5772.283mil,3471.126mil)(5772.283mil,3486.874mil) on Top Overlay And Pad R46-2(5790mil,3516.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5807.717mil,3471.126mil)(5807.717mil,3486.874mil) on Top Overlay And Pad R46-2(5790mil,3516.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5772.283mil,3471.126mil)(5772.283mil,3486.874mil) on Top Overlay And Pad R46-1(5790mil,3441.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5807.717mil,3471.126mil)(5807.717mil,3486.874mil) on Top Overlay And Pad R46-1(5790mil,3441.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5977.717mil,3471.126mil)(5977.717mil,3486.874mil) on Top Overlay And Pad R45-2(5960mil,3441.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5942.283mil,3471.126mil)(5942.283mil,3486.874mil) on Top Overlay And Pad R45-2(5960mil,3441.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5977.717mil,3471.126mil)(5977.717mil,3486.874mil) on Top Overlay And Pad R45-1(5960mil,3516.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5942.283mil,3471.126mil)(5942.283mil,3486.874mil) on Top Overlay And Pad R45-1(5960mil,3516.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6147.717mil,3471.126mil)(6147.717mil,3486.874mil) on Top Overlay And Pad R44-2(6130mil,3441.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6112.283mil,3471.126mil)(6112.283mil,3486.874mil) on Top Overlay And Pad R44-2(6130mil,3441.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6147.717mil,3471.126mil)(6147.717mil,3486.874mil) on Top Overlay And Pad R44-1(6130mil,3516.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6112.283mil,3471.126mil)(6112.283mil,3486.874mil) on Top Overlay And Pad R44-1(6130mil,3516.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5857.283mil,3471.126mil)(5857.283mil,3486.874mil) on Top Overlay And Pad R43-2(5875mil,3516.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5892.717mil,3471.126mil)(5892.717mil,3486.874mil) on Top Overlay And Pad R43-2(5875mil,3516.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5857.283mil,3471.126mil)(5857.283mil,3486.874mil) on Top Overlay And Pad R43-1(5875mil,3441.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5892.717mil,3471.126mil)(5892.717mil,3486.874mil) on Top Overlay And Pad R43-1(5875mil,3441.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6027.283mil,3471.126mil)(6027.283mil,3486.874mil) on Top Overlay And Pad R42-2(6045mil,3516.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6062.717mil,3471.126mil)(6062.717mil,3486.874mil) on Top Overlay And Pad R42-2(6045mil,3516.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6027.283mil,3471.126mil)(6027.283mil,3486.874mil) on Top Overlay And Pad R42-1(6045mil,3441.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6062.717mil,3471.126mil)(6062.717mil,3486.874mil) on Top Overlay And Pad R42-1(6045mil,3441.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5762.126mil,3007.283mil)(5777.874mil,3007.283mil) on Top Overlay And Pad R41-2(5732.598mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5762.126mil,3042.716mil)(5777.874mil,3042.716mil) on Top Overlay And Pad R41-2(5732.598mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5762.126mil,3007.283mil)(5777.874mil,3007.283mil) on Top Overlay And Pad R41-1(5807.401mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5762.126mil,3042.716mil)(5777.874mil,3042.716mil) on Top Overlay And Pad R41-1(5807.401mil,3025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5762.126mil,3172.283mil)(5777.874mil,3172.283mil) on Top Overlay And Pad R40-2(5732.598mil,3190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5762.126mil,3207.716mil)(5777.874mil,3207.716mil) on Top Overlay And Pad R40-2(5732.598mil,3190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5762.126mil,3172.283mil)(5777.874mil,3172.283mil) on Top Overlay And Pad R40-1(5807.401mil,3190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5762.126mil,3207.716mil)(5777.874mil,3207.716mil) on Top Overlay And Pad R40-1(5807.401mil,3190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5762.126mil,3092.283mil)(5777.874mil,3092.283mil) on Top Overlay And Pad R39-2(5732.598mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5762.126mil,3127.716mil)(5777.874mil,3127.716mil) on Top Overlay And Pad R39-2(5732.598mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5762.126mil,3092.283mil)(5777.874mil,3092.283mil) on Top Overlay And Pad R39-1(5807.401mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5762.126mil,3127.716mil)(5777.874mil,3127.716mil) on Top Overlay And Pad R39-1(5807.401mil,3110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.991mil < 10mil) Between Track (6489mil,1772.997mil)(6539mil,1772.997mil) on Top Overlay And Pad R38-1(6464mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6444mil,1812.997mil)(6444mil,1842.997mil) on Top Overlay And Pad R38-1(6464mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6439mil,1772.997mil)(6439mil,1882.997mil) on Top Overlay And Pad R38-1(6464mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6489mil,1772.997mil)(6489mil,1882.997mil) on Top Overlay And Pad R38-1(6464mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6484mil,1812.997mil)(6484mil,1842.997mil) on Top Overlay And Pad R38-1(6464mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6489mil,1772.997mil)(6489mil,1862.997mil) on Top Overlay And Pad R38-1(6464mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6444mil,1812.997mil)(6484mil,1812.997mil) on Top Overlay And Pad R38-1(6464mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6439mil,1772.997mil)(6489mil,1772.997mil) on Top Overlay And Pad R38-1(6464mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.93mil < 10mil) Between Track (6489mil,1882.997mil)(6539mil,1882.997mil) on Top Overlay And Pad R38-2(6463.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6489mil,1862.997mil)(6489mil,1882.997mil) on Top Overlay And Pad R38-2(6463.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6444mil,1812.997mil)(6444mil,1842.997mil) on Top Overlay And Pad R38-2(6463.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6439mil,1772.997mil)(6439mil,1882.997mil) on Top Overlay And Pad R38-2(6463.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6489mil,1772.997mil)(6489mil,1882.997mil) on Top Overlay And Pad R38-2(6463.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6484mil,1812.997mil)(6484mil,1842.997mil) on Top Overlay And Pad R38-2(6463.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6489mil,1772.997mil)(6489mil,1862.997mil) on Top Overlay And Pad R38-2(6463.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6444mil,1842.997mil)(6484mil,1842.997mil) on Top Overlay And Pad R38-2(6463.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6439mil,1882.997mil)(6489mil,1882.997mil) on Top Overlay And Pad R38-2(6463.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5625mil,400.003mil)(5665mil,400.003mil) on Top Overlay And Pad R37-1(5645mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5620mil,440.003mil)(5670mil,440.003mil) on Top Overlay And Pad R37-1(5645mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5665mil,370.003mil)(5665mil,400.003mil) on Top Overlay And Pad R37-1(5645mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5625mil,370.003mil)(5625mil,400.003mil) on Top Overlay And Pad R37-1(5645mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5670mil,330.003mil)(5670mil,440.003mil) on Top Overlay And Pad R37-1(5645mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5620mil,350.003mil)(5620mil,440.003mil) on Top Overlay And Pad R37-1(5645mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (5625mil,370.003mil)(5665mil,370.003mil) on Top Overlay And Pad R37-2(5645.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (5620mil,330.003mil)(5670mil,330.003mil) on Top Overlay And Pad R37-2(5645.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5620mil,330.003mil)(5620mil,350.003mil) on Top Overlay And Pad R37-2(5645.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (5665mil,370.003mil)(5665mil,400.003mil) on Top Overlay And Pad R37-2(5645.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (5625mil,370.003mil)(5625mil,400.003mil) on Top Overlay And Pad R37-2(5645.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (5670mil,330.003mil)(5670mil,440.003mil) on Top Overlay And Pad R37-2(5645.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5620mil,350.003mil)(5620mil,440.003mil) on Top Overlay And Pad R37-2(5645.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5880mil,370.003mil)(5880mil,400.003mil) on Top Overlay And Pad R36-1(5900mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5875mil,350.003mil)(5875mil,440.003mil) on Top Overlay And Pad R36-1(5900mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5925mil,330.003mil)(5925mil,440.003mil) on Top Overlay And Pad R36-1(5900mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5880mil,400.003mil)(5920mil,400.003mil) on Top Overlay And Pad R36-1(5900mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5875mil,440.003mil)(5925mil,440.003mil) on Top Overlay And Pad R36-1(5900mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5920mil,370.003mil)(5920mil,400.003mil) on Top Overlay And Pad R36-1(5900mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5875mil,330.003mil)(5875mil,350.003mil) on Top Overlay And Pad R36-2(5900.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (5880mil,370.003mil)(5880mil,400.003mil) on Top Overlay And Pad R36-2(5900.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5875mil,350.003mil)(5875mil,440.003mil) on Top Overlay And Pad R36-2(5900.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (5925mil,330.003mil)(5925mil,440.003mil) on Top Overlay And Pad R36-2(5900.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (5880mil,370.003mil)(5920mil,370.003mil) on Top Overlay And Pad R36-2(5900.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (5875mil,330.003mil)(5925mil,330.003mil) on Top Overlay And Pad R36-2(5900.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (5920mil,370.003mil)(5920mil,400.003mil) on Top Overlay And Pad R36-2(5900.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5935mil,400.003mil)(5975mil,400.003mil) on Top Overlay And Pad R35-1(5955mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5930mil,440.003mil)(5980mil,440.003mil) on Top Overlay And Pad R35-1(5955mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5975mil,370.003mil)(5975mil,400.003mil) on Top Overlay And Pad R35-1(5955mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5935mil,370.003mil)(5935mil,400.003mil) on Top Overlay And Pad R35-1(5955mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5980mil,330.003mil)(5980mil,440.003mil) on Top Overlay And Pad R35-1(5955mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5930mil,350.003mil)(5930mil,440.003mil) on Top Overlay And Pad R35-1(5955mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (5935mil,370.003mil)(5975mil,370.003mil) on Top Overlay And Pad R35-2(5955.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (5930mil,330.003mil)(5980mil,330.003mil) on Top Overlay And Pad R35-2(5955.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5930mil,330.003mil)(5930mil,350.003mil) on Top Overlay And Pad R35-2(5955.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (5975mil,370.003mil)(5975mil,400.003mil) on Top Overlay And Pad R35-2(5955.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (5935mil,370.003mil)(5935mil,400.003mil) on Top Overlay And Pad R35-2(5955.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (5980mil,330.003mil)(5980mil,440.003mil) on Top Overlay And Pad R35-2(5955.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5930mil,350.003mil)(5930mil,440.003mil) on Top Overlay And Pad R35-2(5955.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5649.997mil,1350mil)(5649.997mil,1390mil) on Top Overlay And Pad R34-1(5629.997mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5609.997mil,1345mil)(5609.997mil,1395mil) on Top Overlay And Pad R34-1(5629.997mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5649.997mil,1350mil)(5679.997mil,1350mil) on Top Overlay And Pad R34-1(5629.997mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5609.997mil,1345mil)(5699.997mil,1345mil) on Top Overlay And Pad R34-1(5629.997mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5649.997mil,1390mil)(5679.997mil,1390mil) on Top Overlay And Pad R34-1(5629.997mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5609.997mil,1395mil)(5719.997mil,1395mil) on Top Overlay And Pad R34-1(5629.997mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5699.997mil,1345mil)(5719.997mil,1345mil) on Top Overlay And Pad R34-2(5701.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (5719.997mil,1345mil)(5719.997mil,1395mil) on Top Overlay And Pad R34-2(5701.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (5649.997mil,1350mil)(5679.997mil,1350mil) on Top Overlay And Pad R34-2(5701.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5609.997mil,1345mil)(5699.997mil,1345mil) on Top Overlay And Pad R34-2(5701.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (5649.997mil,1390mil)(5679.997mil,1390mil) on Top Overlay And Pad R34-2(5701.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (5679.997mil,1350mil)(5679.997mil,1390mil) on Top Overlay And Pad R34-2(5701.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (5609.997mil,1395mil)(5719.997mil,1395mil) on Top Overlay And Pad R34-2(5701.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5720mil,370.003mil)(5720mil,400.003mil) on Top Overlay And Pad R33-1(5700mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5675mil,350.003mil)(5675mil,440.003mil) on Top Overlay And Pad R33-1(5700mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5725mil,330.003mil)(5725mil,440.003mil) on Top Overlay And Pad R33-1(5700mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5680mil,370.003mil)(5680mil,400.003mil) on Top Overlay And Pad R33-1(5700mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5680mil,400.003mil)(5720mil,400.003mil) on Top Overlay And Pad R33-1(5700mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5675mil,440.003mil)(5725mil,440.003mil) on Top Overlay And Pad R33-1(5700mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5675mil,330.003mil)(5675mil,350.003mil) on Top Overlay And Pad R33-2(5700.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (5720mil,370.003mil)(5720mil,400.003mil) on Top Overlay And Pad R33-2(5700.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5675mil,350.003mil)(5675mil,440.003mil) on Top Overlay And Pad R33-2(5700.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (5725mil,330.003mil)(5725mil,440.003mil) on Top Overlay And Pad R33-2(5700.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (5680mil,370.003mil)(5680mil,400.003mil) on Top Overlay And Pad R33-2(5700.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (5680mil,370.003mil)(5720mil,370.003mil) on Top Overlay And Pad R33-2(5700.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (5675mil,330.003mil)(5725mil,330.003mil) on Top Overlay And Pad R33-2(5700.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5940.003mil,740mil)(5940.003mil,780mil) on Top Overlay And Pad R32-1(5960.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5980.003mil,735mil)(5980.003mil,785mil) on Top Overlay And Pad R32-1(5960.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5910.003mil,740mil)(5940.003mil,740mil) on Top Overlay And Pad R32-1(5960.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5910.003mil,780mil)(5940.003mil,780mil) on Top Overlay And Pad R32-1(5960.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5870.003mil,735mil)(5980.003mil,735mil) on Top Overlay And Pad R32-1(5960.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5890.003mil,785mil)(5980.003mil,785mil) on Top Overlay And Pad R32-1(5960.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (5910.003mil,740mil)(5910.003mil,780mil) on Top Overlay And Pad R32-2(5888.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (5870.003mil,735mil)(5870.003mil,785mil) on Top Overlay And Pad R32-2(5888.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5870.003mil,785mil)(5890.003mil,785mil) on Top Overlay And Pad R32-2(5888.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (5910.003mil,740mil)(5940.003mil,740mil) on Top Overlay And Pad R32-2(5888.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (5910.003mil,780mil)(5940.003mil,780mil) on Top Overlay And Pad R32-2(5888.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (5870.003mil,735mil)(5980.003mil,735mil) on Top Overlay And Pad R32-2(5888.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5890.003mil,785mil)(5980.003mil,785mil) on Top Overlay And Pad R32-2(5888.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5909.997mil,795mil)(5909.997mil,835mil) on Top Overlay And Pad R31-1(5889.997mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5869.997mil,790mil)(5869.997mil,840mil) on Top Overlay And Pad R31-1(5889.997mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5869.997mil,790mil)(5959.997mil,790mil) on Top Overlay And Pad R31-1(5889.997mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5909.997mil,835mil)(5939.997mil,835mil) on Top Overlay And Pad R31-1(5889.997mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5869.997mil,840mil)(5979.997mil,840mil) on Top Overlay And Pad R31-1(5889.997mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5909.997mil,795mil)(5939.997mil,795mil) on Top Overlay And Pad R31-1(5889.997mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5959.997mil,790mil)(5979.997mil,790mil) on Top Overlay And Pad R31-2(5961.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (5939.997mil,795mil)(5939.997mil,835mil) on Top Overlay And Pad R31-2(5961.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (5979.997mil,790mil)(5979.997mil,840mil) on Top Overlay And Pad R31-2(5961.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5869.997mil,790mil)(5959.997mil,790mil) on Top Overlay And Pad R31-2(5961.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (5909.997mil,835mil)(5939.997mil,835mil) on Top Overlay And Pad R31-2(5961.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (5869.997mil,840mil)(5979.997mil,840mil) on Top Overlay And Pad R31-2(5961.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (5909.997mil,795mil)(5939.997mil,795mil) on Top Overlay And Pad R31-2(5961.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5700.003mil,795mil)(5700.003mil,835mil) on Top Overlay And Pad R30-1(5720.003mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5740.003mil,790mil)(5740.003mil,840mil) on Top Overlay And Pad R30-1(5720.003mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5670.003mil,835mil)(5700.003mil,835mil) on Top Overlay And Pad R30-1(5720.003mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5670.003mil,795mil)(5700.003mil,795mil) on Top Overlay And Pad R30-1(5720.003mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5630.003mil,790mil)(5740.003mil,790mil) on Top Overlay And Pad R30-1(5720.003mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5650.003mil,840mil)(5740.003mil,840mil) on Top Overlay And Pad R30-1(5720.003mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5630.003mil,840mil)(5650.003mil,840mil) on Top Overlay And Pad R30-2(5648.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (5670.003mil,795mil)(5670.003mil,835mil) on Top Overlay And Pad R30-2(5648.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (5630.003mil,790mil)(5630.003mil,840mil) on Top Overlay And Pad R30-2(5648.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (5670.003mil,835mil)(5700.003mil,835mil) on Top Overlay And Pad R30-2(5648.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (5670.003mil,795mil)(5700.003mil,795mil) on Top Overlay And Pad R30-2(5648.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (5630.003mil,790mil)(5740.003mil,790mil) on Top Overlay And Pad R30-2(5648.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5650.003mil,840mil)(5740.003mil,840mil) on Top Overlay And Pad R30-2(5648.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5700.003mil,740mil)(5700.003mil,780mil) on Top Overlay And Pad R29-1(5720.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5740.003mil,735mil)(5740.003mil,785mil) on Top Overlay And Pad R29-1(5720.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5670.003mil,740mil)(5700.003mil,740mil) on Top Overlay And Pad R29-1(5720.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5670.003mil,780mil)(5700.003mil,780mil) on Top Overlay And Pad R29-1(5720.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5630.003mil,735mil)(5740.003mil,735mil) on Top Overlay And Pad R29-1(5720.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5650.003mil,785mil)(5740.003mil,785mil) on Top Overlay And Pad R29-1(5720.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (5670.003mil,740mil)(5670.003mil,780mil) on Top Overlay And Pad R29-2(5648.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (5630.003mil,735mil)(5630.003mil,785mil) on Top Overlay And Pad R29-2(5648.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5630.003mil,785mil)(5650.003mil,785mil) on Top Overlay And Pad R29-2(5648.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (5670.003mil,740mil)(5700.003mil,740mil) on Top Overlay And Pad R29-2(5648.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (5670.003mil,780mil)(5700.003mil,780mil) on Top Overlay And Pad R29-2(5648.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (5630.003mil,735mil)(5740.003mil,735mil) on Top Overlay And Pad R29-2(5648.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5650.003mil,785mil)(5740.003mil,785mil) on Top Overlay And Pad R29-2(5648.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5864.997mil,1405mil)(5894.997mil,1405mil) on Top Overlay And Pad R28-1(5844.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5864.997mil,1445mil)(5894.997mil,1445mil) on Top Overlay And Pad R28-1(5844.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5824.997mil,1400mil)(5824.997mil,1450mil) on Top Overlay And Pad R28-1(5844.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5864.997mil,1405mil)(5864.997mil,1445mil) on Top Overlay And Pad R28-1(5844.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5824.997mil,1400mil)(5914.997mil,1400mil) on Top Overlay And Pad R28-1(5844.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5824.997mil,1450mil)(5934.997mil,1450mil) on Top Overlay And Pad R28-1(5844.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (5864.997mil,1405mil)(5894.997mil,1405mil) on Top Overlay And Pad R28-2(5916.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (5864.997mil,1445mil)(5894.997mil,1445mil) on Top Overlay And Pad R28-2(5916.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (5894.997mil,1405mil)(5894.997mil,1445mil) on Top Overlay And Pad R28-2(5916.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (5934.997mil,1400mil)(5934.997mil,1450mil) on Top Overlay And Pad R28-2(5916.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5914.997mil,1400mil)(5934.997mil,1400mil) on Top Overlay And Pad R28-2(5916.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5824.997mil,1400mil)(5914.997mil,1400mil) on Top Overlay And Pad R28-2(5916.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (5824.997mil,1450mil)(5934.997mil,1450mil) on Top Overlay And Pad R28-2(5916.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5649.997mil,1405mil)(5649.997mil,1445mil) on Top Overlay And Pad R27-1(5629.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5609.997mil,1400mil)(5609.997mil,1450mil) on Top Overlay And Pad R27-1(5629.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5649.997mil,1405mil)(5679.997mil,1405mil) on Top Overlay And Pad R27-1(5629.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5609.997mil,1400mil)(5699.997mil,1400mil) on Top Overlay And Pad R27-1(5629.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5649.997mil,1445mil)(5679.997mil,1445mil) on Top Overlay And Pad R27-1(5629.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5609.997mil,1450mil)(5719.997mil,1450mil) on Top Overlay And Pad R27-1(5629.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5699.997mil,1400mil)(5719.997mil,1400mil) on Top Overlay And Pad R27-2(5701.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (5719.997mil,1400mil)(5719.997mil,1450mil) on Top Overlay And Pad R27-2(5701.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (5649.997mil,1405mil)(5679.997mil,1405mil) on Top Overlay And Pad R27-2(5701.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5609.997mil,1400mil)(5699.997mil,1400mil) on Top Overlay And Pad R27-2(5701.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (5649.997mil,1445mil)(5679.997mil,1445mil) on Top Overlay And Pad R27-2(5701.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (5679.997mil,1405mil)(5679.997mil,1445mil) on Top Overlay And Pad R27-2(5701.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (5609.997mil,1450mil)(5719.997mil,1450mil) on Top Overlay And Pad R27-2(5701.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.36mil < 10mil) Between Text "D22" (5835mil,449.706mil) on Top Overlay And Pad D22-1(5865mil,524.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.36mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.066mil < 10mil) Between Text "D21" (5935mil,450mil) on Top Overlay And Pad D21-2(5970mil,524.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.066mil < 10mil) Between Text "D20" (5610mil,450mil) on Top Overlay And Pad D20-2(5645mil,524.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.066mil < 10mil) Between Text "D19" (5715mil,450mil) on Top Overlay And Pad D19-1(5750mil,524.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5730mil,1525mil)(5730mil,1660mil) on Top Overlay And Pad D18-1(5675.268mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5725mil,1525mil)(5725mil,1765mil) on Top Overlay And Pad D18-1(5675.268mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5730mil,1660mil)(5730mil,1710mil) on Top Overlay And Pad D18-1(5675.268mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5730mil,1710mil)(5730mil,1750mil) on Top Overlay And Pad D18-1(5675.268mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5848mil,1465mil)(5882mil,1465mil) on Top Overlay And Pad C24-2(5904.374mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5848mil,1515mil)(5882mil,1515mil) on Top Overlay And Pad C24-2(5904.374mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (5935mil,1456mil)(5935mil,1523mil) on Top Overlay And Pad C24-2(5904.374mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5795mil,1456mil)(5935mil,1456mil) on Top Overlay And Pad C24-2(5904.374mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5795mil,1523mil)(5935mil,1523mil) on Top Overlay And Pad C24-2(5904.374mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5848mil,1465mil)(5882mil,1465mil) on Top Overlay And Pad C24-1(5825.635mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (5795mil,1456mil)(5795mil,1523mil) on Top Overlay And Pad C24-1(5825.635mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5848mil,1515mil)(5882mil,1515mil) on Top Overlay And Pad C24-1(5825.635mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5795mil,1456mil)(5935mil,1456mil) on Top Overlay And Pad C24-1(5825.635mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5795mil,1523mil)(5935mil,1523mil) on Top Overlay And Pad C24-1(5825.635mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (5610mil,1456mil)(5610mil,1523mil) on Top Overlay And Pad C23-2(5640.626mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5663mil,1464mil)(5697mil,1464mil) on Top Overlay And Pad C23-2(5640.626mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5663mil,1514mil)(5697mil,1514mil) on Top Overlay And Pad C23-2(5640.626mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5610mil,1456mil)(5750mil,1456mil) on Top Overlay And Pad C23-2(5640.626mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.525mil < 10mil) Between Track (5609.997mil,1450mil)(5719.997mil,1450mil) on Top Overlay And Pad C23-2(5640.626mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.525mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5610mil,1523mil)(5750mil,1523mil) on Top Overlay And Pad C23-2(5640.626mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.506mil < 10mil) Between Track (5725mil,1525mil)(5730mil,1525mil) on Top Overlay And Pad C23-1(5719.365mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (5750mil,1456mil)(5750mil,1523mil) on Top Overlay And Pad C23-1(5719.365mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.506mil < 10mil) Between Track (5730mil,1525mil)(5730mil,1660mil) on Top Overlay And Pad C23-1(5719.365mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.525mil < 10mil) Between Track (5719.997mil,1400mil)(5719.997mil,1450mil) on Top Overlay And Pad C23-1(5719.365mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.525mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.506mil < 10mil) Between Track (5725mil,1525mil)(5725mil,1765mil) on Top Overlay And Pad C23-1(5719.365mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5663mil,1464mil)(5697mil,1464mil) on Top Overlay And Pad C23-1(5719.365mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5663mil,1514mil)(5697mil,1514mil) on Top Overlay And Pad C23-1(5719.365mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5610mil,1456mil)(5750mil,1456mil) on Top Overlay And Pad C23-1(5719.365mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.525mil < 10mil) Between Track (5609.997mil,1450mil)(5719.997mil,1450mil) on Top Overlay And Pad C23-1(5719.365mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.525mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5610mil,1523mil)(5750mil,1523mil) on Top Overlay And Pad C23-1(5719.365mil,1488.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6380mil,330.003mil)(6380mil,350.003mil) on Top Overlay And Pad R23-2(6405.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6385mil,370.003mil)(6385mil,400.003mil) on Top Overlay And Pad R23-2(6405.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6425mil,370.003mil)(6425mil,400.003mil) on Top Overlay And Pad R23-2(6405.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6380mil,350.003mil)(6380mil,440.003mil) on Top Overlay And Pad R23-2(6405.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6430mil,330.003mil)(6430mil,440.003mil) on Top Overlay And Pad R23-2(6405.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6380mil,330.003mil)(6430mil,330.003mil) on Top Overlay And Pad R23-2(6405.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6385mil,370.003mil)(6425mil,370.003mil) on Top Overlay And Pad R23-2(6405.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6385mil,370.003mil)(6385mil,400.003mil) on Top Overlay And Pad R23-1(6405mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6425mil,370.003mil)(6425mil,400.003mil) on Top Overlay And Pad R23-1(6405mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6380mil,350.003mil)(6380mil,440.003mil) on Top Overlay And Pad R23-1(6405mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6430mil,330.003mil)(6430mil,440.003mil) on Top Overlay And Pad R23-1(6405mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6380mil,440.003mil)(6430mil,440.003mil) on Top Overlay And Pad R23-1(6405mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6385mil,400.003mil)(6425mil,400.003mil) on Top Overlay And Pad R23-1(6405mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6325mil,330.003mil)(6325mil,350.003mil) on Top Overlay And Pad R24-2(6350.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6325mil,330.003mil)(6375mil,330.003mil) on Top Overlay And Pad R24-2(6350.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6330mil,370.003mil)(6370mil,370.003mil) on Top Overlay And Pad R24-2(6350.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6330mil,370.003mil)(6330mil,400.003mil) on Top Overlay And Pad R24-2(6350.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6370mil,370.003mil)(6370mil,400.003mil) on Top Overlay And Pad R24-2(6350.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6325mil,350.003mil)(6325mil,440.003mil) on Top Overlay And Pad R24-2(6350.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6375mil,330.003mil)(6375mil,440.003mil) on Top Overlay And Pad R24-2(6350.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6325mil,440.003mil)(6375mil,440.003mil) on Top Overlay And Pad R24-1(6350mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6330mil,400.003mil)(6370mil,400.003mil) on Top Overlay And Pad R24-1(6350mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6330mil,370.003mil)(6330mil,400.003mil) on Top Overlay And Pad R24-1(6350mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6370mil,370.003mil)(6370mil,400.003mil) on Top Overlay And Pad R24-1(6350mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6325mil,350.003mil)(6325mil,440.003mil) on Top Overlay And Pad R24-1(6350mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6375mil,330.003mil)(6375mil,440.003mil) on Top Overlay And Pad R24-1(6350mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6095mil,330.003mil)(6095mil,350.003mil) on Top Overlay And Pad R14-2(6120.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6095mil,330.003mil)(6145mil,330.003mil) on Top Overlay And Pad R14-2(6120.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6100mil,370.003mil)(6140mil,370.003mil) on Top Overlay And Pad R14-2(6120.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6100mil,370.003mil)(6100mil,400.003mil) on Top Overlay And Pad R14-2(6120.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6140mil,370.003mil)(6140mil,400.003mil) on Top Overlay And Pad R14-2(6120.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6095mil,350.003mil)(6095mil,440.003mil) on Top Overlay And Pad R14-2(6120.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6145mil,330.003mil)(6145mil,440.003mil) on Top Overlay And Pad R14-2(6120.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6095mil,440.003mil)(6145mil,440.003mil) on Top Overlay And Pad R14-1(6120mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6100mil,400.003mil)(6140mil,400.003mil) on Top Overlay And Pad R14-1(6120mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6100mil,370.003mil)(6100mil,400.003mil) on Top Overlay And Pad R14-1(6120mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6140mil,370.003mil)(6140mil,400.003mil) on Top Overlay And Pad R14-1(6120mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6095mil,350.003mil)(6095mil,440.003mil) on Top Overlay And Pad R14-1(6120mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6145mil,330.003mil)(6145mil,440.003mil) on Top Overlay And Pad R14-1(6120mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6040mil,330.003mil)(6040mil,350.003mil) on Top Overlay And Pad R26-2(6065.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6045mil,370.003mil)(6045mil,400.003mil) on Top Overlay And Pad R26-2(6065.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6085mil,370.003mil)(6085mil,400.003mil) on Top Overlay And Pad R26-2(6065.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6040mil,350.003mil)(6040mil,440.003mil) on Top Overlay And Pad R26-2(6065.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6090mil,330.003mil)(6090mil,440.003mil) on Top Overlay And Pad R26-2(6065.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6045mil,370.003mil)(6085mil,370.003mil) on Top Overlay And Pad R26-2(6065.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6040mil,330.003mil)(6090mil,330.003mil) on Top Overlay And Pad R26-2(6065.005mil,348.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6045mil,370.003mil)(6045mil,400.003mil) on Top Overlay And Pad R26-1(6065mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6085mil,370.003mil)(6085mil,400.003mil) on Top Overlay And Pad R26-1(6065mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6040mil,350.003mil)(6040mil,440.003mil) on Top Overlay And Pad R26-1(6065mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6090mil,330.003mil)(6090mil,440.003mil) on Top Overlay And Pad R26-1(6065mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6045mil,400.003mil)(6085mil,400.003mil) on Top Overlay And Pad R26-1(6065mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6040mil,440.003mil)(6090mil,440.003mil) on Top Overlay And Pad R26-1(6065mil,420.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.066mil < 10mil) Between Text "D15" (6450mil,450mil) on Top Overlay And Pad D15-2(6485mil,524.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.36mil < 10mil) Between Text "D17" (6340mil,449.706mil) on Top Overlay And Pad D17-1(6380mil,524.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.36mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.066mil < 10mil) Between Text "D13" (6235mil,450mil) on Top Overlay And Pad D13-1(6270mil,524.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.196mil < 10mil) Between Text "D14" (6135.294mil,450.87mil) on Top Overlay And Pad D14-2(6165mil,524.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6150.003mil,735mil)(6150.003mil,785mil) on Top Overlay And Pad R13-2(6168.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6190.003mil,780mil)(6220.003mil,780mil) on Top Overlay And Pad R13-2(6168.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6190.003mil,740mil)(6190.003mil,780mil) on Top Overlay And Pad R13-2(6168.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6190.003mil,740mil)(6220.003mil,740mil) on Top Overlay And Pad R13-2(6168.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6170.003mil,785mil)(6260.003mil,785mil) on Top Overlay And Pad R13-2(6168.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6150.003mil,785mil)(6170.003mil,785mil) on Top Overlay And Pad R13-2(6168.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6150.003mil,735mil)(6260.003mil,735mil) on Top Overlay And Pad R13-2(6168.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6220.003mil,740mil)(6220.003mil,780mil) on Top Overlay And Pad R13-1(6240.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6190.003mil,780mil)(6220.003mil,780mil) on Top Overlay And Pad R13-1(6240.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6190.003mil,740mil)(6220.003mil,740mil) on Top Overlay And Pad R13-1(6240.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6260.003mil,735mil)(6260.003mil,785mil) on Top Overlay And Pad R13-1(6240.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6170.003mil,785mil)(6260.003mil,785mil) on Top Overlay And Pad R13-1(6240.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6150.003mil,735mil)(6260.003mil,735mil) on Top Overlay And Pad R13-1(6240.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6190.003mil,835mil)(6220.003mil,835mil) on Top Overlay And Pad R18-2(6168.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6150.003mil,790mil)(6150.003mil,840mil) on Top Overlay And Pad R18-2(6168.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6190.003mil,795mil)(6190.003mil,835mil) on Top Overlay And Pad R18-2(6168.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6190.003mil,795mil)(6220.003mil,795mil) on Top Overlay And Pad R18-2(6168.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6150.003mil,790mil)(6260.003mil,790mil) on Top Overlay And Pad R18-2(6168.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6170.003mil,840mil)(6260.003mil,840mil) on Top Overlay And Pad R18-2(6168.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6150.003mil,840mil)(6170.003mil,840mil) on Top Overlay And Pad R18-2(6168.512mil,814.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6190.003mil,835mil)(6220.003mil,835mil) on Top Overlay And Pad R18-1(6240.003mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6220.003mil,795mil)(6220.003mil,835mil) on Top Overlay And Pad R18-1(6240.003mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6190.003mil,795mil)(6220.003mil,795mil) on Top Overlay And Pad R18-1(6240.003mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6260.003mil,790mil)(6260.003mil,840mil) on Top Overlay And Pad R18-1(6240.003mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6150.003mil,790mil)(6260.003mil,790mil) on Top Overlay And Pad R18-1(6240.003mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6170.003mil,840mil)(6260.003mil,840mil) on Top Overlay And Pad R18-1(6240.003mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6365.003mil,785mil)(6385.003mil,785mil) on Top Overlay And Pad R25-2(6383.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6365.003mil,735mil)(6365.003mil,785mil) on Top Overlay And Pad R25-2(6383.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6405.003mil,780mil)(6435.003mil,780mil) on Top Overlay And Pad R25-2(6383.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6405.003mil,740mil)(6405.003mil,780mil) on Top Overlay And Pad R25-2(6383.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6405.003mil,740mil)(6435.003mil,740mil) on Top Overlay And Pad R25-2(6383.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6385.003mil,785mil)(6475.003mil,785mil) on Top Overlay And Pad R25-2(6383.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6365.003mil,735mil)(6475.003mil,735mil) on Top Overlay And Pad R25-2(6383.512mil,759.995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6475.003mil,735mil)(6475.003mil,785mil) on Top Overlay And Pad R25-1(6455.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6435.003mil,740mil)(6435.003mil,780mil) on Top Overlay And Pad R25-1(6455.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6405.003mil,780mil)(6435.003mil,780mil) on Top Overlay And Pad R25-1(6455.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6405.003mil,740mil)(6435.003mil,740mil) on Top Overlay And Pad R25-1(6455.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6385.003mil,785mil)(6475.003mil,785mil) on Top Overlay And Pad R25-1(6455.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6365.003mil,735mil)(6475.003mil,735mil) on Top Overlay And Pad R25-1(6455.003mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6454.997mil,790mil)(6474.997mil,790mil) on Top Overlay And Pad R21-2(6456.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6404.997mil,835mil)(6434.997mil,835mil) on Top Overlay And Pad R21-2(6456.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6474.997mil,790mil)(6474.997mil,840mil) on Top Overlay And Pad R21-2(6456.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6404.997mil,795mil)(6434.997mil,795mil) on Top Overlay And Pad R21-2(6456.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6434.997mil,795mil)(6434.997mil,835mil) on Top Overlay And Pad R21-2(6456.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6364.997mil,790mil)(6454.997mil,790mil) on Top Overlay And Pad R21-2(6456.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6364.997mil,840mil)(6474.997mil,840mil) on Top Overlay And Pad R21-2(6456.488mil,815.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6404.997mil,835mil)(6434.997mil,835mil) on Top Overlay And Pad R21-1(6384.997mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6364.997mil,790mil)(6364.997mil,840mil) on Top Overlay And Pad R21-1(6384.997mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6404.997mil,795mil)(6404.997mil,835mil) on Top Overlay And Pad R21-1(6384.997mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6404.997mil,795mil)(6434.997mil,795mil) on Top Overlay And Pad R21-1(6384.997mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6364.997mil,790mil)(6454.997mil,790mil) on Top Overlay And Pad R21-1(6384.997mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6364.997mil,840mil)(6474.997mil,840mil) on Top Overlay And Pad R21-1(6384.997mil,815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6189.997mil,1350mil)(6219.997mil,1350mil) on Top Overlay And Pad R17-2(6241.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6189.997mil,1390mil)(6219.997mil,1390mil) on Top Overlay And Pad R17-2(6241.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6219.997mil,1350mil)(6219.997mil,1390mil) on Top Overlay And Pad R17-2(6241.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6259.997mil,1345mil)(6259.997mil,1395mil) on Top Overlay And Pad R17-2(6241.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6149.997mil,1345mil)(6239.997mil,1345mil) on Top Overlay And Pad R17-2(6241.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6239.997mil,1345mil)(6259.997mil,1345mil) on Top Overlay And Pad R17-2(6241.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6149.997mil,1395mil)(6259.997mil,1395mil) on Top Overlay And Pad R17-2(6241.488mil,1370.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6189.997mil,1350mil)(6219.997mil,1350mil) on Top Overlay And Pad R17-1(6169.997mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6189.997mil,1390mil)(6219.997mil,1390mil) on Top Overlay And Pad R17-1(6169.997mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6189.997mil,1350mil)(6189.997mil,1390mil) on Top Overlay And Pad R17-1(6169.997mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6149.997mil,1345mil)(6149.997mil,1395mil) on Top Overlay And Pad R17-1(6169.997mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6149.997mil,1345mil)(6239.997mil,1345mil) on Top Overlay And Pad R17-1(6169.997mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6149.997mil,1395mil)(6259.997mil,1395mil) on Top Overlay And Pad R17-1(6169.997mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6189.997mil,1405mil)(6219.997mil,1405mil) on Top Overlay And Pad R19-2(6241.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6189.997mil,1445mil)(6219.997mil,1445mil) on Top Overlay And Pad R19-2(6241.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6219.997mil,1405mil)(6219.997mil,1445mil) on Top Overlay And Pad R19-2(6241.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6259.997mil,1400mil)(6259.997mil,1450mil) on Top Overlay And Pad R19-2(6241.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6149.997mil,1400mil)(6239.997mil,1400mil) on Top Overlay And Pad R19-2(6241.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6239.997mil,1400mil)(6259.997mil,1400mil) on Top Overlay And Pad R19-2(6241.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6149.997mil,1450mil)(6259.997mil,1450mil) on Top Overlay And Pad R19-2(6241.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6189.997mil,1405mil)(6219.997mil,1405mil) on Top Overlay And Pad R19-1(6169.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6189.997mil,1445mil)(6219.997mil,1445mil) on Top Overlay And Pad R19-1(6169.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6149.997mil,1400mil)(6149.997mil,1450mil) on Top Overlay And Pad R19-1(6169.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6189.997mil,1405mil)(6189.997mil,1445mil) on Top Overlay And Pad R19-1(6169.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6149.997mil,1400mil)(6239.997mil,1400mil) on Top Overlay And Pad R19-1(6169.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6149.997mil,1450mil)(6259.997mil,1450mil) on Top Overlay And Pad R19-1(6169.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6203mil,1465mil)(6237mil,1465mil) on Top Overlay And Pad C12-1(6259.365mil,1489.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.506mil < 10mil) Between Track (6265mil,1525mil)(6270mil,1525mil) on Top Overlay And Pad C12-1(6259.365mil,1489.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6203mil,1515mil)(6237mil,1515mil) on Top Overlay And Pad C12-1(6259.365mil,1489.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.506mil < 10mil) Between Track (6270mil,1525mil)(6270mil,1660mil) on Top Overlay And Pad C12-1(6259.365mil,1489.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (6290mil,1457mil)(6290mil,1524mil) on Top Overlay And Pad C12-1(6259.365mil,1489.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.506mil < 10mil) Between Track (6265mil,1525mil)(6265mil,1765mil) on Top Overlay And Pad C12-1(6259.365mil,1489.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6150mil,1457mil)(6290mil,1457mil) on Top Overlay And Pad C12-1(6259.365mil,1489.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6150mil,1524mil)(6290mil,1524mil) on Top Overlay And Pad C12-1(6259.365mil,1489.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6203mil,1465mil)(6237mil,1465mil) on Top Overlay And Pad C12-2(6180.626mil,1489.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (6150mil,1457mil)(6150mil,1524mil) on Top Overlay And Pad C12-2(6180.626mil,1489.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6203mil,1515mil)(6237mil,1515mil) on Top Overlay And Pad C12-2(6180.626mil,1489.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6150mil,1457mil)(6290mil,1457mil) on Top Overlay And Pad C12-2(6180.626mil,1489.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6150mil,1524mil)(6290mil,1524mil) on Top Overlay And Pad C12-2(6180.626mil,1489.994mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6419.997mil,1400mil)(6439.997mil,1400mil) on Top Overlay And Pad R20-2(6421.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6439.997mil,1400mil)(6439.997mil,1450mil) on Top Overlay And Pad R20-2(6421.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6369.997mil,1405mil)(6399.997mil,1405mil) on Top Overlay And Pad R20-2(6421.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6369.997mil,1445mil)(6399.997mil,1445mil) on Top Overlay And Pad R20-2(6421.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6399.997mil,1405mil)(6399.997mil,1445mil) on Top Overlay And Pad R20-2(6421.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6329.997mil,1400mil)(6419.997mil,1400mil) on Top Overlay And Pad R20-2(6421.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6329.997mil,1450mil)(6439.997mil,1450mil) on Top Overlay And Pad R20-2(6421.488mil,1425.005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6329.997mil,1400mil)(6329.997mil,1450mil) on Top Overlay And Pad R20-1(6349.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6369.997mil,1405mil)(6369.997mil,1445mil) on Top Overlay And Pad R20-1(6349.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6369.997mil,1405mil)(6399.997mil,1405mil) on Top Overlay And Pad R20-1(6349.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6369.997mil,1445mil)(6399.997mil,1445mil) on Top Overlay And Pad R20-1(6349.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6329.997mil,1400mil)(6419.997mil,1400mil) on Top Overlay And Pad R20-1(6349.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6329.997mil,1450mil)(6439.997mil,1450mil) on Top Overlay And Pad R20-1(6349.997mil,1425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6353mil,1465mil)(6387mil,1465mil) on Top Overlay And Pad C13-1(6330.635mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (6300mil,1456mil)(6300mil,1523mil) on Top Overlay And Pad C13-1(6330.635mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6353mil,1515mil)(6387mil,1515mil) on Top Overlay And Pad C13-1(6330.635mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6300mil,1456mil)(6440mil,1456mil) on Top Overlay And Pad C13-1(6330.635mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6300mil,1523mil)(6440mil,1523mil) on Top Overlay And Pad C13-1(6330.635mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6353mil,1465mil)(6387mil,1465mil) on Top Overlay And Pad C13-2(6409.374mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6353mil,1515mil)(6387mil,1515mil) on Top Overlay And Pad C13-2(6409.374mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (6440mil,1456mil)(6440mil,1523mil) on Top Overlay And Pad C13-2(6409.374mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6300mil,1456mil)(6440mil,1456mil) on Top Overlay And Pad C13-2(6409.374mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6300mil,1523mil)(6440mil,1523mil) on Top Overlay And Pad C13-2(6409.374mil,1490.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R16" (6529mil,1678mil) on Top Overlay And Pad D16-2(6484.732mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C10" (6594mil,1678mil) on Top Overlay And Pad D16-2(6484.732mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R38" (6474mil,1678mil) on Top Overlay And Pad D16-2(6484.732mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6270mil,1525mil)(6270mil,1660mil) on Top Overlay And Pad D16-1(6215.268mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6270mil,1710mil)(6270mil,1750mil) on Top Overlay And Pad D16-1(6215.268mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6270mil,1660mil)(6270mil,1710mil) on Top Overlay And Pad D16-1(6215.268mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6265mil,1525mil)(6265mil,1765mil) on Top Overlay And Pad D16-1(6215.268mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Track (5847mil,1905mil)(5847mil,1992mil) on Top Overlay And Pad C14-2(5831.929mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (5848mil,2047.559mil)(5848mil,2135mil) on Top Overlay And Pad C14-2(5831.929mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Track (5639mil,1943mil)(5639mil,1993mil) on Top Overlay And Pad C14-1(5648.071mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (5640mil,2047.559mil)(5640mil,2099mil) on Top Overlay And Pad C14-1(5648.071mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (5607mil,2325mil)(5674mil,2325mil) on Top Overlay And Pad C15-1(5639.994mil,2355.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5615mil,2378mil)(5615mil,2412mil) on Top Overlay And Pad C15-1(5639.994mil,2355.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5665mil,2378mil)(5665mil,2412mil) on Top Overlay And Pad C15-1(5639.994mil,2355.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5674mil,2325mil)(5674mil,2465mil) on Top Overlay And Pad C15-1(5639.994mil,2355.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5607mil,2325mil)(5607mil,2465mil) on Top Overlay And Pad C15-1(5639.994mil,2355.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (5607mil,2465mil)(5674mil,2465mil) on Top Overlay And Pad C15-2(5639.994mil,2434.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5615mil,2378mil)(5615mil,2412mil) on Top Overlay And Pad C15-2(5639.994mil,2434.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5665mil,2378mil)(5665mil,2412mil) on Top Overlay And Pad C15-2(5639.994mil,2434.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5674mil,2325mil)(5674mil,2465mil) on Top Overlay And Pad C15-2(5639.994mil,2434.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5607mil,2325mil)(5607mil,2465mil) on Top Overlay And Pad C15-2(5639.994mil,2434.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Track (5847mil,2475mil)(5847mil,2562mil) on Top Overlay And Pad C16-2(5831.929mil,2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (5848mil,2617.559mil)(5848mil,2705mil) on Top Overlay And Pad C16-2(5831.929mil,2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.244mil < 10mil) Between Track (5588.74mil,2568.662mil)(5588.74mil,2651.339mil) on Top Overlay And Pad C16-1(5648.071mil,2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Track (5639mil,2513mil)(5639mil,2563mil) on Top Overlay And Pad C16-1(5648.071mil,2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (5640mil,2617.559mil)(5640mil,2669mil) on Top Overlay And Pad C16-1(5648.071mil,2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.557mil < 10mil) Between Track (5431.26mil,2568.662mil)(5588.74mil,2568.662mil) on Top Overlay And Pad C16-1(5648.071mil,2590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.557mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6539mil,1862.997mil)(6539mil,1882.997mil) on Top Overlay And Pad R16-2(6513.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6489mil,1882.997mil)(6539mil,1882.997mil) on Top Overlay And Pad R16-2(6513.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6494mil,1842.997mil)(6534mil,1842.997mil) on Top Overlay And Pad R16-2(6513.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6489mil,1862.997mil)(6489mil,1882.997mil) on Top Overlay And Pad R16-2(6513.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6539mil,1772.997mil)(6539mil,1862.997mil) on Top Overlay And Pad R16-2(6513.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6489mil,1772.997mil)(6489mil,1882.997mil) on Top Overlay And Pad R16-2(6513.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6534mil,1812.997mil)(6534mil,1842.997mil) on Top Overlay And Pad R16-2(6513.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6494mil,1812.997mil)(6494mil,1842.997mil) on Top Overlay And Pad R16-2(6513.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6489mil,1772.997mil)(6489mil,1862.997mil) on Top Overlay And Pad R16-2(6513.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.923mil < 10mil) Between Track (6439mil,1882.997mil)(6489mil,1882.997mil) on Top Overlay And Pad R16-2(6513.995mil,1864.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6489mil,1772.997mil)(6539mil,1772.997mil) on Top Overlay And Pad R16-1(6514mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6494mil,1812.997mil)(6534mil,1812.997mil) on Top Overlay And Pad R16-1(6514mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6539mil,1772.997mil)(6539mil,1862.997mil) on Top Overlay And Pad R16-1(6514mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6489mil,1772.997mil)(6489mil,1882.997mil) on Top Overlay And Pad R16-1(6514mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6534mil,1812.997mil)(6534mil,1842.997mil) on Top Overlay And Pad R16-1(6514mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6494mil,1812.997mil)(6494mil,1842.997mil) on Top Overlay And Pad R16-1(6514mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6489mil,1772.997mil)(6489mil,1862.997mil) on Top Overlay And Pad R16-1(6514mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.991mil < 10mil) Between Track (6439mil,1772.997mil)(6489mil,1772.997mil) on Top Overlay And Pad R16-1(6514mil,1792.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6554mil,1826mil)(6554mil,1860mil) on Top Overlay And Pad C10-1(6578.994mil,1803.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6546mil,1773mil)(6546mil,1913mil) on Top Overlay And Pad C10-1(6578.994mil,1803.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6604mil,1826mil)(6604mil,1860mil) on Top Overlay And Pad C10-1(6578.994mil,1803.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6613mil,1773mil)(6613mil,1913mil) on Top Overlay And Pad C10-1(6578.994mil,1803.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (6546mil,1773mil)(6613mil,1773mil) on Top Overlay And Pad C10-1(6578.994mil,1803.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6554mil,1826mil)(6554mil,1860mil) on Top Overlay And Pad C10-2(6578.994mil,1882.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6546mil,1773mil)(6546mil,1913mil) on Top Overlay And Pad C10-2(6578.994mil,1882.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6604mil,1826mil)(6604mil,1860mil) on Top Overlay And Pad C10-2(6578.994mil,1882.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6613mil,1773mil)(6613mil,1913mil) on Top Overlay And Pad C10-2(6578.994mil,1882.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (6546mil,1913mil)(6613mil,1913mil) on Top Overlay And Pad C10-2(6578.994mil,1882.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (6219mil,2193mil)(6609mil,2193mil) on Top Overlay And Pad U1-9(6589mil,2256.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (6219mil,2193mil)(6609mil,2193mil) on Top Overlay And Pad U1-10(6539mil,2256.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (6219mil,2193mil)(6609mil,2193mil) on Top Overlay And Pad U1-11(6494mil,2256.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (6219mil,2193mil)(6609mil,2193mil) on Top Overlay And Pad U1-12(6439mil,2256.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (6219mil,2193mil)(6609mil,2193mil) on Top Overlay And Pad U1-13(6389mil,2256.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (6219mil,2193mil)(6609mil,2193mil) on Top Overlay And Pad U1-14(6339mil,2256.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (6219mil,2193mil)(6609mil,2193mil) on Top Overlay And Pad U1-15(6289mil,2256.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (6219mil,2193mil)(6609mil,2193mil) on Top Overlay And Pad U1-16(6239mil,2256.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.399mil < 10mil) Between Track (6609mil,2078mil)(6609mil,2193mil) on Top Overlay And Pad U1-8(6589mil,2019.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6219mil,2078mil)(6609mil,2078mil) on Top Overlay And Pad U1-8(6589mil,2019.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6219mil,2078mil)(6609mil,2078mil) on Top Overlay And Pad U1-7(6539mil,2019.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6219mil,2078mil)(6609mil,2078mil) on Top Overlay And Pad U1-6(6489mil,2019.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6219mil,2078mil)(6609mil,2078mil) on Top Overlay And Pad U1-5(6439mil,2019.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6219mil,2078mil)(6609mil,2078mil) on Top Overlay And Pad U1-4(6389mil,2019.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6219mil,2078mil)(6609mil,2078mil) on Top Overlay And Pad U1-3(6339mil,2019.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6219mil,2078mil)(6609mil,2078mil) on Top Overlay And Pad U1-2(6289mil,2019.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.399mil < 10mil) Between Track (6219mil,2078mil)(6219mil,2193mil) on Top Overlay And Pad U1-1(6239mil,2019.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6219mil,2078mil)(6609mil,2078mil) on Top Overlay And Pad U1-1(6239mil,2019.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6229mil,2406mil)(6229mil,2440mil) on Top Overlay And Pad C7-1(6254.006mil,2462.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6279mil,2406mil)(6279mil,2440mil) on Top Overlay And Pad C7-1(6254.006mil,2462.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6220mil,2353mil)(6220mil,2493mil) on Top Overlay And Pad C7-1(6254.006mil,2462.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6287mil,2353mil)(6287mil,2493mil) on Top Overlay And Pad C7-1(6254.006mil,2462.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (6220mil,2493mil)(6287mil,2493mil) on Top Overlay And Pad C7-1(6254.006mil,2462.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6229mil,2406mil)(6229mil,2440mil) on Top Overlay And Pad C7-2(6254.006mil,2383.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6279mil,2406mil)(6279mil,2440mil) on Top Overlay And Pad C7-2(6254.006mil,2383.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6220mil,2353mil)(6220mil,2493mil) on Top Overlay And Pad C7-2(6254.006mil,2383.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6287mil,2353mil)(6287mil,2493mil) on Top Overlay And Pad C7-2(6254.006mil,2383.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (6220mil,2353mil)(6287mil,2353mil) on Top Overlay And Pad C7-2(6254.006mil,2383.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6309mil,2406mil)(6309mil,2440mil) on Top Overlay And Pad C8-1(6334.006mil,2462.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6359mil,2406mil)(6359mil,2440mil) on Top Overlay And Pad C8-1(6334.006mil,2462.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6300mil,2353mil)(6300mil,2493mil) on Top Overlay And Pad C8-1(6334.006mil,2462.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6367mil,2353mil)(6367mil,2493mil) on Top Overlay And Pad C8-1(6334.006mil,2462.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (6300mil,2493mil)(6367mil,2493mil) on Top Overlay And Pad C8-1(6334.006mil,2462.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6309mil,2406mil)(6309mil,2440mil) on Top Overlay And Pad C8-2(6334.006mil,2383.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6359mil,2406mil)(6359mil,2440mil) on Top Overlay And Pad C8-2(6334.006mil,2383.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6300mil,2353mil)(6300mil,2493mil) on Top Overlay And Pad C8-2(6334.006mil,2383.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6367mil,2353mil)(6367mil,2493mil) on Top Overlay And Pad C8-2(6334.006mil,2383.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (6300mil,2353mil)(6367mil,2353mil) on Top Overlay And Pad C8-2(6334.006mil,2383.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6474mil,2447.997mil)(6474mil,2467.997mil) on Top Overlay And Pad R15-2(6448.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6424mil,2467.997mil)(6474mil,2467.997mil) on Top Overlay And Pad R15-2(6448.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6469mil,2397.997mil)(6469mil,2427.997mil) on Top Overlay And Pad R15-2(6448.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6429mil,2427.997mil)(6469mil,2427.997mil) on Top Overlay And Pad R15-2(6448.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6429mil,2397.997mil)(6429mil,2427.997mil) on Top Overlay And Pad R15-2(6448.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6474mil,2357.997mil)(6474mil,2447.997mil) on Top Overlay And Pad R15-2(6448.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6424mil,2357.997mil)(6424mil,2467.997mil) on Top Overlay And Pad R15-2(6448.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6424mil,2357.997mil)(6474mil,2357.997mil) on Top Overlay And Pad R15-1(6449mil,2377.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6429mil,2397.997mil)(6469mil,2397.997mil) on Top Overlay And Pad R15-1(6449mil,2377.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6469mil,2397.997mil)(6469mil,2427.997mil) on Top Overlay And Pad R15-1(6449mil,2377.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6429mil,2397.997mil)(6429mil,2427.997mil) on Top Overlay And Pad R15-1(6449mil,2377.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6474mil,2357.997mil)(6474mil,2447.997mil) on Top Overlay And Pad R15-1(6449mil,2377.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6424mil,2357.997mil)(6424mil,2467.997mil) on Top Overlay And Pad R15-1(6449mil,2377.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6534mil,2447.997mil)(6534mil,2467.997mil) on Top Overlay And Pad R22-2(6508.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (6484mil,2467.997mil)(6534mil,2467.997mil) on Top Overlay And Pad R22-2(6508.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (6529mil,2397.997mil)(6529mil,2427.997mil) on Top Overlay And Pad R22-2(6508.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (6489mil,2427.997mil)(6529mil,2427.997mil) on Top Overlay And Pad R22-2(6508.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (6489mil,2397.997mil)(6489mil,2427.997mil) on Top Overlay And Pad R22-2(6508.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (6534mil,2357.997mil)(6534mil,2447.997mil) on Top Overlay And Pad R22-2(6508.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (6484mil,2357.997mil)(6484mil,2467.997mil) on Top Overlay And Pad R22-2(6508.995mil,2449.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6484mil,2357.997mil)(6534mil,2357.997mil) on Top Overlay And Pad R22-1(6509mil,2377.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (6489mil,2397.997mil)(6529mil,2397.997mil) on Top Overlay And Pad R22-1(6509mil,2377.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6529mil,2397.997mil)(6529mil,2427.997mil) on Top Overlay And Pad R22-1(6509mil,2377.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (6489mil,2397.997mil)(6489mil,2427.997mil) on Top Overlay And Pad R22-1(6509mil,2377.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6534mil,2357.997mil)(6534mil,2447.997mil) on Top Overlay And Pad R22-1(6509mil,2377.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (6484mil,2357.997mil)(6484mil,2467.997mil) on Top Overlay And Pad R22-1(6509mil,2377.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6554mil,2406mil)(6554mil,2440mil) on Top Overlay And Pad C11-1(6578.994mil,2383.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6604mil,2406mil)(6604mil,2440mil) on Top Overlay And Pad C11-1(6578.994mil,2383.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6546mil,2353mil)(6546mil,2493mil) on Top Overlay And Pad C11-1(6578.994mil,2383.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6613mil,2353mil)(6613mil,2493mil) on Top Overlay And Pad C11-1(6578.994mil,2383.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (6546mil,2353mil)(6613mil,2353mil) on Top Overlay And Pad C11-1(6578.994mil,2383.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6554mil,2406mil)(6554mil,2440mil) on Top Overlay And Pad C11-2(6578.994mil,2462.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6604mil,2406mil)(6604mil,2440mil) on Top Overlay And Pad C11-2(6578.994mil,2462.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6546mil,2353mil)(6546mil,2493mil) on Top Overlay And Pad C11-2(6578.994mil,2462.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6613mil,2353mil)(6613mil,2493mil) on Top Overlay And Pad C11-2(6578.994mil,2462.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (6546mil,2493mil)(6613mil,2493mil) on Top Overlay And Pad C11-2(6578.994mil,2462.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (5690mil,3235mil)(5690mil,3302mil) on Top Overlay And Pad C27-1(5720.635mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Track (5690mil,3305mil)(5690mil,3372mil) on Top Overlay And Pad C27-1(5720.635mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5743mil,3244mil)(5777mil,3244mil) on Top Overlay And Pad C27-1(5720.635mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5743mil,3294mil)(5777mil,3294mil) on Top Overlay And Pad C27-1(5720.635mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5690mil,3235mil)(5830mil,3235mil) on Top Overlay And Pad C27-1(5720.635mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.199mil < 10mil) Between Track (5691.26mil,3231.338mil)(5848.74mil,3231.338mil) on Top Overlay And Pad C27-1(5720.635mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.199mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Track (5690mil,3305mil)(5830mil,3305mil) on Top Overlay And Pad C27-1(5720.635mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5690mil,3302mil)(5830mil,3302mil) on Top Overlay And Pad C27-1(5720.635mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (5830mil,3235mil)(5830mil,3302mil) on Top Overlay And Pad C27-2(5799.374mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.855mil < 10mil) Between Track (5830mil,3305mil)(5830mil,3372mil) on Top Overlay And Pad C27-2(5799.374mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.855mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5743mil,3244mil)(5777mil,3244mil) on Top Overlay And Pad C27-2(5799.374mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5743mil,3294mil)(5777mil,3294mil) on Top Overlay And Pad C27-2(5799.374mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5690mil,3235mil)(5830mil,3235mil) on Top Overlay And Pad C27-2(5799.374mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.199mil < 10mil) Between Track (5691.26mil,3231.338mil)(5848.74mil,3231.338mil) on Top Overlay And Pad C27-2(5799.374mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.199mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.994mil < 10mil) Between Track (5690mil,3305mil)(5830mil,3305mil) on Top Overlay And Pad C27-2(5799.374mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5690mil,3302mil)(5830mil,3302mil) on Top Overlay And Pad C27-2(5799.374mil,3269.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (5690mil,3305mil)(5690mil,3372mil) on Top Overlay And Pad C25-1(5720.635mil,3339.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5743mil,3314mil)(5777mil,3314mil) on Top Overlay And Pad C25-1(5720.635mil,3339.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5743mil,3364mil)(5777mil,3364mil) on Top Overlay And Pad C25-1(5720.635mil,3339.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5690mil,3305mil)(5830mil,3305mil) on Top Overlay And Pad C25-1(5720.635mil,3339.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.006mil < 10mil) Between Track (5690mil,3302mil)(5830mil,3302mil) on Top Overlay And Pad C25-1(5720.635mil,3339.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5690mil,3372mil)(5830mil,3372mil) on Top Overlay And Pad C25-1(5720.635mil,3339.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (5830mil,3305mil)(5830mil,3372mil) on Top Overlay And Pad C25-2(5799.374mil,3339.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5743mil,3314mil)(5777mil,3314mil) on Top Overlay And Pad C25-2(5799.374mil,3339.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5743mil,3364mil)(5777mil,3364mil) on Top Overlay And Pad C25-2(5799.374mil,3339.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5690mil,3305mil)(5830mil,3305mil) on Top Overlay And Pad C25-2(5799.374mil,3339.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.006mil < 10mil) Between Track (5690mil,3302mil)(5830mil,3302mil) on Top Overlay And Pad C25-2(5799.374mil,3339.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5690mil,3372mil)(5830mil,3372mil) on Top Overlay And Pad C25-2(5799.374mil,3339.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5180mil,1625.003mil)(5180mil,1645.003mil) on Top Overlay And Pad R12-2(5205.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (5185mil,1665.003mil)(5185mil,1695.003mil) on Top Overlay And Pad R12-2(5205.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (5225mil,1665.003mil)(5225mil,1695.003mil) on Top Overlay And Pad R12-2(5205.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5180mil,1645.003mil)(5180mil,1735.003mil) on Top Overlay And Pad R12-2(5205.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (5230mil,1625.003mil)(5230mil,1735.003mil) on Top Overlay And Pad R12-2(5205.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (5180mil,1625.003mil)(5230mil,1625.003mil) on Top Overlay And Pad R12-2(5205.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (5185mil,1665.003mil)(5225mil,1665.003mil) on Top Overlay And Pad R12-2(5205.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5185mil,1665.003mil)(5185mil,1695.003mil) on Top Overlay And Pad R12-1(5205mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5225mil,1665.003mil)(5225mil,1695.003mil) on Top Overlay And Pad R12-1(5205mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5180mil,1645.003mil)(5180mil,1735.003mil) on Top Overlay And Pad R12-1(5205mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5230mil,1625.003mil)(5230mil,1735.003mil) on Top Overlay And Pad R12-1(5205mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5180mil,1735.003mil)(5230mil,1735.003mil) on Top Overlay And Pad R12-1(5205mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5185mil,1695.003mil)(5225mil,1695.003mil) on Top Overlay And Pad R12-1(5205mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (5162.165mil,1499.685mil)(5162.165mil,1578.425mil) on Top Overlay And Pad D12-2(5198.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5221.221mil,1480mil)(5221.221mil,1598.11mil) on Top Overlay And Pad D12-2(5198.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.575mil < 10mil) Between Track (4985mil,1480mil)(4985mil,1598.11mil) on Top Overlay And Pad D12-1(5017.213mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (4657.165mil,1499.685mil)(4657.165mil,1578.425mil) on Top Overlay And Pad D11-2(4693.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4716.221mil,1480mil)(4716.221mil,1598.11mil) on Top Overlay And Pad D11-2(4693.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.575mil < 10mil) Between Track (4480mil,1480mil)(4480mil,1598.11mil) on Top Overlay And Pad D11-1(4512.213mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.661mil < 10mil) Between Track (4670mil,1645.003mil)(4670mil,1735.003mil) on Top Overlay And Pad Q11-2(4631.37mil,1717.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.32mil < 10mil) Between Track (4670mil,1735.003mil)(4720mil,1735.003mil) on Top Overlay And Pad Q11-2(4631.37mil,1717.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.661mil < 10mil) Between Track (4670mil,1625.003mil)(4670mil,1645.003mil) on Top Overlay And Pad Q11-1(4631.37mil,1642.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.661mil < 10mil) Between Track (4670mil,1645.003mil)(4670mil,1735.003mil) on Top Overlay And Pad Q11-1(4631.37mil,1642.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.316mil < 10mil) Between Track (4670mil,1625.003mil)(4720mil,1625.003mil) on Top Overlay And Pad Q11-1(4631.37mil,1642.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.316mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (4670mil,1625.003mil)(4670mil,1645.003mil) on Top Overlay And Pad R11-2(4695.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (4675mil,1665.003mil)(4715mil,1665.003mil) on Top Overlay And Pad R11-2(4695.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (4675mil,1665.003mil)(4675mil,1695.003mil) on Top Overlay And Pad R11-2(4695.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (4715mil,1665.003mil)(4715mil,1695.003mil) on Top Overlay And Pad R11-2(4695.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (4670mil,1645.003mil)(4670mil,1735.003mil) on Top Overlay And Pad R11-2(4695.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (4670mil,1625.003mil)(4720mil,1625.003mil) on Top Overlay And Pad R11-2(4695.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (4720mil,1625.003mil)(4720mil,1735.003mil) on Top Overlay And Pad R11-2(4695.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (4675mil,1695.003mil)(4715mil,1695.003mil) on Top Overlay And Pad R11-1(4695mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (4675mil,1665.003mil)(4675mil,1695.003mil) on Top Overlay And Pad R11-1(4695mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (4715mil,1665.003mil)(4715mil,1695.003mil) on Top Overlay And Pad R11-1(4695mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (4670mil,1645.003mil)(4670mil,1735.003mil) on Top Overlay And Pad R11-1(4695mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (4670mil,1735.003mil)(4720mil,1735.003mil) on Top Overlay And Pad R11-1(4695mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (4720mil,1625.003mil)(4720mil,1735.003mil) on Top Overlay And Pad R11-1(4695mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (4147.165mil,1499.685mil)(4147.165mil,1578.425mil) on Top Overlay And Pad D10-2(4183.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4206.221mil,1480mil)(4206.221mil,1598.11mil) on Top Overlay And Pad D10-2(4183.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.192mil < 10mil) Between Text "D10" (4250mil,1485mil) on Top Overlay And Pad D10-2(4183.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.575mil < 10mil) Between Track (3970mil,1480mil)(3970mil,1598.11mil) on Top Overlay And Pad D10-1(4002.213mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (4165mil,1665.003mil)(4205mil,1665.003mil) on Top Overlay And Pad R10-2(4185.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (4165mil,1665.003mil)(4165mil,1695.003mil) on Top Overlay And Pad R10-2(4185.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (4205mil,1665.003mil)(4205mil,1695.003mil) on Top Overlay And Pad R10-2(4185.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (4210mil,1625.003mil)(4210mil,1735.003mil) on Top Overlay And Pad R10-2(4185.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (4160mil,1625.003mil)(4160mil,1645.003mil) on Top Overlay And Pad R10-2(4185.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (4160mil,1625.003mil)(4210mil,1625.003mil) on Top Overlay And Pad R10-2(4185.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (4160mil,1645.003mil)(4160mil,1735.003mil) on Top Overlay And Pad R10-2(4185.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (4165mil,1695.003mil)(4205mil,1695.003mil) on Top Overlay And Pad R10-1(4185mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (4165mil,1665.003mil)(4165mil,1695.003mil) on Top Overlay And Pad R10-1(4185mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (4205mil,1665.003mil)(4205mil,1695.003mil) on Top Overlay And Pad R10-1(4185mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (4210mil,1625.003mil)(4210mil,1735.003mil) on Top Overlay And Pad R10-1(4185mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (4160mil,1735.003mil)(4210mil,1735.003mil) on Top Overlay And Pad R10-1(4185mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (4160mil,1645.003mil)(4160mil,1735.003mil) on Top Overlay And Pad R10-1(4185mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.32mil < 10mil) Between Track (4160mil,1735.003mil)(4210mil,1735.003mil) on Top Overlay And Pad Q10-2(4121.37mil,1717.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.661mil < 10mil) Between Track (4160mil,1645.003mil)(4160mil,1735.003mil) on Top Overlay And Pad Q10-2(4121.37mil,1717.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.661mil < 10mil) Between Track (4160mil,1625.003mil)(4160mil,1645.003mil) on Top Overlay And Pad Q10-1(4121.37mil,1642.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.316mil < 10mil) Between Track (4160mil,1625.003mil)(4210mil,1625.003mil) on Top Overlay And Pad Q10-1(4121.37mil,1642.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.316mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.661mil < 10mil) Between Track (4160mil,1645.003mil)(4160mil,1735.003mil) on Top Overlay And Pad Q10-1(4121.37mil,1642.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (3665mil,1625.003mil)(3665mil,1645.003mil) on Top Overlay And Pad R9-2(3690.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (3670mil,1665.003mil)(3670mil,1695.003mil) on Top Overlay And Pad R9-2(3690.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (3710mil,1665.003mil)(3710mil,1695.003mil) on Top Overlay And Pad R9-2(3690.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (3665mil,1645.003mil)(3665mil,1735.003mil) on Top Overlay And Pad R9-2(3690.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (3715mil,1625.003mil)(3715mil,1735.003mil) on Top Overlay And Pad R9-2(3690.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (3665mil,1625.003mil)(3715mil,1625.003mil) on Top Overlay And Pad R9-2(3690.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (3670mil,1665.003mil)(3710mil,1665.003mil) on Top Overlay And Pad R9-2(3690.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (3670mil,1665.003mil)(3670mil,1695.003mil) on Top Overlay And Pad R9-1(3690mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (3710mil,1665.003mil)(3710mil,1695.003mil) on Top Overlay And Pad R9-1(3690mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (3665mil,1645.003mil)(3665mil,1735.003mil) on Top Overlay And Pad R9-1(3690mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (3715mil,1625.003mil)(3715mil,1735.003mil) on Top Overlay And Pad R9-1(3690mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (3665mil,1735.003mil)(3715mil,1735.003mil) on Top Overlay And Pad R9-1(3690mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (3670mil,1695.003mil)(3710mil,1695.003mil) on Top Overlay And Pad R9-1(3690mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (3647.165mil,1499.685mil)(3647.165mil,1578.425mil) on Top Overlay And Pad D9-2(3683.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3706.22mil,1480mil)(3706.22mil,1598.11mil) on Top Overlay And Pad D9-2(3683.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.575mil < 10mil) Between Track (3470mil,1480mil)(3470mil,1598.11mil) on Top Overlay And Pad D9-1(3502.213mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (3132.165mil,1499.685mil)(3132.165mil,1578.425mil) on Top Overlay And Pad D8-2(3168.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.22mil,1480mil)(3191.22mil,1598.11mil) on Top Overlay And Pad D8-2(3168.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.575mil < 10mil) Between Track (2955mil,1480mil)(2955mil,1598.11mil) on Top Overlay And Pad D8-1(2987.213mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (3155mil,1625.003mil)(3155mil,1645.003mil) on Top Overlay And Pad R8-2(3180.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (3160mil,1665.003mil)(3160mil,1695.003mil) on Top Overlay And Pad R8-2(3180.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (3155mil,1645.003mil)(3155mil,1735.003mil) on Top Overlay And Pad R8-2(3180.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (3205mil,1625.003mil)(3205mil,1735.003mil) on Top Overlay And Pad R8-2(3180.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (3200mil,1665.003mil)(3200mil,1695.003mil) on Top Overlay And Pad R8-2(3180.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (3155mil,1625.003mil)(3205mil,1625.003mil) on Top Overlay And Pad R8-2(3180.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (3160mil,1665.003mil)(3200mil,1665.003mil) on Top Overlay And Pad R8-2(3180.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (3160mil,1665.003mil)(3160mil,1695.003mil) on Top Overlay And Pad R8-1(3180mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (3155mil,1645.003mil)(3155mil,1735.003mil) on Top Overlay And Pad R8-1(3180mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (3205mil,1625.003mil)(3205mil,1735.003mil) on Top Overlay And Pad R8-1(3180mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (3200mil,1665.003mil)(3200mil,1695.003mil) on Top Overlay And Pad R8-1(3180mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (3155mil,1735.003mil)(3205mil,1735.003mil) on Top Overlay And Pad R8-1(3180mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (3160mil,1695.003mil)(3200mil,1695.003mil) on Top Overlay And Pad R8-1(3180mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2696.22mil,1480mil)(2696.22mil,1598.11mil) on Top Overlay And Pad D7-2(2673.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (2637.165mil,1499.685mil)(2637.165mil,1578.425mil) on Top Overlay And Pad D7-2(2673.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.192mil < 10mil) Between Text "D7" (2740mil,1480mil) on Top Overlay And Pad D7-2(2673.85mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.575mil < 10mil) Between Track (2460mil,1480mil)(2460mil,1598.11mil) on Top Overlay And Pad D7-1(2492.213mil,1539.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (2650mil,1625.003mil)(2650mil,1645.003mil) on Top Overlay And Pad R7-2(2675.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (2650mil,1625.003mil)(2700mil,1625.003mil) on Top Overlay And Pad R7-2(2675.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (2655mil,1665.003mil)(2695mil,1665.003mil) on Top Overlay And Pad R7-2(2675.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (2655mil,1665.003mil)(2655mil,1695.003mil) on Top Overlay And Pad R7-2(2675.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (2695mil,1665.003mil)(2695mil,1695.003mil) on Top Overlay And Pad R7-2(2675.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (2650mil,1645.003mil)(2650mil,1735.003mil) on Top Overlay And Pad R7-2(2675.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (2700mil,1625.003mil)(2700mil,1735.003mil) on Top Overlay And Pad R7-2(2675.005mil,1643.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (2650mil,1735.003mil)(2700mil,1735.003mil) on Top Overlay And Pad R7-1(2675mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (2655mil,1695.003mil)(2695mil,1695.003mil) on Top Overlay And Pad R7-1(2675mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (2655mil,1665.003mil)(2655mil,1695.003mil) on Top Overlay And Pad R7-1(2675mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (2695mil,1665.003mil)(2695mil,1695.003mil) on Top Overlay And Pad R7-1(2675mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (2650mil,1645.003mil)(2650mil,1735.003mil) on Top Overlay And Pad R7-1(2675mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (2700mil,1625.003mil)(2700mil,1735.003mil) on Top Overlay And Pad R7-1(2675mil,1715.003mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5502.126mil,2592.284mil)(5517.874mil,2592.284mil) on Top Overlay And Pad F3-1(5472.599mil,2610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5502.126mil,2627.717mil)(5517.874mil,2627.717mil) on Top Overlay And Pad F3-1(5472.599mil,2610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5502.126mil,2592.284mil)(5517.874mil,2592.284mil) on Top Overlay And Pad F3-2(5547.402mil,2610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5502.126mil,2627.717mil)(5517.874mil,2627.717mil) on Top Overlay And Pad F3-2(5547.402mil,2610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5592.126mil,2832.284mil)(5607.874mil,2832.284mil) on Top Overlay And Pad F4-1(5562.599mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5592.126mil,2867.717mil)(5607.874mil,2867.717mil) on Top Overlay And Pad F4-1(5562.599mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5592.126mil,2832.284mil)(5607.874mil,2832.284mil) on Top Overlay And Pad F4-2(5637.402mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5592.126mil,2867.717mil)(5607.874mil,2867.717mil) on Top Overlay And Pad F4-2(5637.402mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (5965mil,2419.997mil)(5965mil,2449.997mil) on Top Overlay And Pad R47-2(5944.995mil,2471.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (5925mil,2449.997mil)(5965mil,2449.997mil) on Top Overlay And Pad R47-2(5944.995mil,2471.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (5925mil,2419.997mil)(5925mil,2449.997mil) on Top Overlay And Pad R47-2(5944.995mil,2471.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5970mil,2379.997mil)(5970mil,2469.997mil) on Top Overlay And Pad R47-2(5944.995mil,2471.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (5970mil,2469.997mil)(5970mil,2489.997mil) on Top Overlay And Pad R47-2(5944.995mil,2471.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (5920mil,2489.997mil)(5970mil,2489.997mil) on Top Overlay And Pad R47-2(5944.995mil,2471.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (5920mil,2379.997mil)(5920mil,2489.997mil) on Top Overlay And Pad R47-2(5944.995mil,2471.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5925mil,2419.997mil)(5965mil,2419.997mil) on Top Overlay And Pad R47-1(5945mil,2399.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5965mil,2419.997mil)(5965mil,2449.997mil) on Top Overlay And Pad R47-1(5945mil,2399.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (5925mil,2419.997mil)(5925mil,2449.997mil) on Top Overlay And Pad R47-1(5945mil,2399.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5970mil,2379.997mil)(5970mil,2469.997mil) on Top Overlay And Pad R47-1(5945mil,2399.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (5920mil,2379.997mil)(5970mil,2379.997mil) on Top Overlay And Pad R47-1(5945mil,2399.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "U3" (5915mil,2405mil) on Top Overlay And Pad R47-1(5945mil,2399.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (5920mil,2379.997mil)(5920mil,2489.997mil) on Top Overlay And Pad R47-1(5945mil,2399.997mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.874mil < 10mil) Between Track (5913.504mil,2593.189mil)(5913.504mil,2616.811mil) on Top Overlay And Pad L1-2(5945mil,2658.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.874mil < 10mil) Between Track (5976.496mil,2593.189mil)(5976.496mil,2616.811mil) on Top Overlay And Pad L1-2(5945mil,2658.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.874mil < 10mil) Between Track (5913.504mil,2616.811mil)(5976.496mil,2616.811mil) on Top Overlay And Pad L1-2(5945mil,2658.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.874mil < 10mil) Between Track (5913.504mil,2593.189mil)(5913.504mil,2616.811mil) on Top Overlay And Pad L1-1(5945mil,2551.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.874mil < 10mil) Between Track (5976.496mil,2593.189mil)(5976.496mil,2616.811mil) on Top Overlay And Pad L1-1(5945mil,2551.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R47" (5928.5mil,2521.5mil) on Top Overlay And Pad L1-1(5945mil,2551.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5940.283mil,1817.126mil)(5940.283mil,1832.874mil) on Top Overlay And Pad F5-1(5958mil,1862.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5975.717mil,1817.126mil)(5975.717mil,1832.874mil) on Top Overlay And Pad F5-1(5958mil,1862.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5940.283mil,1817.126mil)(5940.283mil,1832.874mil) on Top Overlay And Pad F5-2(5958mil,1787.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5975.717mil,1817.126mil)(5975.717mil,1832.874mil) on Top Overlay And Pad F5-2(5958mil,1787.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D18" (5965mil,1775mil) on Top Overlay And Pad F5-2(5958mil,1787.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5725mil,1765mil)(5730mil,1765mil) on Top Overlay And Pad F6-1(5730mil,1787.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5747.717mil,1817.126mil)(5747.717mil,1832.874mil) on Top Overlay And Pad F6-1(5730mil,1787.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5712.283mil,1817.126mil)(5712.283mil,1832.874mil) on Top Overlay And Pad F6-1(5730mil,1787.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5730mil,1750mil)(5730mil,1765mil) on Top Overlay And Pad F6-1(5730mil,1787.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5725mil,1525mil)(5725mil,1765mil) on Top Overlay And Pad F6-1(5730mil,1787.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5747.717mil,1817.126mil)(5747.717mil,1832.874mil) on Top Overlay And Pad F6-2(5730mil,1862.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5712.283mil,1817.126mil)(5712.283mil,1832.874mil) on Top Overlay And Pad F6-2(5730mil,1862.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6147.283mil,2597.126mil)(6147.283mil,2612.874mil) on Top Overlay And Pad F8-1(6165mil,2642.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6182.717mil,2597.126mil)(6182.717mil,2612.874mil) on Top Overlay And Pad F8-1(6165mil,2642.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6147.283mil,2597.126mil)(6147.283mil,2612.874mil) on Top Overlay And Pad F8-2(6165mil,2567.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6182.717mil,2597.126mil)(6182.717mil,2612.874mil) on Top Overlay And Pad F8-2(6165mil,2567.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6055.283mil,2597.126mil)(6055.283mil,2612.874mil) on Top Overlay And Pad F7-1(6073mil,2642.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6090.717mil,2597.126mil)(6090.717mil,2612.874mil) on Top Overlay And Pad F7-1(6073mil,2642.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6055.283mil,2597.126mil)(6055.283mil,2612.874mil) on Top Overlay And Pad F7-2(6073mil,2567.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6090.717mil,2597.126mil)(6090.717mil,2612.874mil) on Top Overlay And Pad F7-2(6073mil,2567.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R47" (5928.5mil,2521.5mil) on Top Overlay And Pad F7-2(6073mil,2567.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-201.575mil,2072.756mil)(343.425mil,2072.756mil) on Top Overlay And Pad M1-PGND2(248.425mil,2052.756mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (343.425mil,2072.756mil)(343.425mil,2402.756mil) on Top Overlay And Pad M1-P_In(348.425mil,2252.756mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.451mil < 10mil) Between Text "F3" (5305mil,2585mil) on Top Overlay And Pad M2-1(5265.945mil,2549.67mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.3mil < 10mil) Between Track (760mil,329.764mil)(760mil,940mil) on Top Overlay And Pad RL1-1(704.882mil,634.882mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.552mil < 10mil) Between Text "RL5" (783mil,971mil) on Top Overlay And Pad RL2-3(913.858mil,1018.661mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.552mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.3mil < 10mil) Between Track (1530mil,949.764mil)(1530mil,1560mil) on Top Overlay And Pad RL2-1(1474.882mil,1254.882mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.3mil < 10mil) Between Track (760mil,949.764mil)(760mil,1560mil) on Top Overlay And Pad RL3-1(704.882mil,1254.882mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.362mil < 10mil) Between Text "RL6" (1548mil,971mil) on Top Overlay And Pad RL4-3(1678.858mil,1018.661mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.3mil < 10mil) Between Track (2295mil,949.764mil)(2295mil,1560mil) on Top Overlay And Pad RL4-1(2239.882mil,1254.882mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.3mil < 10mil) Between Track (1530mil,329.764mil)(1530mil,940mil) on Top Overlay And Pad RL5-1(1474.882mil,634.882mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.3mil < 10mil) Between Track (2295mil,329.764mil)(2295mil,940mil) on Top Overlay And Pad RL6-1(2239.882mil,634.882mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2207.283mil,1789.126mil)(2207.283mil,1804.874mil) on Bottom Overlay And Pad F9-2(2225mil,1759.598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2242.716mil,1789.126mil)(2242.716mil,1804.874mil) on Bottom Overlay And Pad F9-2(2225mil,1759.598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2207.283mil,1789.126mil)(2207.283mil,1804.874mil) on Bottom Overlay And Pad F9-1(2225mil,1834.401mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2242.716mil,1789.126mil)(2242.716mil,1804.874mil) on Bottom Overlay And Pad F9-1(2225mil,1834.401mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5930mil,1233.635mil)(5930mil,1267.635mil) on Bottom Overlay And Pad C22-2(5955.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5980mil,1233.635mil)(5980mil,1267.635mil) on Bottom Overlay And Pad C22-2(5955.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5988mil,1180.635mil)(5988mil,1320.635mil) on Bottom Overlay And Pad C22-2(5955.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (5921mil,1320.635mil)(5988mil,1320.635mil) on Bottom Overlay And Pad C22-2(5955.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5921mil,1180.635mil)(5921mil,1320.635mil) on Bottom Overlay And Pad C22-2(5955.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5930mil,1233.635mil)(5930mil,1267.635mil) on Bottom Overlay And Pad C22-1(5955.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5980mil,1233.635mil)(5980mil,1267.635mil) on Bottom Overlay And Pad C22-1(5955.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5988mil,1180.635mil)(5988mil,1320.635mil) on Bottom Overlay And Pad C22-1(5955.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (5921mil,1180.635mil)(5988mil,1180.635mil) on Bottom Overlay And Pad C22-1(5955.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5921mil,1180.635mil)(5921mil,1320.635mil) on Bottom Overlay And Pad C22-1(5955.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5855mil,1233.635mil)(5855mil,1267.635mil) on Bottom Overlay And Pad C21-2(5880.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5905mil,1233.635mil)(5905mil,1267.635mil) on Bottom Overlay And Pad C21-2(5880.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (5846mil,1320.635mil)(5913mil,1320.635mil) on Bottom Overlay And Pad C21-2(5880.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5913mil,1180.635mil)(5913mil,1320.635mil) on Bottom Overlay And Pad C21-2(5880.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5846mil,1180.635mil)(5846mil,1320.635mil) on Bottom Overlay And Pad C21-2(5880.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (5846mil,1180.635mil)(5913mil,1180.635mil) on Bottom Overlay And Pad C21-1(5880.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5855mil,1233.635mil)(5855mil,1267.635mil) on Bottom Overlay And Pad C21-1(5880.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5905mil,1233.635mil)(5905mil,1267.635mil) on Bottom Overlay And Pad C21-1(5880.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5913mil,1180.635mil)(5913mil,1320.635mil) on Bottom Overlay And Pad C21-1(5880.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5846mil,1180.635mil)(5846mil,1320.635mil) on Bottom Overlay And Pad C21-1(5880.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5781mil,1233.635mil)(5781mil,1267.635mil) on Bottom Overlay And Pad C20-2(5806.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5831mil,1233.635mil)(5831mil,1267.635mil) on Bottom Overlay And Pad C20-2(5806.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5772mil,1180.635mil)(5772mil,1320.635mil) on Bottom Overlay And Pad C20-2(5806.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (5772mil,1320.635mil)(5839mil,1320.635mil) on Bottom Overlay And Pad C20-2(5806.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5839mil,1180.635mil)(5839mil,1320.635mil) on Bottom Overlay And Pad C20-2(5806.006mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5781mil,1233.635mil)(5781mil,1267.635mil) on Bottom Overlay And Pad C20-1(5806.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5831mil,1233.635mil)(5831mil,1267.635mil) on Bottom Overlay And Pad C20-1(5806.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5772mil,1180.635mil)(5772mil,1320.635mil) on Bottom Overlay And Pad C20-1(5806.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (5772mil,1180.635mil)(5839mil,1180.635mil) on Bottom Overlay And Pad C20-1(5806.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5839mil,1180.635mil)(5839mil,1320.635mil) on Bottom Overlay And Pad C20-1(5806.006mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5980mil,1083.635mil)(5980mil,1117.635mil) on Bottom Overlay And Pad C19-2(5954.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5930mil,1083.635mil)(5930mil,1117.635mil) on Bottom Overlay And Pad C19-2(5954.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5989mil,1030.635mil)(5989mil,1170.635mil) on Bottom Overlay And Pad C19-2(5954.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (5922mil,1030.635mil)(5989mil,1030.635mil) on Bottom Overlay And Pad C19-2(5954.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5922mil,1030.635mil)(5922mil,1170.635mil) on Bottom Overlay And Pad C19-2(5954.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5980mil,1083.635mil)(5980mil,1117.635mil) on Bottom Overlay And Pad C19-1(5954.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5930mil,1083.635mil)(5930mil,1117.635mil) on Bottom Overlay And Pad C19-1(5954.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5989mil,1030.635mil)(5989mil,1170.635mil) on Bottom Overlay And Pad C19-1(5954.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (5922mil,1170.635mil)(5989mil,1170.635mil) on Bottom Overlay And Pad C19-1(5954.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5922mil,1030.635mil)(5922mil,1170.635mil) on Bottom Overlay And Pad C19-1(5954.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (5847mil,1030.635mil)(5914mil,1030.635mil) on Bottom Overlay And Pad C18-2(5879.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5905mil,1083.635mil)(5905mil,1117.635mil) on Bottom Overlay And Pad C18-2(5879.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5855mil,1083.635mil)(5855mil,1117.635mil) on Bottom Overlay And Pad C18-2(5879.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5847mil,1030.635mil)(5847mil,1170.635mil) on Bottom Overlay And Pad C18-2(5879.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5914mil,1030.635mil)(5914mil,1170.635mil) on Bottom Overlay And Pad C18-2(5879.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (5847mil,1170.635mil)(5914mil,1170.635mil) on Bottom Overlay And Pad C18-1(5879.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5905mil,1083.635mil)(5905mil,1117.635mil) on Bottom Overlay And Pad C18-1(5879.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5855mil,1083.635mil)(5855mil,1117.635mil) on Bottom Overlay And Pad C18-1(5879.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5847mil,1030.635mil)(5847mil,1170.635mil) on Bottom Overlay And Pad C18-1(5879.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5914mil,1030.635mil)(5914mil,1170.635mil) on Bottom Overlay And Pad C18-1(5879.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5830mil,1083.635mil)(5830mil,1117.635mil) on Bottom Overlay And Pad C17-2(5804.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5780mil,1083.635mil)(5780mil,1117.635mil) on Bottom Overlay And Pad C17-2(5804.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5772mil,1030.635mil)(5772mil,1170.635mil) on Bottom Overlay And Pad C17-2(5804.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (5772mil,1030.635mil)(5839mil,1030.635mil) on Bottom Overlay And Pad C17-2(5804.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5839mil,1030.635mil)(5839mil,1170.635mil) on Bottom Overlay And Pad C17-2(5804.994mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5830mil,1083.635mil)(5830mil,1117.635mil) on Bottom Overlay And Pad C17-1(5804.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5780mil,1083.635mil)(5780mil,1117.635mil) on Bottom Overlay And Pad C17-1(5804.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (5772mil,1030.635mil)(5772mil,1170.635mil) on Bottom Overlay And Pad C17-1(5804.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (5772mil,1170.635mil)(5839mil,1170.635mil) on Bottom Overlay And Pad C17-1(5804.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (5839mil,1030.635mil)(5839mil,1170.635mil) on Bottom Overlay And Pad C17-1(5804.994mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (500mil,503.779mil)(618.11mil,503.779mil) on Bottom Overlay And Pad D1-2(559.055mil,526.15mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (519.685mil,562.835mil)(598.425mil,562.835mil) on Bottom Overlay And Pad D1-2(559.055mil,526.15mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.575mil < 10mil) Between Track (500mil,740mil)(618.11mil,740mil) on Bottom Overlay And Pad D1-1(559.055mil,707.787mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (1291.575mil,1295.945mil)(1370.315mil,1295.945mil) on Bottom Overlay And Pad D2-2(1330.945mil,1332.63mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1271.89mil,1355mil)(1390mil,1355mil) on Bottom Overlay And Pad D2-2(1330.945mil,1332.63mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.575mil < 10mil) Between Track (1271.89mil,1118.78mil)(1390mil,1118.78mil) on Bottom Overlay And Pad D2-1(1330.945mil,1150.992mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (521.575mil,1182.835mil)(600.315mil,1182.835mil) on Bottom Overlay And Pad D3-2(560.945mil,1146.15mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (501.89mil,1123.78mil)(620mil,1123.78mil) on Bottom Overlay And Pad D3-2(560.945mil,1146.15mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.575mil < 10mil) Between Track (501.89mil,1360mil)(620mil,1360mil) on Bottom Overlay And Pad D3-1(560.945mil,1327.787mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (2054.685mil,1292.165mil)(2133.425mil,1292.165mil) on Bottom Overlay And Pad D4-2(2094.055mil,1328.85mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2035mil,1351.22mil)(2153.11mil,1351.22mil) on Bottom Overlay And Pad D4-2(2094.055mil,1328.85mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.575mil < 10mil) Between Track (2035mil,1115mil)(2153.11mil,1115mil) on Bottom Overlay And Pad D4-1(2094.055mil,1147.213mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (1291.575mil,672.165mil)(1370.315mil,672.165mil) on Bottom Overlay And Pad D5-2(1330.945mil,708.85mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1271.89mil,731.221mil)(1390mil,731.221mil) on Bottom Overlay And Pad D5-2(1330.945mil,708.85mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.575mil < 10mil) Between Track (1271.89mil,495mil)(1390mil,495mil) on Bottom Overlay And Pad D5-1(1330.945mil,527.213mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (2054.685mil,672.165mil)(2133.425mil,672.165mil) on Bottom Overlay And Pad D6-2(2094.055mil,708.85mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2035mil,731.221mil)(2153.11mil,731.221mil) on Bottom Overlay And Pad D6-2(2094.055mil,708.85mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.575mil < 10mil) Between Track (2035mil,495mil)(2153.11mil,495mil) on Bottom Overlay And Pad D6-1(2094.055mil,527.213mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6285.006mil,1233.635mil)(6285.006mil,1267.635mil) on Bottom Overlay And Pad C4-1(6310.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6335.006mil,1233.635mil)(6335.006mil,1267.635mil) on Bottom Overlay And Pad C4-1(6310.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6276.006mil,1180.635mil)(6276.006mil,1320.635mil) on Bottom Overlay And Pad C4-1(6310.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6343.006mil,1180.635mil)(6343.006mil,1320.635mil) on Bottom Overlay And Pad C4-1(6310.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (6276.006mil,1180.635mil)(6343.006mil,1180.635mil) on Bottom Overlay And Pad C4-1(6310.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6285.006mil,1233.635mil)(6285.006mil,1267.635mil) on Bottom Overlay And Pad C4-2(6310.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6335.006mil,1233.635mil)(6335.006mil,1267.635mil) on Bottom Overlay And Pad C4-2(6310.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6276.006mil,1180.635mil)(6276.006mil,1320.635mil) on Bottom Overlay And Pad C4-2(6310.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6343.006mil,1180.635mil)(6343.006mil,1320.635mil) on Bottom Overlay And Pad C4-2(6310.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (6276.006mil,1320.635mil)(6343.006mil,1320.635mil) on Bottom Overlay And Pad C4-2(6310.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6210.006mil,1233.635mil)(6210.006mil,1267.635mil) on Bottom Overlay And Pad C5-1(6235.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6260.006mil,1233.635mil)(6260.006mil,1267.635mil) on Bottom Overlay And Pad C5-1(6235.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6201.006mil,1180.635mil)(6201.006mil,1320.635mil) on Bottom Overlay And Pad C5-1(6235.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6268.006mil,1180.635mil)(6268.006mil,1320.635mil) on Bottom Overlay And Pad C5-1(6235.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (6201.006mil,1180.635mil)(6268.006mil,1180.635mil) on Bottom Overlay And Pad C5-1(6235.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6210.006mil,1233.635mil)(6210.006mil,1267.635mil) on Bottom Overlay And Pad C5-2(6235.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6260.006mil,1233.635mil)(6260.006mil,1267.635mil) on Bottom Overlay And Pad C5-2(6235.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6201.006mil,1180.635mil)(6201.006mil,1320.635mil) on Bottom Overlay And Pad C5-2(6235.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6268.006mil,1180.635mil)(6268.006mil,1320.635mil) on Bottom Overlay And Pad C5-2(6235.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (6201.006mil,1320.635mil)(6268.006mil,1320.635mil) on Bottom Overlay And Pad C5-2(6235.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6135.006mil,1233.635mil)(6135.006mil,1267.635mil) on Bottom Overlay And Pad C6-1(6160.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6185.006mil,1233.635mil)(6185.006mil,1267.635mil) on Bottom Overlay And Pad C6-1(6160.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6126.006mil,1180.635mil)(6126.006mil,1320.635mil) on Bottom Overlay And Pad C6-1(6160.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6193.006mil,1180.635mil)(6193.006mil,1320.635mil) on Bottom Overlay And Pad C6-1(6160.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (6126.006mil,1180.635mil)(6193.006mil,1180.635mil) on Bottom Overlay And Pad C6-1(6160.013mil,1211.27mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6135.006mil,1233.635mil)(6135.006mil,1267.635mil) on Bottom Overlay And Pad C6-2(6160.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6185.006mil,1233.635mil)(6185.006mil,1267.635mil) on Bottom Overlay And Pad C6-2(6160.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6126.006mil,1180.635mil)(6126.006mil,1320.635mil) on Bottom Overlay And Pad C6-2(6160.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6193.006mil,1180.635mil)(6193.006mil,1320.635mil) on Bottom Overlay And Pad C6-2(6160.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (6126.006mil,1320.635mil)(6193.006mil,1320.635mil) on Bottom Overlay And Pad C6-2(6160.013mil,1290.01mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6285.006mil,1083.635mil)(6285.006mil,1117.635mil) on Bottom Overlay And Pad C3-1(6310mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6335.006mil,1083.635mil)(6335.006mil,1117.635mil) on Bottom Overlay And Pad C3-1(6310mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6277.006mil,1030.635mil)(6277.006mil,1170.635mil) on Bottom Overlay And Pad C3-1(6310mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6344.006mil,1030.635mil)(6344.006mil,1170.635mil) on Bottom Overlay And Pad C3-1(6310mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (6277.006mil,1170.635mil)(6344.006mil,1170.635mil) on Bottom Overlay And Pad C3-1(6310mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6285.006mil,1083.635mil)(6285.006mil,1117.635mil) on Bottom Overlay And Pad C3-2(6310mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6335.006mil,1083.635mil)(6335.006mil,1117.635mil) on Bottom Overlay And Pad C3-2(6310mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6277.006mil,1030.635mil)(6277.006mil,1170.635mil) on Bottom Overlay And Pad C3-2(6310mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6344.006mil,1030.635mil)(6344.006mil,1170.635mil) on Bottom Overlay And Pad C3-2(6310mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (6277.006mil,1030.635mil)(6344.006mil,1030.635mil) on Bottom Overlay And Pad C3-2(6310mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6210.006mil,1083.635mil)(6210.006mil,1117.635mil) on Bottom Overlay And Pad C2-1(6235mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6260.006mil,1083.635mil)(6260.006mil,1117.635mil) on Bottom Overlay And Pad C2-1(6235mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6202.006mil,1030.635mil)(6202.006mil,1170.635mil) on Bottom Overlay And Pad C2-1(6235mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6269.006mil,1030.635mil)(6269.006mil,1170.635mil) on Bottom Overlay And Pad C2-1(6235mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (6202.006mil,1170.635mil)(6269.006mil,1170.635mil) on Bottom Overlay And Pad C2-1(6235mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6210.006mil,1083.635mil)(6210.006mil,1117.635mil) on Bottom Overlay And Pad C2-2(6235mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6260.006mil,1083.635mil)(6260.006mil,1117.635mil) on Bottom Overlay And Pad C2-2(6235mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6202.006mil,1030.635mil)(6202.006mil,1170.635mil) on Bottom Overlay And Pad C2-2(6235mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6269.006mil,1030.635mil)(6269.006mil,1170.635mil) on Bottom Overlay And Pad C2-2(6235mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (6202.006mil,1030.635mil)(6269.006mil,1030.635mil) on Bottom Overlay And Pad C2-2(6235mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6135.006mil,1083.635mil)(6135.006mil,1117.635mil) on Bottom Overlay And Pad C1-1(6160mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6185.006mil,1083.635mil)(6185.006mil,1117.635mil) on Bottom Overlay And Pad C1-1(6160mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6127.006mil,1030.635mil)(6127.006mil,1170.635mil) on Bottom Overlay And Pad C1-1(6160mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6194.006mil,1030.635mil)(6194.006mil,1170.635mil) on Bottom Overlay And Pad C1-1(6160mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Track (6127.006mil,1170.635mil)(6194.006mil,1170.635mil) on Bottom Overlay And Pad C1-1(6160mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6135.006mil,1083.635mil)(6135.006mil,1117.635mil) on Bottom Overlay And Pad C1-2(6160mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6185.006mil,1083.635mil)(6185.006mil,1117.635mil) on Bottom Overlay And Pad C1-2(6160mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Track (6127.006mil,1030.635mil)(6127.006mil,1170.635mil) on Bottom Overlay And Pad C1-2(6160mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Track (6194.006mil,1030.635mil)(6194.006mil,1170.635mil) on Bottom Overlay And Pad C1-2(6160mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Track (6127.006mil,1030.635mil)(6194.006mil,1030.635mil) on Bottom Overlay And Pad C1-2(6160mil,1061.261mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (1949.997mil,510mil)(1949.997mil,550mil) on Bottom Overlay And Pad R6-2(1971.488mil,529.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (1969.997mil,555mil)(1989.997mil,555mil) on Bottom Overlay And Pad R6-2(1971.488mil,529.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (1989.997mil,505mil)(1989.997mil,555mil) on Bottom Overlay And Pad R6-2(1971.488mil,529.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (1919.997mil,550mil)(1949.997mil,550mil) on Bottom Overlay And Pad R6-2(1971.488mil,529.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (1919.997mil,510mil)(1949.997mil,510mil) on Bottom Overlay And Pad R6-2(1971.488mil,529.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (1879.997mil,505mil)(1989.997mil,505mil) on Bottom Overlay And Pad R6-2(1971.488mil,529.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (1879.997mil,555mil)(1969.997mil,555mil) on Bottom Overlay And Pad R6-2(1971.488mil,529.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (1879.997mil,505mil)(1879.997mil,555mil) on Bottom Overlay And Pad R6-1(1899.997mil,530mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (1919.997mil,510mil)(1919.997mil,550mil) on Bottom Overlay And Pad R6-1(1899.997mil,530mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (1919.997mil,550mil)(1949.997mil,550mil) on Bottom Overlay And Pad R6-1(1899.997mil,530mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (1919.997mil,510mil)(1949.997mil,510mil) on Bottom Overlay And Pad R6-1(1899.997mil,530mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (1879.997mil,505mil)(1989.997mil,505mil) on Bottom Overlay And Pad R6-1(1899.997mil,530mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (1879.997mil,555mil)(1969.997mil,555mil) on Bottom Overlay And Pad R6-1(1899.997mil,530mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (1154.997mil,545mil)(1184.997mil,545mil) on Bottom Overlay And Pad R5-2(1206.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (1184.997mil,505mil)(1184.997mil,545mil) on Bottom Overlay And Pad R5-2(1206.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (1154.997mil,505mil)(1184.997mil,505mil) on Bottom Overlay And Pad R5-2(1206.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (1204.997mil,550mil)(1224.997mil,550mil) on Bottom Overlay And Pad R5-2(1206.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (1224.997mil,500mil)(1224.997mil,550mil) on Bottom Overlay And Pad R5-2(1206.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (1114.997mil,550mil)(1204.997mil,550mil) on Bottom Overlay And Pad R5-2(1206.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (1114.997mil,500mil)(1224.997mil,500mil) on Bottom Overlay And Pad R5-2(1206.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (1114.997mil,500mil)(1114.997mil,550mil) on Bottom Overlay And Pad R5-1(1134.997mil,525mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (1154.997mil,505mil)(1154.997mil,545mil) on Bottom Overlay And Pad R5-1(1134.997mil,525mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (1154.997mil,545mil)(1184.997mil,545mil) on Bottom Overlay And Pad R5-1(1134.997mil,525mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (1154.997mil,505mil)(1184.997mil,505mil) on Bottom Overlay And Pad R5-1(1134.997mil,525mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (1114.997mil,550mil)(1204.997mil,550mil) on Bottom Overlay And Pad R5-1(1134.997mil,525mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (1114.997mil,500mil)(1224.997mil,500mil) on Bottom Overlay And Pad R5-1(1134.997mil,525mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (434.997mil,550mil)(454.997mil,550mil) on Bottom Overlay And Pad R1-2(436.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (454.997mil,500mil)(454.997mil,550mil) on Bottom Overlay And Pad R1-2(436.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (414.997mil,505mil)(414.997mil,545mil) on Bottom Overlay And Pad R1-2(436.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (344.997mil,550mil)(434.997mil,550mil) on Bottom Overlay And Pad R1-2(436.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (344.997mil,500mil)(454.997mil,500mil) on Bottom Overlay And Pad R1-2(436.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (384.997mil,545mil)(414.997mil,545mil) on Bottom Overlay And Pad R1-2(436.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (384.997mil,505mil)(414.997mil,505mil) on Bottom Overlay And Pad R1-2(436.488mil,524.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (344.997mil,500mil)(344.997mil,550mil) on Bottom Overlay And Pad R1-1(364.997mil,525mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (384.997mil,505mil)(384.997mil,545mil) on Bottom Overlay And Pad R1-1(364.997mil,525mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (344.997mil,550mil)(434.997mil,550mil) on Bottom Overlay And Pad R1-1(364.997mil,525mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (344.997mil,500mil)(454.997mil,500mil) on Bottom Overlay And Pad R1-1(364.997mil,525mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (384.997mil,545mil)(414.997mil,545mil) on Bottom Overlay And Pad R1-1(364.997mil,525mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (384.997mil,505mil)(414.997mil,505mil) on Bottom Overlay And Pad R1-1(364.997mil,525mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (434.997mil,1165mil)(454.997mil,1165mil) on Bottom Overlay And Pad R3-2(436.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (414.997mil,1120mil)(414.997mil,1160mil) on Bottom Overlay And Pad R3-2(436.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (454.997mil,1115mil)(454.997mil,1165mil) on Bottom Overlay And Pad R3-2(436.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (344.997mil,1165mil)(434.997mil,1165mil) on Bottom Overlay And Pad R3-2(436.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (384.997mil,1160mil)(414.997mil,1160mil) on Bottom Overlay And Pad R3-2(436.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (384.997mil,1120mil)(414.997mil,1120mil) on Bottom Overlay And Pad R3-2(436.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (344.997mil,1115mil)(454.997mil,1115mil) on Bottom Overlay And Pad R3-2(436.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (384.997mil,1120mil)(384.997mil,1160mil) on Bottom Overlay And Pad R3-1(364.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (344.997mil,1115mil)(344.997mil,1165mil) on Bottom Overlay And Pad R3-1(364.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (344.997mil,1165mil)(434.997mil,1165mil) on Bottom Overlay And Pad R3-1(364.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (384.997mil,1160mil)(414.997mil,1160mil) on Bottom Overlay And Pad R3-1(364.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (384.997mil,1120mil)(414.997mil,1120mil) on Bottom Overlay And Pad R3-1(364.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (344.997mil,1115mil)(454.997mil,1115mil) on Bottom Overlay And Pad R3-1(364.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (1154.997mil,1160mil)(1184.997mil,1160mil) on Bottom Overlay And Pad R2-2(1206.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (1184.997mil,1120mil)(1184.997mil,1160mil) on Bottom Overlay And Pad R2-2(1206.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (1154.997mil,1120mil)(1184.997mil,1120mil) on Bottom Overlay And Pad R2-2(1206.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (1204.997mil,1165mil)(1224.997mil,1165mil) on Bottom Overlay And Pad R2-2(1206.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (1224.997mil,1115mil)(1224.997mil,1165mil) on Bottom Overlay And Pad R2-2(1206.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (1114.997mil,1165mil)(1204.997mil,1165mil) on Bottom Overlay And Pad R2-2(1206.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (1114.997mil,1115mil)(1224.997mil,1115mil) on Bottom Overlay And Pad R2-2(1206.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (1154.997mil,1120mil)(1154.997mil,1160mil) on Bottom Overlay And Pad R2-1(1134.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (1154.997mil,1160mil)(1184.997mil,1160mil) on Bottom Overlay And Pad R2-1(1134.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (1154.997mil,1120mil)(1184.997mil,1120mil) on Bottom Overlay And Pad R2-1(1134.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (1114.997mil,1115mil)(1114.997mil,1165mil) on Bottom Overlay And Pad R2-1(1134.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (1114.997mil,1165mil)(1204.997mil,1165mil) on Bottom Overlay And Pad R2-1(1134.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (1114.997mil,1115mil)(1224.997mil,1115mil) on Bottom Overlay And Pad R2-1(1134.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (1969.997mil,1165mil)(1989.997mil,1165mil) on Bottom Overlay And Pad R4-2(1971.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Track (1949.997mil,1120mil)(1949.997mil,1160mil) on Bottom Overlay And Pad R4-2(1971.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Track (1989.997mil,1115mil)(1989.997mil,1165mil) on Bottom Overlay And Pad R4-2(1971.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Track (1919.997mil,1160mil)(1949.997mil,1160mil) on Bottom Overlay And Pad R4-2(1971.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Track (1919.997mil,1120mil)(1949.997mil,1120mil) on Bottom Overlay And Pad R4-2(1971.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Track (1879.997mil,1165mil)(1969.997mil,1165mil) on Bottom Overlay And Pad R4-2(1971.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Track (1879.997mil,1115mil)(1989.997mil,1115mil) on Bottom Overlay And Pad R4-2(1971.488mil,1139.995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (1879.997mil,1115mil)(1879.997mil,1165mil) on Bottom Overlay And Pad R4-1(1899.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (1919.997mil,1120mil)(1919.997mil,1160mil) on Bottom Overlay And Pad R4-1(1899.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (1919.997mil,1160mil)(1949.997mil,1160mil) on Bottom Overlay And Pad R4-1(1899.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Track (1919.997mil,1120mil)(1949.997mil,1120mil) on Bottom Overlay And Pad R4-1(1899.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (1879.997mil,1165mil)(1969.997mil,1165mil) on Bottom Overlay And Pad R4-1(1899.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (1879.997mil,1115mil)(1989.997mil,1115mil) on Bottom Overlay And Pad R4-1(1899.997mil,1140mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (298.716mil,1771.126mil)(298.716mil,1786.874mil) on Bottom Overlay And Pad F1-1(281mil,1816.401mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (263.283mil,1771.126mil)(263.283mil,1786.874mil) on Bottom Overlay And Pad F1-1(281mil,1816.401mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (298.716mil,1771.126mil)(298.716mil,1786.874mil) on Bottom Overlay And Pad F1-2(281mil,1741.598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (263.283mil,1771.126mil)(263.283mil,1786.874mil) on Bottom Overlay And Pad F1-2(281mil,1741.598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (213.716mil,1770.126mil)(213.716mil,1785.874mil) on Bottom Overlay And Pad F2-1(196mil,1815.401mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (178.283mil,1770.126mil)(178.283mil,1785.874mil) on Bottom Overlay And Pad F2-1(196mil,1815.401mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (213.716mil,1770.126mil)(213.716mil,1785.874mil) on Bottom Overlay And Pad F2-2(196mil,1740.598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (178.283mil,1770.126mil)(178.283mil,1785.874mil) on Bottom Overlay And Pad F2-2(196mil,1740.598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
Rule Violations :959

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "F6" (5695mil,1934mil) on Top Overlay And Arc (5740mil,2020mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R45" (5975mil,3315mil) on Top Overlay And Track (5918.662mil,3400.26mil)(6001.339mil,3400.26mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R44" (6140mil,3315mil) on Top Overlay And Track (6088.662mil,3400.26mil)(6171.339mil,3400.26mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R43" (5885mil,3315mil) on Top Overlay And Track (5833.661mil,3400.26mil)(5916.338mil,3400.26mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R42" (6060mil,3315mil) on Top Overlay And Track (6003.661mil,3400.26mil)(6086.338mil,3400.26mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.988mil < 10mil) Between Text "R40" (5595mil,3175mil) on Top Overlay And Track (5691.26mil,3148.661mil)(5691.26mil,3231.338mil) on Top Overlay Silk Text to Silk Clearance [9.988mil]
   Violation between Silk To Silk Clearance Constraint: (9.988mil < 10mil) Between Text "R39" (5595mil,3090mil) on Top Overlay And Track (5691.26mil,3068.661mil)(5691.26mil,3151.338mil) on Top Overlay Silk Text to Silk Clearance [9.988mil]
   Violation between Silk To Silk Clearance Constraint: (8.725mil < 10mil) Between Text "R38" (6474mil,1678mil) on Top Overlay And Track (6439mil,1772.997mil)(6489mil,1772.997mil) on Top Overlay Silk Text to Silk Clearance [8.725mil]
   Violation between Silk To Silk Clearance Constraint: (3.699mil < 10mil) Between Text "D20" (5610mil,450mil) on Top Overlay And Track (5620mil,440.003mil)(5670mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.699mil]
   Violation between Silk To Silk Clearance Constraint: (3.699mil < 10mil) Between Text "D20" (5610mil,450mil) on Top Overlay And Track (5620mil,350.003mil)(5620mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.699mil]
   Violation between Silk To Silk Clearance Constraint: (5.173mil < 10mil) Between Text "D20" (5610mil,450mil) on Top Overlay And Track (5670mil,330.003mil)(5670mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [5.173mil]
   Violation between Silk To Silk Clearance Constraint: (7.842mil < 10mil) Between Text "D21" (5935mil,450mil) on Top Overlay And Track (5875mil,440.003mil)(5925mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [7.842mil]
   Violation between Silk To Silk Clearance Constraint: (3.405mil < 10mil) Between Text "D22" (5835mil,449.706mil) on Top Overlay And Track (5875mil,440.003mil)(5925mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.405mil]
   Violation between Silk To Silk Clearance Constraint: (3.405mil < 10mil) Between Text "D22" (5835mil,449.706mil) on Top Overlay And Track (5875mil,350.003mil)(5875mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.405mil]
   Violation between Silk To Silk Clearance Constraint: (7.842mil < 10mil) Between Text "D21" (5935mil,450mil) on Top Overlay And Track (5925mil,330.003mil)(5925mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [7.842mil]
   Violation between Silk To Silk Clearance Constraint: (7.655mil < 10mil) Between Text "D22" (5835mil,449.706mil) on Top Overlay And Track (5925mil,330.003mil)(5925mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [7.655mil]
   Violation between Silk To Silk Clearance Constraint: (3.699mil < 10mil) Between Text "D21" (5935mil,450mil) on Top Overlay And Track (5930mil,440.003mil)(5980mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.699mil]
   Violation between Silk To Silk Clearance Constraint: (5.181mil < 10mil) Between Text "D21" (5935mil,450mil) on Top Overlay And Track (5930mil,350.003mil)(5930mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [5.181mil]
   Violation between Silk To Silk Clearance Constraint: (3.699mil < 10mil) Between Text "D21" (5935mil,450mil) on Top Overlay And Track (5980mil,330.003mil)(5980mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.699mil]
   Violation between Silk To Silk Clearance Constraint: (3.699mil < 10mil) Between Text "D20" (5610mil,450mil) on Top Overlay And Track (5675mil,440.003mil)(5725mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.699mil]
   Violation between Silk To Silk Clearance Constraint: (3.699mil < 10mil) Between Text "D19" (5715mil,450mil) on Top Overlay And Track (5675mil,440.003mil)(5725mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.699mil]
   Violation between Silk To Silk Clearance Constraint: (3.699mil < 10mil) Between Text "D20" (5610mil,450mil) on Top Overlay And Track (5675mil,350.003mil)(5675mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.699mil]
   Violation between Silk To Silk Clearance Constraint: (3.699mil < 10mil) Between Text "D19" (5715mil,450mil) on Top Overlay And Track (5725mil,330.003mil)(5725mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.699mil]
   Violation between Silk To Silk Clearance Constraint: (8.731mil < 10mil) Between Text "R32" (5775mil,745mil) on Top Overlay And Track (5870.003mil,735mil)(5870.003mil,785mil) on Top Overlay Silk Text to Silk Clearance [8.731mil]
   Violation between Silk To Silk Clearance Constraint: (8.731mil < 10mil) Between Text "R30" (5535mil,800mil) on Top Overlay And Track (5630.003mil,790mil)(5630.003mil,840mil) on Top Overlay Silk Text to Silk Clearance [8.731mil]
   Violation between Silk To Silk Clearance Constraint: (8.731mil < 10mil) Between Text "R29" (5535mil,745mil) on Top Overlay And Track (5630.003mil,735mil)(5630.003mil,785mil) on Top Overlay Silk Text to Silk Clearance [8.731mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R37" (5661.5mil,298.5mil) on Top Overlay And Track (5600mil,5mil)(5600mil,300.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R37" (5661.5mil,298.5mil) on Top Overlay And Track (5600mil,300.5mil)(6000mil,300.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R35" (5971.5mil,298.5mil) on Top Overlay And Track (5600mil,300.5mil)(6000mil,300.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R36" (5916.5mil,298.5mil) on Top Overlay And Track (5600mil,300.5mil)(6000mil,300.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R33" (5716.5mil,298.5mil) on Top Overlay And Track (5600mil,300.5mil)(6000mil,300.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.67mil < 10mil) Between Text "M2" (3992.5mil,1808.5mil) on Top Overlay And Track (0mil,1800mil)(4015.748mil,1800mil) on Top Overlay Silk Text to Silk Clearance [0.67mil]
   Violation between Silk To Silk Clearance Constraint: (7.195mil < 10mil) Between Text "Q10" (4020mil,1710mil) on Top Overlay And Track (0mil,1800mil)(4015.748mil,1800mil) on Top Overlay Silk Text to Silk Clearance [7.195mil]
   Violation between Silk To Silk Clearance Constraint: (7.221mil < 10mil) Between Text "Q10" (4020mil,1710mil) on Top Overlay And Track (4015.748mil,1800mil)(4015.748mil,3925.984mil) on Top Overlay Silk Text to Silk Clearance [7.221mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "F3" (5305mil,2585mil) on Top Overlay And Track (5215.945mil,2599.67mil)(5315.945mil,2599.67mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "F3" (5305mil,2585mil) on Top Overlay And Track (5315.945mil,2099.67mil)(5315.945mil,2599.67mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q11" (4520mil,1730mil) on Top Overlay And Track (4025.787mil,1801.638mil)(5325mil,1801.638mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q12" (5025mil,1730mil) on Top Overlay And Track (4025.787mil,1801.638mil)(5325mil,1801.638mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "F3" (5305mil,2585mil) on Top Overlay And Track (5325mil,1801.638mil)(5325mil,2904mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "RL5" (783mil,971mil) on Top Overlay And Track (778.032mil,949.764mil)(778.032mil,1560mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "RL1" (13mil,971mil) on Top Overlay And Track (8.031mil,949.764mil)(8.031mil,1560mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "RL6" (1548mil,971mil) on Top Overlay And Track (1543.032mil,949.764mil)(1543.032mil,1560mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.17mil < 10mil) Between Text "D7" (2740mil,1480mil) on Top Overlay And Track (2330mil,1465mil)(2826.063mil,1465mil) on Top Overlay Silk Text to Silk Clearance [7.17mil]
   Violation between Silk To Silk Clearance Constraint: (7.17mil < 10mil) Between Text "D8" (3245mil,1480mil) on Top Overlay And Track (2835mil,1465mil)(3331.063mil,1465mil) on Top Overlay Silk Text to Silk Clearance [7.17mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R23" (6475mil,330mil) on Top Overlay And Track (6430mil,330.003mil)(6430mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R23" (6475mil,330mil) on Top Overlay And Track (6380mil,330.003mil)(6430mil,330.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (3.405mil < 10mil) Between Text "D17" (6340mil,449.706mil) on Top Overlay And Track (6380mil,350.003mil)(6380mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.405mil]
   Violation between Silk To Silk Clearance Constraint: (3.405mil < 10mil) Between Text "D17" (6340mil,449.706mil) on Top Overlay And Track (6380mil,440.003mil)(6430mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.405mil]
   Violation between Silk To Silk Clearance Constraint: (3.405mil < 10mil) Between Text "D17" (6340mil,449.706mil) on Top Overlay And Track (6375mil,330.003mil)(6375mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.405mil]
   Violation between Silk To Silk Clearance Constraint: (9.537mil < 10mil) Between Text "R24" (6309.186mil,329.322mil) on Top Overlay And Track (6325mil,330.003mil)(6375mil,330.003mil) on Top Overlay Silk Text to Silk Clearance [9.537mil]
   Violation between Silk To Silk Clearance Constraint: (9.516mil < 10mil) Between Text "R24" (6309.186mil,329.322mil) on Top Overlay And Track (6325mil,330.003mil)(6325mil,350.003mil) on Top Overlay Silk Text to Silk Clearance [9.516mil]
   Violation between Silk To Silk Clearance Constraint: (9.516mil < 10mil) Between Text "R24" (6309.186mil,329.322mil) on Top Overlay And Track (6325mil,350.003mil)(6325mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [9.516mil]
   Violation between Silk To Silk Clearance Constraint: (3.405mil < 10mil) Between Text "D17" (6340mil,449.706mil) on Top Overlay And Track (6325mil,440.003mil)(6375mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.405mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R14" (6185mil,335mil) on Top Overlay And Track (6140mil,370.003mil)(6140mil,400.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R14" (6185mil,335mil) on Top Overlay And Track (6100mil,370.003mil)(6140mil,370.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (9.802mil < 10mil) Between Text "R14" (6185mil,335mil) on Top Overlay And Track (6100mil,400.003mil)(6140mil,400.003mil) on Top Overlay Silk Text to Silk Clearance [9.802mil]
   Violation between Silk To Silk Clearance Constraint: (3.712mil < 10mil) Between Text "R14" (6185mil,335mil) on Top Overlay And Track (6145mil,330.003mil)(6145mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [3.712mil]
   Violation between Silk To Silk Clearance Constraint: (4.569mil < 10mil) Between Text "D14" (6135.294mil,450.87mil) on Top Overlay And Track (6145mil,330.003mil)(6145mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [4.569mil]
   Violation between Silk To Silk Clearance Constraint: (5.191mil < 10mil) Between Text "R14" (6185mil,335mil) on Top Overlay And Track (6095mil,330.003mil)(6145mil,330.003mil) on Top Overlay Silk Text to Silk Clearance [5.191mil]
   Violation between Silk To Silk Clearance Constraint: (4.569mil < 10mil) Between Text "D14" (6135.294mil,450.87mil) on Top Overlay And Track (6095mil,440.003mil)(6145mil,440.003mil) on Top Overlay Silk Text to Silk Clearance [4.569mil]
   Violation between Silk To Silk Clearance Constraint: (8.699mil < 10mil) Between Text "R25" (6275mil,745mil) on Top Overlay And Track (6260.003mil,735mil)(6260.003mil,785mil) on Top Overlay Silk Text to Silk Clearance [8.699mil]
   Violation between Silk To Silk Clearance Constraint: (8.699mil < 10mil) Between Text "R21" (6275mil,800mil) on Top Overlay And Track (6260.003mil,790mil)(6260.003mil,840mil) on Top Overlay Silk Text to Silk Clearance [8.699mil]
   Violation between Silk To Silk Clearance Constraint: (3.731mil < 10mil) Between Text "R25" (6275mil,745mil) on Top Overlay And Track (6365.003mil,735mil)(6365.003mil,785mil) on Top Overlay Silk Text to Silk Clearance [3.731mil]
   Violation between Silk To Silk Clearance Constraint: (7.871mil < 10mil) Between Text "R25" (6275mil,745mil) on Top Overlay And Track (6365.003mil,785mil)(6385.003mil,785mil) on Top Overlay Silk Text to Silk Clearance [7.872mil]
   Violation between Silk To Silk Clearance Constraint: (7.866mil < 10mil) Between Text "R17" (6065mil,1355mil) on Top Overlay And Track (6149.997mil,1395mil)(6259.997mil,1395mil) on Top Overlay Silk Text to Silk Clearance [7.866mil]
   Violation between Silk To Silk Clearance Constraint: (3.723mil < 10mil) Between Text "R17" (6065mil,1355mil) on Top Overlay And Track (6149.997mil,1345mil)(6149.997mil,1395mil) on Top Overlay Silk Text to Silk Clearance [3.723mil]
   Violation between Silk To Silk Clearance Constraint: (3.723mil < 10mil) Between Text "R19" (6065mil,1410mil) on Top Overlay And Track (6149.997mil,1400mil)(6149.997mil,1450mil) on Top Overlay Silk Text to Silk Clearance [3.723mil]
   Violation between Silk To Silk Clearance Constraint: (3.195mil < 10mil) Between Text "C12" (6065mil,1475mil) on Top Overlay And Track (6150mil,1457mil)(6150mil,1524mil) on Top Overlay Silk Text to Silk Clearance [3.195mil]
   Violation between Silk To Silk Clearance Constraint: (8.705mil < 10mil) Between Text "R20" (6455mil,1410mil) on Top Overlay And Track (6439.997mil,1400mil)(6439.997mil,1450mil) on Top Overlay Silk Text to Silk Clearance [8.705mil]
   Violation between Silk To Silk Clearance Constraint: (8.17mil < 10mil) Between Text "C13" (6455mil,1470mil) on Top Overlay And Track (6440mil,1456mil)(6440mil,1523mil) on Top Overlay Silk Text to Silk Clearance [8.17mil]
   Violation between Silk To Silk Clearance Constraint: (8.705mil < 10mil) Between Text "R15" (6464mil,2483mil) on Top Overlay And Track (6424mil,2467.997mil)(6474mil,2467.997mil) on Top Overlay Silk Text to Silk Clearance [8.705mil]
   Violation between Silk To Silk Clearance Constraint: (8.705mil < 10mil) Between Text "R22" (6524mil,2483mil) on Top Overlay And Track (6484mil,2467.997mil)(6534mil,2467.997mil) on Top Overlay Silk Text to Silk Clearance [8.705mil]
   Violation between Silk To Silk Clearance Constraint: (8.17mil < 10mil) Between Text "C11" (6589mil,2508mil) on Top Overlay And Track (6546mil,2493mil)(6613mil,2493mil) on Top Overlay Silk Text to Silk Clearance [8.17mil]
   Violation between Silk To Silk Clearance Constraint: (8.196mil < 10mil) Between Text "C27" (5595mil,3245mil) on Top Overlay And Track (5690mil,3235mil)(5690mil,3302mil) on Top Overlay Silk Text to Silk Clearance [8.196mil]
   Violation between Silk To Silk Clearance Constraint: (8.196mil < 10mil) Between Text "C25" (5595mil,3325mil) on Top Overlay And Track (5690mil,3305mil)(5690mil,3372mil) on Top Overlay Silk Text to Silk Clearance [8.196mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R12" (5275mil,1625mil) on Top Overlay And Track (5230mil,1625.003mil)(5230mil,1735.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R12" (5275mil,1625mil) on Top Overlay And Track (5180mil,1625.003mil)(5230mil,1625.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (8.838mil < 10mil) Between Text "RL12" (4865mil,1490mil) on Top Overlay And Track (4985mil,1480mil)(5221.221mil,1480mil) on Top Overlay Silk Text to Silk Clearance [8.838mil]
   Violation between Silk To Silk Clearance Constraint: (5.704mil < 10mil) Between Text "RL12" (4865mil,1490mil) on Top Overlay And Track (4985mil,1480mil)(4985mil,1598.11mil) on Top Overlay Silk Text to Silk Clearance [5.704mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R11" (4765mil,1630mil) on Top Overlay And Track (4720mil,1625.003mil)(4720mil,1735.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (9.811mil < 10mil) Between Text "R11" (4765mil,1630mil) on Top Overlay And Track (4670mil,1625.003mil)(4720mil,1625.003mil) on Top Overlay Silk Text to Silk Clearance [9.811mil]
   Violation between Silk To Silk Clearance Constraint: (4.46mil < 10mil) Between Text "D10" (4250mil,1485mil) on Top Overlay And Track (4206.221mil,1480mil)(4206.221mil,1598.11mil) on Top Overlay Silk Text to Silk Clearance [4.46mil]
   Violation between Silk To Silk Clearance Constraint: (5.653mil < 10mil) Between Text "D10" (4250mil,1485mil) on Top Overlay And Track (3970mil,1480mil)(4206.221mil,1480mil) on Top Overlay Silk Text to Silk Clearance [5.653mil]
   Violation between Silk To Silk Clearance Constraint: (5.704mil < 10mil) Between Text "RL10" (3850mil,1497mil) on Top Overlay And Track (3970mil,1480mil)(3970mil,1598.11mil) on Top Overlay Silk Text to Silk Clearance [5.704mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R10" (4255mil,1625mil) on Top Overlay And Track (4210mil,1625.003mil)(4210mil,1735.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R10" (4255mil,1625mil) on Top Overlay And Track (4160mil,1625.003mil)(4210mil,1625.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (9.174mil < 10mil) Between Text "Q10" (4020mil,1710mil) on Top Overlay And Track (4037.441mil,1707.559mil)(4037.441mil,1739.055mil) on Top Overlay Silk Text to Silk Clearance [9.174mil]
   Violation between Silk To Silk Clearance Constraint: (9.208mil < 10mil) Between Text "Q10" (4020mil,1710mil) on Top Overlay And Track (4037.441mil,1739.055mil)(4068.937mil,1739.055mil) on Top Overlay Silk Text to Silk Clearance [9.208mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R9" (3760mil,1625mil) on Top Overlay And Track (3715mil,1625.003mil)(3715mil,1735.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R9" (3760mil,1625mil) on Top Overlay And Track (3665mil,1625.003mil)(3715mil,1625.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (9.46mil < 10mil) Between Text "D9" (3755mil,1495mil) on Top Overlay And Track (3706.22mil,1480mil)(3706.22mil,1598.11mil) on Top Overlay Silk Text to Silk Clearance [9.46mil]
   Violation between Silk To Silk Clearance Constraint: (9.174mil < 10mil) Between Text "Q9" (3515mil,1710mil) on Top Overlay And Track (3532.441mil,1707.559mil)(3532.441mil,1739.055mil) on Top Overlay Silk Text to Silk Clearance [9.174mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R8" (3250mil,1625mil) on Top Overlay And Track (3205mil,1625.003mil)(3205mil,1735.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R8" (3250mil,1625mil) on Top Overlay And Track (3155mil,1625.003mil)(3205mil,1625.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (4.46mil < 10mil) Between Text "D7" (2740mil,1480mil) on Top Overlay And Track (2696.22mil,1480mil)(2696.22mil,1598.11mil) on Top Overlay Silk Text to Silk Clearance [4.46mil]
   Violation between Silk To Silk Clearance Constraint: (4.46mil < 10mil) Between Text "D7" (2740mil,1480mil) on Top Overlay And Track (2460mil,1480mil)(2696.22mil,1480mil) on Top Overlay Silk Text to Silk Clearance [4.46mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R7" (2745mil,1625mil) on Top Overlay And Track (2700mil,1625.003mil)(2700mil,1735.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R7" (2745mil,1625mil) on Top Overlay And Track (2650mil,1625.003mil)(2700mil,1625.003mil) on Top Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (5.67mil < 10mil) Between Text "J10" (4835mil,30mil) on Top Overlay And Track (4820mil,5mil)(4820mil,300.5mil) on Top Overlay Silk Text to Silk Clearance [5.67mil]
   Violation between Silk To Silk Clearance Constraint: (3.695mil < 10mil) Between Text "U3" (5915mil,2405mil) on Top Overlay And Track (5925mil,2419.997mil)(5925mil,2449.997mil) on Top Overlay Silk Text to Silk Clearance [3.695mil]
   Violation between Silk To Silk Clearance Constraint: (8.708mil < 10mil) Between Text "U3" (5915mil,2405mil) on Top Overlay And Track (5925mil,2449.997mil)(5965mil,2449.997mil) on Top Overlay Silk Text to Silk Clearance [8.708mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (5915mil,2405mil) on Top Overlay And Track (5965mil,2419.997mil)(5965mil,2449.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (5915mil,2405mil) on Top Overlay And Track (5925mil,2419.997mil)(5965mil,2419.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (5915mil,2405mil) on Top Overlay And Track (5920mil,2379.997mil)(5920mil,2489.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (5915mil,2405mil) on Top Overlay And Track (5970mil,2379.997mil)(5970mil,2469.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.733mil < 10mil) Between Text "R47" (5928.5mil,2521.5mil) on Top Overlay And Track (5913.504mil,2593.189mil)(5913.504mil,2616.811mil) on Top Overlay Silk Text to Silk Clearance [9.733mil]
   Violation between Silk To Silk Clearance Constraint: (3.869mil < 10mil) Between Text "D18" (5965mil,1775mil) on Top Overlay And Track (5975.717mil,1817.126mil)(5975.717mil,1832.874mil) on Top Overlay Silk Text to Silk Clearance [3.869mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D18" (5965mil,1775mil) on Top Overlay And Track (5999.339mil,1746.26mil)(5999.339mil,1903.74mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.545mil < 10mil) Between Text "R47" (5928.5mil,2521.5mil) on Top Overlay And Track (6090.717mil,2597.126mil)(6090.717mil,2612.874mil) on Top Overlay Silk Text to Silk Clearance [6.545mil]
   Violation between Silk To Silk Clearance Constraint: (6.296mil < 10mil) Between Text "R47" (5928.5mil,2521.5mil) on Top Overlay And Track (6055.283mil,2597.126mil)(6055.283mil,2612.874mil) on Top Overlay Silk Text to Silk Clearance [6.296mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R47" (5928.5mil,2521.5mil) on Top Overlay And Track (6031.662mil,2526.26mil)(6031.662mil,2683.74mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R47" (5928.5mil,2521.5mil) on Top Overlay And Track (6031.662mil,2526.26mil)(6114.339mil,2526.26mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R5" (1225mil,455mil) on Bottom Overlay And Track (1114.997mil,500mil)(1224.997mil,500mil) on Bottom Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R5" (1225mil,455mil) on Bottom Overlay And Track (1224.997mil,500mil)(1224.997mil,550mil) on Bottom Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R2" (1225mil,1070mil) on Bottom Overlay And Track (1114.997mil,1115mil)(1224.997mil,1115mil) on Bottom Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R2" (1225mil,1070mil) on Bottom Overlay And Track (1224.997mil,1115mil)(1224.997mil,1165mil) on Bottom Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R4" (1990mil,1070mil) on Bottom Overlay And Track (1879.997mil,1115mil)(1989.997mil,1115mil) on Bottom Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (8.712mil < 10mil) Between Text "R4" (1990mil,1070mil) on Bottom Overlay And Track (1989.997mil,1115mil)(1989.997mil,1165mil) on Bottom Overlay Silk Text to Silk Clearance [8.712mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R33" (5716.5mil,298.5mil) on Top Overlay And Text "R37" (5661.5mil,298.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R35" (5971.5mil,298.5mil) on Top Overlay And Text "R36" (5916.5mil,298.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :120

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 1129
Time Elapsed        : 00:00:04