// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan32(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1892[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception11912[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<199>;
	.reg .b16 	%rs<133>;
	.reg .b32 	%r<1627>;
	.reg .f32 	%f<794>;
	.reg .b64 	%rd<152>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r93, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd39, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r100, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r100, 33919;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r101, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r101, 33919;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r94, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd4, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r102, %r4, 9;
	or.b32  	%r103, %r3, %r1;
	or.b32  	%r104, %r103, %r102;
	mul.wide.u32 	%rd44, %r104, 4;
	add.s64 	%rd5, %rd4, %rd44;
	mov.u32 	%r105, 1;
	st.global.u32 	[%rd5], %r105;
	setp.gt.u32 	%p3, %r94, 32767;
	@%p3 bra 	$L__BB0_9;
// %bb.5:                               // %L133
	ld.param.u32 	%r95, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r95, %r94;
	setp.gt.s32 	%p5, %r95, 65535;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_9;
// %bb.6:                               // %L140
	ld.param.u32 	%r96, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r106, %r95, %r94;
	and.b32  	%r107, %r106, 255;
	setp.ne.s32 	%p7, %r107, 0;
	setp.gt.u32 	%p8, %r96, 1023;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_9;
// %bb.7:                               // %L151
	ld.param.u32 	%r97, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p10, %r97, %r96;
	setp.gt.s32 	%p11, %r97, 2047;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_9;
// %bb.8:                               // %L158
	sub.s32 	%r108, %r97, %r96;
	add.s32 	%r109, %r108, 3;
	and.b32  	%r110, %r109, 7;
	setp.eq.s32 	%p13, %r110, 0;
	@%p13 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %L273
	ld.param.u32 	%r98, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r98, 0;
	@%p14 bra 	$L__BB0_12;
// %bb.11:                              // %L275
	ld.param.u32 	%r99, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p15, %r98, %r99;
	setp.lt.s32 	%p16, %r99, 385;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %pass179
	bfe.u32 	%r55, %r1, 1, 1;
	and.b32  	%r56, %r1, 1;
	bfe.u32 	%r57, %r1, 2, 1;
	shl.b32 	%r116, %r57, 1;
	shl.b32 	%r117, %r56, 2;
	shl.b32 	%r118, %r55, 3;
	or.b32  	%r119, %r117, %r118;
	or.b32  	%r120, %r116, %r119;
	shr.u32 	%r58, %r1, 4;
	or.b32  	%r59, %r58, %r120;
	shl.b32 	%r60, %r59, 1;
	or.b32  	%r121, %r60, -127;
	cvt.rn.f32.s32 	%f46, %r121;
	mov.f32 	%f47, 0f43810000;
	div.approx.f32 	%f42, %f46, %f47;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f44, %f42, 0f40800000;
	setp.neu.f32 	%p23, %f44, 0f00000000;
	mov.f32 	%f793, 0f3F800000;
	mov.f32 	%f786, %f793;
	@%p23 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_15;
$L__BB0_14:                             // %L588
	add.f32 	%f74, %f44, %f44;
	mov.b32 	%r129, %f74;
	and.b32  	%r130, %r129, -2147483648;
	or.b32  	%r131, %r130, 1056964608;
	mov.b32 	%f75, %r131;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p24, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p24;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p25, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p25;
	cvt.rzi.s32.f32 	%r132, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f44;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r133, %r132, 1;
	setp.eq.b32 	%p26, %r133, 1;
	selp.f32 	%f93, %f91, %f92, %p26;
	and.b32  	%r134, %r132, 2;
	setp.eq.s32 	%p27, %r134, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p27;
	cvt.rzi.f32.f32 	%f97, %f44;
	setp.eq.f32 	%p28, %f44, %f97;
	mul.f32 	%f98, %f44, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p28;
	mul.f32 	%f100, %f42, 0f41490FDB;
	div.approx.f32 	%f786, %f99, %f100;
$L__BB0_15:                             // %L592
	or.b32  	%r135, %r60, -95;
	cvt.rn.f32.s32 	%f104, %r135;
	div.approx.f32 	%f4, %f104, %f47;
	mul.f32 	%f6, %f4, 0f40800000;
	setp.eq.f32 	%p34, %f6, 0f00000000;
	mov.f32 	%f787, %f793;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L606
	add.f32 	%f132, %f6, %f6;
	mov.b32 	%r143, %f132;
	and.b32  	%r144, %r143, -2147483648;
	or.b32  	%r145, %r144, 1056964608;
	mov.b32 	%f133, %r145;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p35, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p35;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p36, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p36;
	cvt.rzi.s32.f32 	%r146, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f6;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r147, %r146, 1;
	setp.eq.b32 	%p37, %r147, 1;
	selp.f32 	%f151, %f149, %f150, %p37;
	and.b32  	%r148, %r146, 2;
	setp.eq.s32 	%p38, %r148, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p38;
	cvt.rzi.f32.f32 	%f155, %f6;
	setp.eq.f32 	%p39, %f6, %f155;
	mul.f32 	%f156, %f6, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p39;
	mul.f32 	%f158, %f4, 0f41490FDB;
	div.approx.f32 	%f787, %f157, %f158;
$L__BB0_17:                             // %L610
	or.b32  	%r152, %r60, -63;
	cvt.rn.f32.s32 	%f163, %r152;
	div.approx.f32 	%f9, %f163, %f47;
	mul.f32 	%f11, %f9, 0f40800000;
	setp.eq.f32 	%p45, %f11, 0f00000000;
	mov.f32 	%f788, %f793;
	@%p45 bra 	$L__BB0_19;
// %bb.18:                              // %L686
	add.f32 	%f191, %f11, %f11;
	mov.b32 	%r160, %f191;
	and.b32  	%r161, %r160, -2147483648;
	or.b32  	%r162, %r161, 1056964608;
	mov.b32 	%f192, %r162;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p46, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p46;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p47, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p47;
	cvt.rzi.s32.f32 	%r163, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f11;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r164, %r163, 1;
	setp.eq.b32 	%p48, %r164, 1;
	selp.f32 	%f210, %f208, %f209, %p48;
	and.b32  	%r165, %r163, 2;
	setp.eq.s32 	%p49, %r165, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p49;
	cvt.rzi.f32.f32 	%f214, %f11;
	setp.eq.f32 	%p50, %f11, %f214;
	mul.f32 	%f215, %f11, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p50;
	mul.f32 	%f217, %f9, 0f41490FDB;
	div.approx.f32 	%f788, %f216, %f217;
$L__BB0_19:                             // %L690
	or.b32  	%r166, %r60, -31;
	cvt.rn.f32.s32 	%f221, %r166;
	div.approx.f32 	%f15, %f221, %f47;
	mul.f32 	%f17, %f15, 0f40800000;
	setp.eq.f32 	%p56, %f17, 0f00000000;
	mov.f32 	%f789, %f793;
	@%p56 bra 	$L__BB0_21;
// %bb.20:                              // %L704
	add.f32 	%f249, %f17, %f17;
	mov.b32 	%r174, %f249;
	and.b32  	%r175, %r174, -2147483648;
	or.b32  	%r176, %r175, 1056964608;
	mov.b32 	%f250, %r176;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p57, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p57;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p58, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p58;
	cvt.rzi.s32.f32 	%r177, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f17;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r178, %r177, 1;
	setp.eq.b32 	%p59, %r178, 1;
	selp.f32 	%f268, %f266, %f267, %p59;
	and.b32  	%r179, %r177, 2;
	setp.eq.s32 	%p60, %r179, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p60;
	cvt.rzi.f32.f32 	%f272, %f17;
	setp.eq.f32 	%p61, %f17, %f272;
	mul.f32 	%f273, %f17, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p61;
	mul.f32 	%f275, %f15, 0f41490FDB;
	div.approx.f32 	%f789, %f274, %f275;
$L__BB0_21:                             // %L708
	or.b32  	%r183, %r60, 1;
	cvt.rn.f32.s32 	%f280, %r183;
	div.approx.f32 	%f20, %f280, %f47;
	mul.f32 	%f22, %f20, 0f40800000;
	setp.eq.f32 	%p67, %f22, 0f00000000;
	mov.f32 	%f790, %f793;
	@%p67 bra 	$L__BB0_23;
// %bb.22:                              // %L784
	add.f32 	%f308, %f22, %f22;
	mov.b32 	%r191, %f308;
	and.b32  	%r192, %r191, -2147483648;
	or.b32  	%r193, %r192, 1056964608;
	mov.b32 	%f309, %r193;
	add.f32 	%f310, %f308, %f309;
	cvt.rzi.f32.f32 	%f311, %f310;
	abs.f32 	%f312, %f308;
	setp.gt.f32 	%p68, %f312, 0f4B000000;
	selp.f32 	%f313, %f308, %f311, %p68;
	cvt.rzi.f32.f32 	%f314, %f308;
	setp.lt.f32 	%p69, %f312, 0f3F000000;
	selp.f32 	%f315, %f314, %f313, %p69;
	cvt.rzi.s32.f32 	%r194, %f315;
	fma.rn.f32 	%f316, %f315, 0fBF000000, %f22;
	mul.f32 	%f317, %f316, %f316;
	fma.rn.f32 	%f318, %f317, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f319, %f317, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f320, %f318, %f317, 0fC0A55DF6;
	fma.rn.f32 	%f321, %f319, %f317, 0f4081E0CF;
	fma.rn.f32 	%f322, %f317, %f316, 0f00000000;
	fma.rn.f32 	%f323, %f321, %f317, 0fC09DE9E6;
	fma.rn.f32 	%f324, %f320, %f322, 0f00000000;
	fma.rn.f32 	%f325, %f323, %f317, 0f3F800000;
	fma.rn.f32 	%f326, %f316, 0f40490FDB, %f324;
	and.b32  	%r195, %r194, 1;
	setp.eq.b32 	%p70, %r195, 1;
	selp.f32 	%f327, %f325, %f326, %p70;
	and.b32  	%r196, %r194, 2;
	setp.eq.s32 	%p71, %r196, 0;
	sub.f32 	%f329, %f71, %f327;
	selp.f32 	%f330, %f327, %f329, %p71;
	cvt.rzi.f32.f32 	%f331, %f22;
	setp.eq.f32 	%p72, %f22, %f331;
	mul.f32 	%f332, %f22, 0f00000000;
	selp.f32 	%f333, %f332, %f330, %p72;
	mul.f32 	%f334, %f20, 0f41490FDB;
	div.approx.f32 	%f790, %f333, %f334;
$L__BB0_23:                             // %L788
	or.b32  	%r197, %r60, 33;
	cvt.rn.f32.s32 	%f338, %r197;
	div.approx.f32 	%f26, %f338, %f47;
	mul.f32 	%f28, %f26, 0f40800000;
	setp.eq.f32 	%p78, %f28, 0f00000000;
	mov.f32 	%f791, %f793;
	@%p78 bra 	$L__BB0_25;
// %bb.24:                              // %L802
	add.f32 	%f366, %f28, %f28;
	mov.b32 	%r205, %f366;
	and.b32  	%r206, %r205, -2147483648;
	or.b32  	%r207, %r206, 1056964608;
	mov.b32 	%f367, %r207;
	add.f32 	%f368, %f366, %f367;
	cvt.rzi.f32.f32 	%f369, %f368;
	abs.f32 	%f370, %f366;
	setp.gt.f32 	%p79, %f370, 0f4B000000;
	selp.f32 	%f371, %f366, %f369, %p79;
	cvt.rzi.f32.f32 	%f372, %f366;
	setp.lt.f32 	%p80, %f370, 0f3F000000;
	selp.f32 	%f373, %f372, %f371, %p80;
	cvt.rzi.s32.f32 	%r208, %f373;
	fma.rn.f32 	%f374, %f373, 0fBF000000, %f28;
	mul.f32 	%f375, %f374, %f374;
	fma.rn.f32 	%f376, %f375, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f377, %f375, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f378, %f376, %f375, 0fC0A55DF6;
	fma.rn.f32 	%f379, %f377, %f375, 0f4081E0CF;
	fma.rn.f32 	%f380, %f375, %f374, 0f00000000;
	fma.rn.f32 	%f381, %f379, %f375, 0fC09DE9E6;
	fma.rn.f32 	%f382, %f378, %f380, 0f00000000;
	fma.rn.f32 	%f383, %f381, %f375, 0f3F800000;
	fma.rn.f32 	%f384, %f374, 0f40490FDB, %f382;
	and.b32  	%r209, %r208, 1;
	setp.eq.b32 	%p81, %r209, 1;
	selp.f32 	%f385, %f383, %f384, %p81;
	and.b32  	%r210, %r208, 2;
	setp.eq.s32 	%p82, %r210, 0;
	sub.f32 	%f387, %f71, %f385;
	selp.f32 	%f388, %f385, %f387, %p82;
	cvt.rzi.f32.f32 	%f389, %f28;
	setp.eq.f32 	%p83, %f28, %f389;
	mul.f32 	%f390, %f28, 0f00000000;
	selp.f32 	%f391, %f390, %f388, %p83;
	mul.f32 	%f392, %f26, 0f41490FDB;
	div.approx.f32 	%f791, %f391, %f392;
$L__BB0_25:                             // %L806
	or.b32  	%r214, %r60, 65;
	cvt.rn.f32.s32 	%f397, %r214;
	div.approx.f32 	%f31, %f397, %f47;
	mul.f32 	%f33, %f31, 0f40800000;
	setp.eq.f32 	%p89, %f33, 0f00000000;
	mov.f32 	%f792, %f793;
	@%p89 bra 	$L__BB0_27;
// %bb.26:                              // %L882
	add.f32 	%f425, %f33, %f33;
	mov.b32 	%r222, %f425;
	and.b32  	%r223, %r222, -2147483648;
	or.b32  	%r224, %r223, 1056964608;
	mov.b32 	%f426, %r224;
	add.f32 	%f427, %f425, %f426;
	cvt.rzi.f32.f32 	%f428, %f427;
	abs.f32 	%f429, %f425;
	setp.gt.f32 	%p90, %f429, 0f4B000000;
	selp.f32 	%f430, %f425, %f428, %p90;
	cvt.rzi.f32.f32 	%f431, %f425;
	setp.lt.f32 	%p91, %f429, 0f3F000000;
	selp.f32 	%f432, %f431, %f430, %p91;
	cvt.rzi.s32.f32 	%r225, %f432;
	fma.rn.f32 	%f433, %f432, 0fBF000000, %f33;
	mul.f32 	%f434, %f433, %f433;
	fma.rn.f32 	%f435, %f434, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f436, %f434, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f437, %f435, %f434, 0fC0A55DF6;
	fma.rn.f32 	%f438, %f436, %f434, 0f4081E0CF;
	fma.rn.f32 	%f439, %f434, %f433, 0f00000000;
	fma.rn.f32 	%f440, %f438, %f434, 0fC09DE9E6;
	fma.rn.f32 	%f441, %f437, %f439, 0f00000000;
	fma.rn.f32 	%f442, %f440, %f434, 0f3F800000;
	fma.rn.f32 	%f443, %f433, 0f40490FDB, %f441;
	and.b32  	%r226, %r225, 1;
	setp.eq.b32 	%p92, %r226, 1;
	selp.f32 	%f444, %f442, %f443, %p92;
	and.b32  	%r227, %r225, 2;
	setp.eq.s32 	%p93, %r227, 0;
	sub.f32 	%f446, %f71, %f444;
	selp.f32 	%f447, %f444, %f446, %p93;
	cvt.rzi.f32.f32 	%f448, %f33;
	setp.eq.f32 	%p94, %f33, %f448;
	mul.f32 	%f449, %f33, 0f00000000;
	selp.f32 	%f450, %f449, %f447, %p94;
	mul.f32 	%f451, %f31, 0f41490FDB;
	div.approx.f32 	%f792, %f450, %f451;
$L__BB0_27:                             // %L886
	or.b32  	%r228, %r60, 97;
	cvt.rn.f32.s32 	%f455, %r228;
	div.approx.f32 	%f37, %f455, %f47;
	mul.f32 	%f39, %f37, 0f40800000;
	setp.eq.f32 	%p100, %f39, 0f00000000;
	@%p100 bra 	$L__BB0_29;
// %bb.28:                              // %L900
	add.f32 	%f483, %f39, %f39;
	mov.b32 	%r236, %f483;
	and.b32  	%r237, %r236, -2147483648;
	or.b32  	%r238, %r237, 1056964608;
	mov.b32 	%f484, %r238;
	add.f32 	%f485, %f483, %f484;
	cvt.rzi.f32.f32 	%f486, %f485;
	abs.f32 	%f487, %f483;
	setp.gt.f32 	%p101, %f487, 0f4B000000;
	selp.f32 	%f488, %f483, %f486, %p101;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p102, %f487, 0f3F000000;
	selp.f32 	%f490, %f489, %f488, %p102;
	cvt.rzi.s32.f32 	%r239, %f490;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f39;
	mul.f32 	%f492, %f491, %f491;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	and.b32  	%r240, %r239, 1;
	setp.eq.b32 	%p103, %r240, 1;
	selp.f32 	%f502, %f500, %f501, %p103;
	and.b32  	%r241, %r239, 2;
	setp.eq.s32 	%p104, %r241, 0;
	sub.f32 	%f504, %f71, %f502;
	selp.f32 	%f505, %f502, %f504, %p104;
	cvt.rzi.f32.f32 	%f506, %f39;
	setp.eq.f32 	%p105, %f39, %f506;
	mul.f32 	%f507, %f39, 0f00000000;
	selp.f32 	%f508, %f507, %f505, %p105;
	mul.f32 	%f509, %f37, 0f41490FDB;
	div.approx.f32 	%f793, %f508, %f509;
$L__BB0_29:                             // %L904
	setp.le.s32 	%p163, %r95, %r94;
	mov.u32 	%r1610, 0;
	@%p163 bra 	$L__BB0_38;
// %bb.30:                              // %L1488.lr.ph
	abs.f32 	%f48, %f42;
	abs.f32 	%f106, %f4;
	abs.f32 	%f165, %f9;
	abs.f32 	%f223, %f15;
	abs.f32 	%f282, %f20;
	abs.f32 	%f340, %f26;
	setp.gt.f32 	%p18, %f48, 0f4B800000;
	mul.f32 	%f49, %f42, 0f00000000;
	setp.gt.f32 	%p29, %f106, 0f4B800000;
	mul.f32 	%f107, %f4, 0f00000000;
	setp.gt.f32 	%p40, %f165, 0f4B800000;
	mul.f32 	%f166, %f9, 0f00000000;
	setp.gt.f32 	%p51, %f223, 0f4B800000;
	mul.f32 	%f224, %f15, 0f00000000;
	setp.gt.f32 	%p62, %f282, 0f4B800000;
	mul.f32 	%f283, %f20, 0f00000000;
	setp.gt.f32 	%p73, %f340, 0f4B800000;
	mul.f32 	%f341, %f26, 0f00000000;
	abs.f32 	%f399, %f31;
	selp.f32 	%f50, %f49, %f42, %p18;
	selp.f32 	%f108, %f107, %f4, %p29;
	selp.f32 	%f167, %f166, %f9, %p40;
	selp.f32 	%f225, %f224, %f15, %p51;
	selp.f32 	%f284, %f283, %f20, %p62;
	selp.f32 	%f342, %f341, %f26, %p73;
	setp.gt.f32 	%p84, %f399, 0f4B800000;
	mul.f32 	%f400, %f31, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f285, %f284, %f284;
	add.f32 	%f343, %f342, %f342;
	selp.f32 	%f401, %f400, %f31, %p84;
	abs.f32 	%f457, %f37;
	mov.b32 	%r122, %f51;
	mov.b32 	%r136, %f109;
	mov.b32 	%r153, %f168;
	mov.b32 	%r167, %f226;
	mov.b32 	%r184, %f285;
	mov.b32 	%r198, %f343;
	add.f32 	%f402, %f401, %f401;
	setp.gt.f32 	%p95, %f457, 0f4B800000;
	mul.f32 	%f458, %f37, 0f00000000;
	and.b32  	%r123, %r122, -2147483648;
	and.b32  	%r137, %r136, -2147483648;
	and.b32  	%r154, %r153, -2147483648;
	and.b32  	%r168, %r167, -2147483648;
	and.b32  	%r185, %r184, -2147483648;
	and.b32  	%r199, %r198, -2147483648;
	mov.b32 	%r215, %f402;
	selp.f32 	%f459, %f458, %f37, %p95;
	or.b32  	%r124, %r123, 1056964608;
	or.b32  	%r138, %r137, 1056964608;
	or.b32  	%r155, %r154, 1056964608;
	or.b32  	%r169, %r168, 1056964608;
	or.b32  	%r186, %r185, 1056964608;
	or.b32  	%r200, %r199, 1056964608;
	and.b32  	%r216, %r215, -2147483648;
	add.f32 	%f460, %f459, %f459;
	mov.b32 	%f52, %r124;
	mov.b32 	%f110, %r138;
	mov.b32 	%f169, %r155;
	mov.b32 	%f227, %r169;
	mov.b32 	%f286, %r186;
	mov.b32 	%f344, %r200;
	or.b32  	%r217, %r216, 1056964608;
	mov.b32 	%r229, %f460;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f287, %f285, %f286;
	abs.f32 	%f289, %f285;
	add.f32 	%f345, %f343, %f344;
	abs.f32 	%f347, %f343;
	mov.b32 	%f403, %r217;
	and.b32  	%r230, %r229, -2147483648;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p19, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p30, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p41, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p52, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f288, %f287;
	setp.gt.f32 	%p63, %f289, 0f4B000000;
	cvt.rzi.f32.f32 	%f346, %f345;
	setp.gt.f32 	%p74, %f347, 0f4B000000;
	add.f32 	%f404, %f402, %f403;
	abs.f32 	%f406, %f402;
	or.b32  	%r231, %r230, 1056964608;
	selp.f32 	%f56, %f51, %f54, %p19;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p20, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p30;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p31, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p41;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p42, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p52;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p53, %f230, 0f3F000000;
	selp.f32 	%f290, %f285, %f288, %p63;
	cvt.rzi.f32.f32 	%f291, %f285;
	setp.lt.f32 	%p64, %f289, 0f3F000000;
	selp.f32 	%f348, %f343, %f346, %p74;
	cvt.rzi.f32.f32 	%f349, %f343;
	setp.lt.f32 	%p75, %f347, 0f3F000000;
	cvt.rzi.f32.f32 	%f405, %f404;
	setp.gt.f32 	%p85, %f406, 0f4B000000;
	mov.b32 	%f461, %r231;
	selp.f32 	%f58, %f57, %f56, %p20;
	selp.f32 	%f116, %f115, %f114, %p31;
	selp.f32 	%f175, %f174, %f173, %p42;
	selp.f32 	%f233, %f232, %f231, %p53;
	selp.f32 	%f292, %f291, %f290, %p64;
	selp.f32 	%f350, %f349, %f348, %p75;
	selp.f32 	%f407, %f402, %f405, %p85;
	cvt.rzi.f32.f32 	%f408, %f402;
	setp.lt.f32 	%p86, %f406, 0f3F000000;
	add.f32 	%f462, %f460, %f461;
	abs.f32 	%f464, %f460;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f293, %f292, 0fBF000000, %f284;
	fma.rn.f32 	%f351, %f350, 0fBF000000, %f342;
	selp.f32 	%f409, %f408, %f407, %p86;
	cvt.rzi.f32.f32 	%f463, %f462;
	setp.gt.f32 	%p96, %f464, 0f4B000000;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f294, %f293, %f293;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f410, %f409, 0fBF000000, %f401;
	selp.f32 	%f465, %f460, %f463, %p96;
	cvt.rzi.f32.f32 	%f466, %f460;
	setp.lt.f32 	%p97, %f464, 0f3F000000;
	cvt.rzi.s32.f32 	%r125, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r139, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r156, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r170, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r187, %f292;
	fma.rn.f32 	%f295, %f294, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f296, %f294, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r201, %f350;
	fma.rn.f32 	%f353, %f352, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f354, %f352, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f411, %f410, %f410;
	selp.f32 	%f467, %f466, %f465, %p97;
	add.s32 	%r126, %r125, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r140, %r139, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r157, %r156, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r171, %r170, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r188, %r187, 1;
	fma.rn.f32 	%f297, %f295, %f294, 0fC0A55DF6;
	fma.rn.f32 	%f298, %f296, %f294, 0f4081E0CF;
	fma.rn.f32 	%f299, %f294, %f293, 0f00000000;
	add.s32 	%r202, %r201, 1;
	fma.rn.f32 	%f355, %f353, %f352, 0fC0A55DF6;
	fma.rn.f32 	%f356, %f354, %f352, 0f4081E0CF;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	cvt.rzi.s32.f32 	%r218, %f409;
	fma.rn.f32 	%f412, %f411, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f413, %f411, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f468, %f467, 0fBF000000, %f459;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r127, %r126, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r141, %r140, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r158, %r157, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r172, %r171, 1;
	fma.rn.f32 	%f300, %f298, %f294, 0fC09DE9E6;
	fma.rn.f32 	%f301, %f297, %f299, 0f00000000;
	and.b32  	%r189, %r188, 1;
	fma.rn.f32 	%f358, %f356, %f352, 0fC09DE9E6;
	fma.rn.f32 	%f359, %f355, %f357, 0f00000000;
	and.b32  	%r203, %r202, 1;
	add.s32 	%r219, %r218, 1;
	fma.rn.f32 	%f414, %f412, %f411, 0fC0A55DF6;
	fma.rn.f32 	%f415, %f413, %f411, 0f4081E0CF;
	fma.rn.f32 	%f416, %f411, %f410, 0f00000000;
	mul.f32 	%f469, %f468, %f468;
	shl.b32 	%r46, %r1, 1;
	shl.b32 	%r52, %r4, 5;
	and.b32  	%r111, %r1, 18;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p21, %r127, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p32, %r141, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p43, %r158, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p54, %r172, 1;
	fma.rn.f32 	%f302, %f300, %f294, 0f3F800000;
	fma.rn.f32 	%f303, %f293, 0f40490FDB, %f301;
	setp.eq.b32 	%p65, %r189, 1;
	fma.rn.f32 	%f360, %f358, %f352, 0f3F800000;
	fma.rn.f32 	%f361, %f351, 0f40490FDB, %f359;
	setp.eq.b32 	%p76, %r203, 1;
	fma.rn.f32 	%f417, %f415, %f411, 0fC09DE9E6;
	fma.rn.f32 	%f418, %f414, %f416, 0f00000000;
	and.b32  	%r220, %r219, 1;
	cvt.rzi.s32.f32 	%r232, %f467;
	fma.rn.f32 	%f470, %f469, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f471, %f469, 0f3E684E12, 0fBFAAD2E0;
	and.b32  	%r47, %r46, 8;
	shl.b32 	%r50, %r1, 2;
	or.b32  	%r112, %r111, %r52;
	selp.f32 	%f70, %f68, %f69, %p21;
	and.b32  	%r128, %r126, 2;
	selp.f32 	%f128, %f126, %f127, %p32;
	and.b32  	%r142, %r140, 2;
	selp.f32 	%f187, %f185, %f186, %p43;
	and.b32  	%r159, %r157, 2;
	selp.f32 	%f245, %f243, %f244, %p54;
	and.b32  	%r173, %r171, 2;
	selp.f32 	%f304, %f302, %f303, %p65;
	and.b32  	%r190, %r188, 2;
	selp.f32 	%f362, %f360, %f361, %p76;
	and.b32  	%r204, %r202, 2;
	fma.rn.f32 	%f419, %f417, %f411, 0f3F800000;
	fma.rn.f32 	%f420, %f410, 0f40490FDB, %f418;
	setp.eq.b32 	%p87, %r220, 1;
	add.s32 	%r233, %r232, 1;
	fma.rn.f32 	%f472, %f470, %f469, 0fC0A55DF6;
	fma.rn.f32 	%f473, %f471, %f469, 0f4081E0CF;
	fma.rn.f32 	%f474, %f469, %f468, 0f00000000;
	and.b32  	%r51, %r50, 4;
	or.b32  	%r113, %r112, %r47;
	setp.eq.s32 	%p22, %r128, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p33, %r142, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p44, %r159, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p55, %r173, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p66, %r190, 0;
	sub.f32 	%f306, %f71, %f304;
	setp.eq.s32 	%p77, %r204, 0;
	sub.f32 	%f364, %f71, %f362;
	selp.f32 	%f421, %f419, %f420, %p87;
	and.b32  	%r221, %r219, 2;
	fma.rn.f32 	%f475, %f473, %f469, 0fC09DE9E6;
	fma.rn.f32 	%f476, %f472, %f474, 0f00000000;
	and.b32  	%r234, %r233, 1;
	or.b32  	%r114, %r113, %r51;
	selp.f32 	%f73, %f70, %f72, %p22;
	selp.f32 	%f131, %f128, %f130, %p33;
	selp.f32 	%f190, %f187, %f189, %p44;
	selp.f32 	%f248, %f245, %f247, %p55;
	selp.f32 	%f307, %f304, %f306, %p66;
	selp.f32 	%f365, %f362, %f364, %p77;
	setp.eq.s32 	%p88, %r221, 0;
	sub.f32 	%f423, %f71, %f421;
	fma.rn.f32 	%f477, %f475, %f469, 0f3F800000;
	fma.rn.f32 	%f478, %f468, 0f40490FDB, %f476;
	setp.eq.b32 	%p98, %r234, 1;
	bfe.u32 	%r115, %r114, 1, 10;
	mul.f32 	%f43, %f73, %f73;
	mul.f32 	%f5, %f131, %f131;
	mul.f32 	%f10, %f190, %f190;
	mul.f32 	%f16, %f248, %f248;
	mul.f32 	%f21, %f307, %f307;
	mul.f32 	%f27, %f365, %f365;
	selp.f32 	%f424, %f421, %f423, %p88;
	selp.f32 	%f479, %f477, %f478, %p98;
	and.b32  	%r235, %r233, 2;
	ld.param.u64 	%rd1, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd45, %r115, 4;
	mul.f32 	%f102, %f786, %f43;
	mov.f32 	%f103, 0f42000000;
	mul.f32 	%f160, %f787, %f5;
	mul.f32 	%f219, %f788, %f10;
	mul.f32 	%f277, %f789, %f16;
	mul.f32 	%f336, %f790, %f21;
	mul.f32 	%f394, %f791, %f27;
	mul.f32 	%f32, %f424, %f424;
	setp.eq.s32 	%p99, %r235, 0;
	sub.f32 	%f481, %f71, %f479;
	add.s64 	%rd46, %rd1, %rd45;
	div.approx.f32 	%f3, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f14, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f25, %f336, %f103;
	div.approx.f32 	%f396, %f394, %f103;
	mul.f32 	%f453, %f792, %f32;
	selp.f32 	%f482, %f479, %f481, %p99;
	ld.param.u64 	%rd2, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z8upchan325Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	and.b32  	%r48, %r1, 2;
	and.b32  	%r49, %r1, 16;
	ld.global.u32 	%r53, [%rd46];
	shr.u32 	%r54, %r1, 1;
	mov.b32 	%r151, %f162;
	mov.b32 	%r150, %f3;
	mov.b32 	%r182, %f279;
	mov.b32 	%r181, %f14;
	mov.b32 	%r213, %f396;
	mov.b32 	%r212, %f25;
	div.approx.f32 	%f36, %f453, %f103;
	mul.f32 	%f38, %f482, %f482;
	// begin inline asm
	cvt.rn.f16x2.f32 %r149, %r151, %r150;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r180, %r182, %r181;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r211, %r213, %r212;
	// end inline asm
	mul.f32 	%f510, %f793, %f38;
	div.approx.f32 	%f512, %f510, %f103;
	mov.b32 	%r244, %f512;
	mov.b32 	%r243, %f36;
	// begin inline asm
	cvt.rn.f16x2.f32 %r242, %r244, %r243;
	// end inline asm
	mul.lo.s32 	%r281, %r59, 31;
	and.b32  	%r282, %r281, 63;
	cvt.rn.f32.s32 	%f513, %r282;
	div.approx.f32 	%f514, %f513, %f103;
	add.f32 	%f515, %f514, %f514;
	mov.b32 	%r283, %f515;
	and.b32  	%r284, %r283, -2147483648;
	or.b32  	%r285, %r284, 1056964608;
	mov.b32 	%f516, %r285;
	add.f32 	%f517, %f515, %f516;
	cvt.rzi.f32.f32 	%f518, %f517;
	abs.f32 	%f519, %f515;
	setp.gt.f32 	%p106, %f519, 0f4B000000;
	selp.f32 	%f520, %f515, %f518, %p106;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p107, %f519, 0f3F000000;
	selp.f32 	%f522, %f521, %f520, %p107;
	cvt.rzi.s32.f32 	%r286, %f522;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f514;
	mul.f32 	%f524, %f523, %f523;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	and.b32  	%r287, %r286, 1;
	setp.eq.b32 	%p108, %r287, 1;
	selp.f32 	%f534, %f532, %f533, %p108;
	selp.f32 	%f535, %f533, %f532, %p108;
	and.b32  	%r288, %r286, 2;
	setp.eq.s32 	%p109, %r288, 0;
	neg.f32 	%f536, %f534;
	selp.f32 	%f537, %f534, %f536, %p109;
	add.s32 	%r289, %r286, 1;
	and.b32  	%r290, %r289, 2;
	setp.eq.s32 	%p110, %r290, 0;
	sub.f32 	%f539, %f71, %f535;
	selp.f32 	%f540, %f535, %f539, %p110;
	cvt.rzi.f32.f32 	%f541, %f514;
	setp.eq.f32 	%p111, %f541, %f514;
	mul.f32 	%f542, %f514, 0f00000000;
	selp.f32 	%f543, %f542, %f537, %p111;
	abs.f32 	%f544, %f514;
	setp.gt.f32 	%p112, %f544, 0f4B800000;
	add.f32 	%f545, %f543, 0f3F800000;
	selp.f32 	%f546, %f545, %f540, %p112;
	add.s32 	%r291, %r281, 48;
	and.b32  	%r292, %r291, 63;
	cvt.rn.f32.s32 	%f547, %r292;
	div.approx.f32 	%f548, %f547, %f103;
	add.f32 	%f549, %f548, %f548;
	mov.b32 	%r293, %f549;
	and.b32  	%r294, %r293, -2147483648;
	or.b32  	%r295, %r294, 1056964608;
	mov.b32 	%f550, %r295;
	add.f32 	%f551, %f549, %f550;
	cvt.rzi.f32.f32 	%f552, %f551;
	abs.f32 	%f553, %f549;
	setp.gt.f32 	%p113, %f553, 0f4B000000;
	selp.f32 	%f554, %f549, %f552, %p113;
	cvt.rzi.f32.f32 	%f555, %f549;
	setp.lt.f32 	%p114, %f553, 0f3F000000;
	selp.f32 	%f556, %f555, %f554, %p114;
	cvt.rzi.s32.f32 	%r296, %f556;
	fma.rn.f32 	%f557, %f556, 0fBF000000, %f548;
	mul.f32 	%f558, %f557, %f557;
	fma.rn.f32 	%f559, %f558, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f560, %f558, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f561, %f559, %f558, 0fC0A55DF6;
	fma.rn.f32 	%f562, %f560, %f558, 0f4081E0CF;
	fma.rn.f32 	%f563, %f558, %f557, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f558, 0fC09DE9E6;
	fma.rn.f32 	%f565, %f561, %f563, 0f00000000;
	fma.rn.f32 	%f566, %f564, %f558, 0f3F800000;
	fma.rn.f32 	%f567, %f557, 0f40490FDB, %f565;
	and.b32  	%r297, %r296, 1;
	setp.eq.b32 	%p115, %r297, 1;
	selp.f32 	%f568, %f566, %f567, %p115;
	selp.f32 	%f569, %f567, %f566, %p115;
	and.b32  	%r298, %r296, 2;
	setp.eq.s32 	%p116, %r298, 0;
	neg.f32 	%f570, %f568;
	selp.f32 	%f571, %f568, %f570, %p116;
	add.s32 	%r299, %r296, 1;
	and.b32  	%r300, %r299, 2;
	setp.eq.s32 	%p117, %r300, 0;
	sub.f32 	%f572, %f71, %f569;
	selp.f32 	%f573, %f569, %f572, %p117;
	cvt.rzi.f32.f32 	%f574, %f548;
	setp.eq.f32 	%p118, %f574, %f548;
	mul.f32 	%f575, %f548, 0f00000000;
	selp.f32 	%f576, %f575, %f571, %p118;
	abs.f32 	%f577, %f548;
	setp.gt.f32 	%p119, %f577, 0f4B800000;
	add.f32 	%f578, %f576, 0f3F800000;
	selp.f32 	%f579, %f578, %f573, %p119;
	mov.b32 	%r246, %f546;
	mov.b32 	%r247, %f579;
	// begin inline asm
	cvt.rn.f16x2.f32 %r245, %r247, %r246;
	// end inline asm
	mov.b32 	%r249, %f543;
	mov.b32 	%r250, %f576;
	// begin inline asm
	cvt.rn.f16x2.f32 %r248, %r250, %r249;
	// end inline asm
	shr.u32 	%r11, %r1, 3;
	and.b32  	%r301, %r11, 2;
	and.b32  	%r302, %r54, 4;
	or.b32  	%r303, %r57, %r301;
	or.b32  	%r304, %r303, %r302;
	and.b32  	%r305, %r46, 6;
	mul.lo.s32 	%r306, %r304, %r305;
	and.b32  	%r307, %r306, 14;
	cvt.rn.f32.s32 	%f580, %r307;
	mov.f32 	%f581, 0f41000000;
	div.approx.f32 	%f582, %f580, %f581;
	add.f32 	%f583, %f582, %f582;
	mov.b32 	%r308, %f583;
	and.b32  	%r309, %r308, -2147483648;
	or.b32  	%r310, %r309, 1056964608;
	mov.b32 	%f584, %r310;
	add.f32 	%f585, %f583, %f584;
	cvt.rzi.f32.f32 	%f586, %f585;
	abs.f32 	%f587, %f583;
	setp.gt.f32 	%p120, %f587, 0f4B000000;
	selp.f32 	%f588, %f583, %f586, %p120;
	cvt.rzi.f32.f32 	%f589, %f583;
	setp.lt.f32 	%p121, %f587, 0f3F000000;
	selp.f32 	%f590, %f589, %f588, %p121;
	cvt.rzi.s32.f32 	%r311, %f590;
	fma.rn.f32 	%f591, %f590, 0fBF000000, %f582;
	mul.f32 	%f592, %f591, %f591;
	fma.rn.f32 	%f593, %f592, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f594, %f592, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f595, %f593, %f592, 0fC0A55DF6;
	fma.rn.f32 	%f596, %f594, %f592, 0f4081E0CF;
	fma.rn.f32 	%f597, %f592, %f591, 0f00000000;
	fma.rn.f32 	%f598, %f596, %f592, 0fC09DE9E6;
	fma.rn.f32 	%f599, %f595, %f597, 0f00000000;
	fma.rn.f32 	%f600, %f598, %f592, 0f3F800000;
	fma.rn.f32 	%f601, %f591, 0f40490FDB, %f599;
	and.b32  	%r312, %r311, 1;
	setp.eq.b32 	%p122, %r312, 1;
	selp.f32 	%f602, %f600, %f601, %p122;
	selp.f32 	%f603, %f601, %f600, %p122;
	and.b32  	%r313, %r311, 2;
	setp.eq.s32 	%p123, %r313, 0;
	neg.f32 	%f604, %f602;
	selp.f32 	%f605, %f602, %f604, %p123;
	add.s32 	%r314, %r311, 1;
	and.b32  	%r315, %r314, 2;
	setp.eq.s32 	%p124, %r315, 0;
	sub.f32 	%f606, %f71, %f603;
	selp.f32 	%f607, %f603, %f606, %p124;
	cvt.rzi.f32.f32 	%f608, %f582;
	setp.eq.f32 	%p125, %f608, %f582;
	mul.f32 	%f609, %f582, 0f00000000;
	selp.f32 	%f610, %f609, %f605, %p125;
	abs.f32 	%f611, %f582;
	setp.gt.f32 	%p126, %f611, 0f4B800000;
	add.f32 	%f612, %f610, 0f3F800000;
	selp.f32 	%f613, %f612, %f607, %p126;
	or.b32  	%r316, %r46, 8;
	mul.lo.s32 	%r317, %r304, %r316;
	and.b32  	%r318, %r317, 14;
	cvt.rn.f32.s32 	%f614, %r318;
	div.approx.f32 	%f615, %f614, %f581;
	add.f32 	%f616, %f615, %f615;
	mov.b32 	%r319, %f616;
	and.b32  	%r320, %r319, -2147483648;
	or.b32  	%r321, %r320, 1056964608;
	mov.b32 	%f617, %r321;
	add.f32 	%f618, %f616, %f617;
	cvt.rzi.f32.f32 	%f619, %f618;
	abs.f32 	%f620, %f616;
	setp.gt.f32 	%p127, %f620, 0f4B000000;
	selp.f32 	%f621, %f616, %f619, %p127;
	cvt.rzi.f32.f32 	%f622, %f616;
	setp.lt.f32 	%p128, %f620, 0f3F000000;
	selp.f32 	%f623, %f622, %f621, %p128;
	cvt.rzi.s32.f32 	%r322, %f623;
	fma.rn.f32 	%f624, %f623, 0fBF000000, %f615;
	mul.f32 	%f625, %f624, %f624;
	fma.rn.f32 	%f626, %f625, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f627, %f625, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f628, %f626, %f625, 0fC0A55DF6;
	fma.rn.f32 	%f629, %f627, %f625, 0f4081E0CF;
	fma.rn.f32 	%f630, %f625, %f624, 0f00000000;
	fma.rn.f32 	%f631, %f629, %f625, 0fC09DE9E6;
	fma.rn.f32 	%f632, %f628, %f630, 0f00000000;
	fma.rn.f32 	%f633, %f631, %f625, 0f3F800000;
	fma.rn.f32 	%f634, %f624, 0f40490FDB, %f632;
	and.b32  	%r323, %r322, 1;
	setp.eq.b32 	%p129, %r323, 1;
	selp.f32 	%f635, %f633, %f634, %p129;
	selp.f32 	%f636, %f634, %f633, %p129;
	and.b32  	%r324, %r322, 2;
	setp.eq.s32 	%p130, %r324, 0;
	neg.f32 	%f637, %f635;
	selp.f32 	%f638, %f635, %f637, %p130;
	add.s32 	%r325, %r322, 1;
	and.b32  	%r326, %r325, 2;
	setp.eq.s32 	%p131, %r326, 0;
	sub.f32 	%f639, %f71, %f636;
	selp.f32 	%f640, %f636, %f639, %p131;
	cvt.rzi.f32.f32 	%f641, %f615;
	setp.eq.f32 	%p132, %f641, %f615;
	mul.f32 	%f642, %f615, 0f00000000;
	selp.f32 	%f643, %f642, %f638, %p132;
	abs.f32 	%f644, %f615;
	setp.gt.f32 	%p133, %f644, 0f4B800000;
	add.f32 	%f645, %f643, 0f3F800000;
	selp.f32 	%f646, %f645, %f640, %p133;
	mov.b32 	%r252, %f613;
	mov.b32 	%r253, %f646;
	// begin inline asm
	cvt.rn.f16x2.f32 %r251, %r253, %r252;
	// end inline asm
	mov.b32 	%r255, %f610;
	mov.b32 	%r256, %f643;
	// begin inline asm
	cvt.rn.f16x2.f32 %r254, %r256, %r255;
	// end inline asm
	xor.b32  	%r258, %r255, -2147483648;
	xor.b32  	%r259, %r256, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r257, %r259, %r258;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r260, %r253, %r252;
	// end inline asm
	shl.b32 	%r327, %r55, 1;
	mul.lo.s32 	%r328, %r327, %r304;
	cvt.rn.f32.s32 	%f647, %r328;
	div.approx.f32 	%f648, %f647, %f103;
	add.f32 	%f649, %f648, %f648;
	mov.b32 	%r329, %f649;
	and.b32  	%r330, %r329, -2147483648;
	or.b32  	%r331, %r330, 1056964608;
	mov.b32 	%f650, %r331;
	add.f32 	%f651, %f649, %f650;
	cvt.rzi.f32.f32 	%f652, %f651;
	abs.f32 	%f653, %f649;
	setp.gt.f32 	%p134, %f653, 0f4B000000;
	selp.f32 	%f654, %f649, %f652, %p134;
	cvt.rzi.f32.f32 	%f655, %f649;
	setp.lt.f32 	%p135, %f653, 0f3F000000;
	selp.f32 	%f656, %f655, %f654, %p135;
	cvt.rzi.s32.f32 	%r332, %f656;
	fma.rn.f32 	%f657, %f656, 0fBF000000, %f648;
	mul.f32 	%f658, %f657, %f657;
	fma.rn.f32 	%f659, %f658, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f660, %f658, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f661, %f659, %f658, 0fC0A55DF6;
	fma.rn.f32 	%f662, %f660, %f658, 0f4081E0CF;
	fma.rn.f32 	%f663, %f658, %f657, 0f00000000;
	fma.rn.f32 	%f664, %f662, %f658, 0fC09DE9E6;
	fma.rn.f32 	%f665, %f661, %f663, 0f00000000;
	fma.rn.f32 	%f666, %f664, %f658, 0f3F800000;
	fma.rn.f32 	%f667, %f657, 0f40490FDB, %f665;
	and.b32  	%r333, %r332, 1;
	setp.eq.b32 	%p136, %r333, 1;
	selp.f32 	%f668, %f666, %f667, %p136;
	selp.f32 	%f669, %f667, %f666, %p136;
	and.b32  	%r334, %r332, 2;
	setp.eq.s32 	%p137, %r334, 0;
	neg.f32 	%f670, %f668;
	selp.f32 	%f671, %f668, %f670, %p137;
	add.s32 	%r335, %r332, 1;
	and.b32  	%r336, %r335, 2;
	setp.eq.s32 	%p138, %r336, 0;
	sub.f32 	%f672, %f71, %f669;
	selp.f32 	%f673, %f669, %f672, %p138;
	cvt.rzi.f32.f32 	%f674, %f648;
	setp.eq.f32 	%p139, %f674, %f648;
	mul.f32 	%f675, %f648, 0f00000000;
	selp.f32 	%f676, %f675, %f671, %p139;
	mov.b32 	%r337, %f676;
	abs.f32 	%f677, %f648;
	setp.gt.f32 	%p140, %f677, 0f4B800000;
	add.f32 	%f678, %f676, 0f3F800000;
	selp.f32 	%f679, %f678, %f673, %p140;
	shl.b32 	%r338, %r304, 2;
	add.s32 	%r339, %r328, %r338;
	cvt.rn.f32.s32 	%f680, %r339;
	div.approx.f32 	%f681, %f680, %f103;
	add.f32 	%f682, %f681, %f681;
	mov.b32 	%r340, %f682;
	and.b32  	%r341, %r340, -2147483648;
	or.b32  	%r342, %r341, 1056964608;
	mov.b32 	%f683, %r342;
	add.f32 	%f684, %f682, %f683;
	cvt.rzi.f32.f32 	%f685, %f684;
	abs.f32 	%f686, %f682;
	setp.gt.f32 	%p141, %f686, 0f4B000000;
	selp.f32 	%f687, %f682, %f685, %p141;
	cvt.rzi.f32.f32 	%f688, %f682;
	setp.lt.f32 	%p142, %f686, 0f3F000000;
	selp.f32 	%f689, %f688, %f687, %p142;
	cvt.rzi.s32.f32 	%r343, %f689;
	fma.rn.f32 	%f690, %f689, 0fBF000000, %f681;
	mul.f32 	%f691, %f690, %f690;
	fma.rn.f32 	%f692, %f691, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f693, %f691, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f694, %f692, %f691, 0fC0A55DF6;
	fma.rn.f32 	%f695, %f693, %f691, 0f4081E0CF;
	fma.rn.f32 	%f696, %f691, %f690, 0f00000000;
	fma.rn.f32 	%f697, %f695, %f691, 0fC09DE9E6;
	fma.rn.f32 	%f698, %f694, %f696, 0f00000000;
	fma.rn.f32 	%f699, %f697, %f691, 0f3F800000;
	fma.rn.f32 	%f700, %f690, 0f40490FDB, %f698;
	and.b32  	%r344, %r343, 1;
	setp.eq.b32 	%p143, %r344, 1;
	selp.f32 	%f701, %f699, %f700, %p143;
	selp.f32 	%f702, %f700, %f699, %p143;
	and.b32  	%r345, %r343, 2;
	setp.eq.s32 	%p144, %r345, 0;
	neg.f32 	%f703, %f701;
	selp.f32 	%f704, %f701, %f703, %p144;
	add.s32 	%r346, %r343, 1;
	and.b32  	%r347, %r346, 2;
	setp.eq.s32 	%p145, %r347, 0;
	sub.f32 	%f705, %f71, %f702;
	selp.f32 	%f706, %f702, %f705, %p145;
	cvt.rzi.f32.f32 	%f707, %f681;
	setp.eq.f32 	%p146, %f707, %f681;
	mul.f32 	%f708, %f681, 0f00000000;
	selp.f32 	%f709, %f708, %f704, %p146;
	mov.b32 	%r348, %f709;
	abs.f32 	%f710, %f681;
	setp.gt.f32 	%p147, %f710, 0f4B800000;
	add.f32 	%f711, %f709, 0f3F800000;
	selp.f32 	%f712, %f711, %f706, %p147;
	mov.b32 	%r265, %f712;
	mov.b32 	%r264, %f679;
	// begin inline asm
	cvt.rn.f16x2.f32 %r263, %r265, %r264;
	// end inline asm
	xor.b32  	%r268, %r348, -2147483648;
	xor.b32  	%r267, %r337, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r266, %r268, %r267;
	// end inline asm
	bfe.u32 	%r349, %r1, 3, 1;
	setp.eq.s32 	%p148, %r349, %r56;
	mul.lo.s32 	%r350, %r327, %r303;
	cvt.rn.f32.s32 	%f713, %r350;
	mov.f32 	%f714, 0f40800000;
	div.approx.f32 	%f715, %f713, %f714;
	add.f32 	%f716, %f715, %f715;
	mov.b32 	%r351, %f716;
	and.b32  	%r352, %r351, -2147483648;
	or.b32  	%r353, %r352, 1056964608;
	mov.b32 	%f717, %r353;
	add.f32 	%f718, %f716, %f717;
	cvt.rzi.f32.f32 	%f719, %f718;
	abs.f32 	%f720, %f716;
	setp.gt.f32 	%p149, %f720, 0f4B000000;
	selp.f32 	%f721, %f716, %f719, %p149;
	cvt.rzi.f32.f32 	%f722, %f716;
	setp.lt.f32 	%p150, %f720, 0f3F000000;
	selp.f32 	%f723, %f722, %f721, %p150;
	cvt.rzi.s32.f32 	%r354, %f723;
	fma.rn.f32 	%f724, %f723, 0fBF000000, %f715;
	mul.f32 	%f725, %f724, %f724;
	fma.rn.f32 	%f726, %f725, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f727, %f725, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f728, %f726, %f725, 0fC0A55DF6;
	fma.rn.f32 	%f729, %f727, %f725, 0f4081E0CF;
	fma.rn.f32 	%f730, %f725, %f724, 0f00000000;
	fma.rn.f32 	%f731, %f729, %f725, 0fC09DE9E6;
	fma.rn.f32 	%f732, %f728, %f730, 0f00000000;
	fma.rn.f32 	%f733, %f731, %f725, 0f3F800000;
	fma.rn.f32 	%f734, %f724, 0f40490FDB, %f732;
	and.b32  	%r355, %r354, 1;
	setp.eq.b32 	%p151, %r355, 1;
	selp.f32 	%f735, %f733, %f734, %p151;
	selp.f32 	%f736, %f734, %f733, %p151;
	and.b32  	%r356, %r354, 2;
	setp.eq.s32 	%p152, %r356, 0;
	neg.f32 	%f737, %f735;
	selp.f32 	%f738, %f735, %f737, %p152;
	add.s32 	%r357, %r354, 1;
	and.b32  	%r358, %r357, 2;
	setp.eq.s32 	%p153, %r358, 0;
	sub.f32 	%f739, %f71, %f736;
	selp.f32 	%f740, %f736, %f739, %p153;
	cvt.rzi.f32.f32 	%f741, %f715;
	setp.eq.f32 	%p154, %f741, %f715;
	mul.f32 	%f742, %f715, 0f00000000;
	selp.f32 	%f743, %f742, %f738, %p154;
	abs.f32 	%f744, %f715;
	setp.gt.f32 	%p155, %f744, 0f4B800000;
	add.f32 	%f745, %f743, 0f3F800000;
	selp.f32 	%f746, %f745, %f740, %p155;
	selp.f32 	%f747, 0f3F800000, 0f00000000, %p148;
	mul.f32 	%f748, %f746, %f747;
	neg.f32 	%f749, %f747;
	mul.f32 	%f750, %f743, %f749;
	shl.b32 	%r359, %r57, 2;
	add.s32 	%r360, %r350, %r359;
	and.b32  	%r361, %r360, 6;
	cvt.rn.f32.s32 	%f751, %r361;
	div.approx.f32 	%f752, %f751, %f714;
	add.f32 	%f753, %f752, %f752;
	mov.b32 	%r362, %f753;
	and.b32  	%r363, %r362, -2147483648;
	or.b32  	%r364, %r363, 1056964608;
	mov.b32 	%f754, %r364;
	add.f32 	%f755, %f753, %f754;
	cvt.rzi.f32.f32 	%f756, %f755;
	abs.f32 	%f757, %f753;
	setp.gt.f32 	%p156, %f757, 0f4B000000;
	selp.f32 	%f758, %f753, %f756, %p156;
	cvt.rzi.f32.f32 	%f759, %f753;
	setp.lt.f32 	%p157, %f757, 0f3F000000;
	selp.f32 	%f760, %f759, %f758, %p157;
	cvt.rzi.s32.f32 	%r365, %f760;
	fma.rn.f32 	%f761, %f760, 0fBF000000, %f752;
	mul.f32 	%f762, %f761, %f761;
	fma.rn.f32 	%f763, %f762, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f764, %f762, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f765, %f763, %f762, 0fC0A55DF6;
	fma.rn.f32 	%f766, %f764, %f762, 0f4081E0CF;
	fma.rn.f32 	%f767, %f762, %f761, 0f00000000;
	fma.rn.f32 	%f768, %f766, %f762, 0fC09DE9E6;
	fma.rn.f32 	%f769, %f765, %f767, 0f00000000;
	fma.rn.f32 	%f770, %f768, %f762, 0f3F800000;
	fma.rn.f32 	%f771, %f761, 0f40490FDB, %f769;
	and.b32  	%r366, %r365, 1;
	setp.eq.b32 	%p158, %r366, 1;
	selp.f32 	%f772, %f770, %f771, %p158;
	selp.f32 	%f773, %f771, %f770, %p158;
	and.b32  	%r367, %r365, 2;
	setp.eq.s32 	%p159, %r367, 0;
	neg.f32 	%f774, %f772;
	selp.f32 	%f775, %f772, %f774, %p159;
	add.s32 	%r368, %r365, 1;
	and.b32  	%r369, %r368, 2;
	setp.eq.s32 	%p160, %r369, 0;
	sub.f32 	%f776, %f71, %f773;
	selp.f32 	%f777, %f773, %f776, %p160;
	cvt.rzi.f32.f32 	%f778, %f752;
	setp.eq.f32 	%p161, %f778, %f752;
	mul.f32 	%f779, %f752, 0f00000000;
	selp.f32 	%f780, %f779, %f775, %p161;
	abs.f32 	%f781, %f752;
	setp.gt.f32 	%p162, %f781, 0f4B800000;
	add.f32 	%f782, %f780, 0f3F800000;
	selp.f32 	%f783, %f782, %f777, %p162;
	mul.f32 	%f784, %f783, %f747;
	mul.f32 	%f785, %f780, %f749;
	mov.b32 	%r270, %f748;
	mov.b32 	%r271, %f784;
	// begin inline asm
	cvt.rn.f16x2.f32 %r269, %r271, %r270;
	// end inline asm
	mov.b32 	%r276, %f750;
	xor.b32  	%r273, %r276, -2147483648;
	mov.b32 	%r277, %f785;
	xor.b32  	%r274, %r277, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r272, %r274, %r273;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r275, %r277, %r276;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r278, %r271, %r270;
	// end inline asm
	and.b32  	%r371, %r46, 16;
	shl.b32 	%r372, %r2, 2;
	and.b32  	%r22, %r372, 32;
	or.b32  	%r23, %r371, %r22;
	and.b32  	%r24, %r2, 7;
	and.b32  	%r25, %r54, 8;
	and.b32  	%r26, %r50, 12;
	and.b32  	%r27, %r50, 16;
	add.s32 	%r373, %r4, %r98;
	shl.b32 	%r374, %r373, 5;
	and.b32  	%r375, %r50, 28;
	or.b32  	%r28, %r375, %r374;
	and.b32  	%r29, %r1, 8;
	shl.b32 	%r376, %r1, 4;
	or.b32  	%r377, %r376, %r29;
	shr.u32 	%r378, %r377, 2;
	and.b32  	%r379, %r378, 14;
	or.b32  	%r380, %r379, %r27;
	shr.u32 	%r381, %r2, 1;
	and.b32  	%r382, %r3, 32;
	and.b32  	%r30, %r54, 2;
	or.b32  	%r383, %r382, %r381;
	or.b32  	%r384, %r383, %r371;
	or.b32  	%r385, %r49, %r52;
	or.b32  	%r386, %r385, %r47;
	or.b32  	%r387, %r386, %r48;
	or.b32  	%r388, %r387, %r51;
	bfe.u32 	%r389, %r388, 1, 4;
	mul.lo.s32 	%r390, %r389, 65;
	add.s32 	%r391, %r390, %r384;
	or.b32  	%r392, %r384, 8;
	add.s32 	%r393, %r390, %r392;
	shl.b32 	%r394, %r2, 1;
	and.b32  	%r395, %r394, 14;
	shl.b32 	%r396, %r96, 16;
	add.s32 	%r397, %r396, -196608;
	and.b32  	%r398, %r372, 28;
	and.b32  	%r399, %r52, 2016;
	or.b32  	%r400, %r398, %r11;
	or.b32  	%r401, %r400, %r399;
	shl.b32 	%r31, %r401, 5;
	cvt.s64.s32 	%rd6, %r397;
	shr.u32 	%r402, %r2, 3;
	or.b32  	%r403, %r402, 2;
	or.b32  	%r404, %r402, 4;
	or.b32  	%r405, %r402, 6;
	bfe.s32 	%r406, %r2, 1, 1;
	and.b32  	%r407, %r406, 260;
	bfe.s32 	%r408, %r2, 2, 1;
	and.b32  	%r409, %r408, 130;
	mul.lo.s32 	%r410, %r402, 1057;
	and.b32  	%r411, %r2, 1;
	neg.s32 	%r412, %r411;
	and.b32  	%r413, %r412, 520;
	add.s32 	%r414, %r380, %r413;
	add.s32 	%r415, %r414, %r407;
	add.s32 	%r416, %r415, %r409;
	mad.lo.s32 	%r417, %r58, 65, %r416;
	add.s32 	%r418, %r417, %r410;
	mul.wide.u32 	%rd47, %r418, 4;
	mov.u64 	%rd48, shmem;
	add.s64 	%rd7, %rd48, %rd47;
	add.s32 	%r419, %r417, 32;
	add.s32 	%r420, %r419, %r410;
	mul.wide.u32 	%rd49, %r420, 4;
	add.s64 	%rd8, %rd48, %rd49;
	add.s32 	%r421, %r417, 1;
	add.s32 	%r422, %r421, %r410;
	mul.wide.u32 	%rd50, %r422, 4;
	add.s64 	%rd9, %rd48, %rd50;
	add.s32 	%r423, %r417, 33;
	add.s32 	%r424, %r423, %r410;
	mul.wide.u32 	%rd51, %r424, 4;
	add.s64 	%rd10, %rd48, %rd51;
	mul.lo.s32 	%r425, %r403, 1057;
	add.s32 	%r426, %r417, %r425;
	mul.wide.u32 	%rd52, %r426, 4;
	add.s64 	%rd11, %rd48, %rd52;
	add.s32 	%r427, %r419, %r425;
	mul.wide.u32 	%rd53, %r427, 4;
	add.s64 	%rd12, %rd48, %rd53;
	add.s32 	%r428, %r421, %r425;
	mul.wide.u32 	%rd54, %r428, 4;
	add.s64 	%rd13, %rd48, %rd54;
	add.s32 	%r429, %r423, %r425;
	mul.wide.u32 	%rd55, %r429, 4;
	add.s64 	%rd14, %rd48, %rd55;
	mul.lo.s32 	%r430, %r404, 1057;
	add.s32 	%r431, %r417, %r430;
	mul.wide.u32 	%rd56, %r431, 4;
	add.s64 	%rd15, %rd48, %rd56;
	add.s32 	%r432, %r419, %r430;
	mul.wide.u32 	%rd57, %r432, 4;
	add.s64 	%rd16, %rd48, %rd57;
	add.s32 	%r433, %r421, %r430;
	mul.wide.u32 	%rd58, %r433, 4;
	add.s64 	%rd17, %rd48, %rd58;
	add.s32 	%r434, %r423, %r430;
	mul.wide.u32 	%rd59, %r434, 4;
	add.s64 	%rd18, %rd48, %rd59;
	mul.lo.s32 	%r435, %r405, 1057;
	add.s32 	%r436, %r417, %r435;
	mul.wide.u32 	%rd60, %r436, 4;
	add.s64 	%rd19, %rd48, %rd60;
	add.s32 	%r437, %r419, %r435;
	mul.wide.u32 	%rd61, %r437, 4;
	add.s64 	%rd20, %rd48, %rd61;
	add.s32 	%r438, %r421, %r435;
	mul.wide.u32 	%rd62, %r438, 4;
	add.s64 	%rd21, %rd48, %rd62;
	add.s32 	%r439, %r423, %r435;
	mul.wide.u32 	%rd63, %r439, 4;
	add.s64 	%rd22, %rd48, %rd63;
	setp.eq.s32 	%p164, %r56, 0;
	selp.b32 	%r32, 0, 130, %p164;
	setp.eq.s32 	%p165, %r48, 0;
	selp.b32 	%r33, 0, 65, %p165;
	mul.lo.s32 	%r440, %r58, 520;
	add.s32 	%r34, %r384, %r440;
	add.s32 	%r35, %r392, %r440;
	or.b32  	%r441, %r395, %r58;
	mul.lo.s32 	%r442, %r441, 65;
	add.s32 	%r443, %r380, %r442;
	add.s32 	%r444, %r443, %r410;
	mul.wide.u32 	%rd64, %r444, 4;
	add.s64 	%rd23, %rd48, %rd64;
	cvt.u64.u32 	%rd65, %r410;
	cvt.u64.u32 	%rd66, %r380;
	cvt.u64.u32 	%rd67, %r442;
	add.s64 	%rd68, %rd67, %rd66;
	add.s64 	%rd69, %rd68, %rd65;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd24, %rd48, %rd70;
	add.s32 	%r445, %r443, %r425;
	mul.wide.u32 	%rd71, %r445, 4;
	add.s64 	%rd25, %rd48, %rd71;
	cvt.u64.u32 	%rd72, %r425;
	add.s64 	%rd73, %rd68, %rd72;
	shl.b64 	%rd74, %rd73, 2;
	add.s64 	%rd26, %rd48, %rd74;
	add.s32 	%r446, %r443, %r430;
	mul.wide.u32 	%rd75, %r446, 4;
	add.s64 	%rd27, %rd48, %rd75;
	cvt.u64.u32 	%rd76, %r430;
	add.s64 	%rd77, %rd68, %rd76;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd28, %rd48, %rd78;
	add.s32 	%r447, %r443, %r435;
	mul.wide.u32 	%rd79, %r447, 4;
	add.s64 	%rd29, %rd48, %rd79;
	cvt.u64.u32 	%rd80, %r435;
	add.s64 	%rd81, %rd68, %rd80;
	shl.b64 	%rd82, %rd81, 2;
	add.s64 	%rd30, %rd48, %rd82;
	mul.wide.u32 	%rd83, %r393, 4;
	add.s64 	%rd31, %rd48, %rd83;
	mul.wide.u32 	%rd84, %r391, 4;
	add.s64 	%rd32, %rd48, %rd84;
	mov.u16 	%rs104, 25600;
	mov.u16 	%rs106, 21504;
	mov.u16 	%rs114, 18432;
	mov.u16 	%rs128, -14592;
	mov.u32 	%r1612, %r1610;
	mov.u32 	%r1613, %r1610;
	mov.u32 	%r1614, %r1610;
	mov.u32 	%r1615, %r1610;
	mov.u32 	%r1622, %r1610;
	mov.u32 	%r1623, %r1610;
	mov.u32 	%r42, %r1610;
	bra.uni 	$L__BB0_31;
$L__BB0_37:                             // %pass9173
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r1601, %r1611, %r31;
	or.b32  	%r1602, %r1601, %r26;
	or.b32  	%r1603, %r1602, %r27;
	or.b32  	%r1604, %r1603, 262144;
	cvt.s64.s32 	%rd122, %r1604;
	add.s64 	%rd123, %rd122, %rd6;
	shr.u64 	%rd124, %rd123, 38;
	add.s64 	%rd125, %rd123, %rd124;
	shr.s64 	%rd126, %rd125, 26;
	setp.lt.s64 	%p190, %rd123, 0;
	and.b64  	%rd127, %rd125, -67108864;
	setp.ne.s64 	%p191, %rd127, %rd123;
	and.pred  	%p192, %p190, %p191;
	selp.u64 	%rd128, 1, 0, %p192;
	sub.s64 	%rd129, %rd128, %rd126;
	shl.b64 	%rd130, %rd129, 26;
	add.s64 	%rd131, %rd130, %rd123;
	shl.b64 	%rd132, %rd131, 2;
	add.s64 	%rd133, %rd3, %rd132;
	st.global.v4.u32 	[%rd133], {%r85, %r87, %r86, %r88};
	or.b32  	%r1605, %r1603, 393216;
	cvt.s64.s32 	%rd134, %r1605;
	add.s64 	%rd135, %rd134, %rd6;
	shr.u64 	%rd136, %rd135, 38;
	add.s64 	%rd137, %rd135, %rd136;
	shr.s64 	%rd138, %rd137, 26;
	setp.lt.s64 	%p193, %rd135, 0;
	and.b64  	%rd139, %rd137, -67108864;
	setp.ne.s64 	%p194, %rd139, %rd135;
	and.pred  	%p195, %p193, %p194;
	selp.u64 	%rd140, 1, 0, %p195;
	sub.s64 	%rd141, %rd140, %rd138;
	shl.b64 	%rd142, %rd141, 26;
	add.s64 	%rd143, %rd142, %rd135;
	shl.b64 	%rd144, %rd143, 2;
	add.s64 	%rd145, %rd3, %rd144;
	st.global.v4.u32 	[%rd145], {%r89, %r91, %r90, %r92};
	setp.ne.s32 	%p196, %r42, 32512;
	add.s32 	%r42, %r42, 256;
	add.s32 	%r1606, %r42, %r94;
	setp.lt.s32 	%p197, %r1606, %r95;
	and.pred  	%p198, %p196, %p197;
	@%p198 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_38;
$L__BB0_31:                             // %L1488
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_32 Depth 2
	setp.eq.s32 	%p166, %r29, 0;
	or.b32  	%r513, %r42, %r23;
	or.b32  	%r514, %r513, %r24;
	or.b32  	%r515, %r514, %r25;
	add.s32 	%r516, %r515, %r94;
	mad.lo.s32 	%r517, %r516, 12288, %r28;
	mul.hi.s32 	%r518, %r517, 715827883;
	shr.u32 	%r519, %r518, 31;
	shr.s32 	%r520, %r518, 26;
	add.s32 	%r521, %r520, %r519;
	setp.lt.s32 	%p167, %r517, 0;
	mul.lo.s32 	%r522, %r521, 402653184;
	setp.ne.s32 	%p168, %r522, %r517;
	and.pred  	%p169, %p167, %p168;
	selp.s32 	%r523, -1, 0, %p169;
	add.s32 	%r524, %r521, %r523;
	mad.lo.s32 	%r525, %r524, -402653184, %r517;
	mul.wide.s32 	%rd85, %r525, 4;
	add.s64 	%rd86, %rd2, %rd85;
	ld.global.v4.u32 	{%r526, %r527, %r528, %r529}, [%rd86];
	or.b32  	%r530, %r515, 64;
	add.s32 	%r531, %r530, %r94;
	mad.lo.s32 	%r532, %r531, 12288, %r28;
	mul.hi.s32 	%r533, %r532, 715827883;
	shr.u32 	%r534, %r533, 31;
	shr.s32 	%r535, %r533, 26;
	add.s32 	%r536, %r535, %r534;
	setp.lt.s32 	%p170, %r532, 0;
	mul.lo.s32 	%r537, %r536, 402653184;
	setp.ne.s32 	%p171, %r537, %r532;
	and.pred  	%p172, %p170, %p171;
	selp.s32 	%r538, -1, 0, %p172;
	add.s32 	%r539, %r536, %r538;
	mad.lo.s32 	%r540, %r539, -402653184, %r532;
	mul.wide.s32 	%rd87, %r540, 4;
	add.s64 	%rd88, %rd2, %rd87;
	ld.global.v4.u32 	{%r541, %r542, %r543, %r544}, [%rd88];
	or.b32  	%r545, %r515, 128;
	add.s32 	%r546, %r545, %r94;
	mad.lo.s32 	%r547, %r546, 12288, %r28;
	mul.hi.s32 	%r548, %r547, 715827883;
	shr.u32 	%r549, %r548, 31;
	shr.s32 	%r550, %r548, 26;
	add.s32 	%r551, %r550, %r549;
	setp.lt.s32 	%p173, %r547, 0;
	mul.lo.s32 	%r552, %r551, 402653184;
	setp.ne.s32 	%p174, %r552, %r547;
	and.pred  	%p175, %p173, %p174;
	selp.s32 	%r553, -1, 0, %p175;
	add.s32 	%r554, %r551, %r553;
	mad.lo.s32 	%r555, %r554, -402653184, %r547;
	mul.wide.s32 	%rd89, %r555, 4;
	add.s64 	%rd90, %rd2, %rd89;
	ld.global.v4.u32 	{%r556, %r557, %r558, %r559}, [%rd90];
	or.b32  	%r560, %r515, 192;
	add.s32 	%r561, %r560, %r94;
	mad.lo.s32 	%r562, %r561, 12288, %r28;
	mul.hi.s32 	%r563, %r562, 715827883;
	shr.u32 	%r564, %r563, 31;
	shr.s32 	%r565, %r563, 26;
	add.s32 	%r566, %r565, %r564;
	setp.lt.s32 	%p176, %r562, 0;
	mul.lo.s32 	%r567, %r566, 402653184;
	setp.ne.s32 	%p177, %r567, %r562;
	and.pred  	%p178, %p176, %p177;
	selp.s32 	%r568, -1, 0, %p178;
	add.s32 	%r569, %r566, %r568;
	mad.lo.s32 	%r570, %r569, -402653184, %r562;
	mul.wide.s32 	%rd91, %r570, 4;
	add.s64 	%rd92, %rd2, %rd91;
	ld.global.v4.u32 	{%r571, %r572, %r573, %r574}, [%rd92];
	selp.b32 	%r575, %r528, %r526, %p166;
	shfl.sync.bfly.b32	%r576, %r575, 8, 31, -1;
	selp.b32 	%r449, %r526, %r576, %p166;
	selp.b32 	%r450, %r576, %r528, %p166;
	selp.b32 	%r577, %r529, %r527, %p166;
	shfl.sync.bfly.b32	%r578, %r577, 8, 31, -1;
	selp.b32 	%r457, %r527, %r578, %p166;
	selp.b32 	%r458, %r578, %r529, %p166;
	selp.b32 	%r579, %r543, %r541, %p166;
	shfl.sync.bfly.b32	%r580, %r579, 8, 31, -1;
	selp.b32 	%r465, %r541, %r580, %p166;
	selp.b32 	%r466, %r580, %r543, %p166;
	selp.b32 	%r581, %r544, %r542, %p166;
	shfl.sync.bfly.b32	%r582, %r581, 8, 31, -1;
	selp.b32 	%r473, %r542, %r582, %p166;
	selp.b32 	%r474, %r582, %r544, %p166;
	selp.b32 	%r583, %r558, %r556, %p166;
	shfl.sync.bfly.b32	%r584, %r583, 8, 31, -1;
	selp.b32 	%r481, %r556, %r584, %p166;
	selp.b32 	%r482, %r584, %r558, %p166;
	selp.b32 	%r585, %r559, %r557, %p166;
	shfl.sync.bfly.b32	%r586, %r585, 8, 31, -1;
	selp.b32 	%r489, %r557, %r586, %p166;
	selp.b32 	%r490, %r586, %r559, %p166;
	selp.b32 	%r587, %r573, %r571, %p166;
	shfl.sync.bfly.b32	%r588, %r587, 8, 31, -1;
	selp.b32 	%r497, %r571, %r588, %p166;
	selp.b32 	%r498, %r588, %r573, %p166;
	selp.b32 	%r589, %r574, %r572, %p166;
	shfl.sync.bfly.b32	%r590, %r589, 8, 31, -1;
	selp.b32 	%r505, %r572, %r590, %p166;
	selp.b32 	%r506, %r590, %r574, %p166;
	mov.u32 	%r507, 21520;
	// begin inline asm
	prmt.b32 %r448, %r449, %r450, %r507;
	// end inline asm
	mov.u32 	%r511, 30258;
	// begin inline asm
	prmt.b32 %r452, %r449, %r450, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r456, %r457, %r458, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r460, %r457, %r458, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r464, %r465, %r466, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r468, %r465, %r466, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r472, %r473, %r474, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r476, %r473, %r474, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r480, %r481, %r482, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r484, %r481, %r482, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r488, %r489, %r490, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r492, %r489, %r490, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r496, %r497, %r498, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r500, %r497, %r498, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r504, %r505, %r506, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r508, %r505, %r506, %r511;
	// end inline asm
	or.b32  	%r43, %r42, %r22;
	st.shared.u32 	[%rd7], %r448;
	st.shared.u32 	[%rd8], %r452;
	st.shared.u32 	[%rd9], %r456;
	st.shared.u32 	[%rd10], %r460;
	st.shared.u32 	[%rd11], %r464;
	st.shared.u32 	[%rd12], %r468;
	st.shared.u32 	[%rd13], %r472;
	st.shared.u32 	[%rd14], %r476;
	st.shared.u32 	[%rd15], %r480;
	st.shared.u32 	[%rd16], %r484;
	st.shared.u32 	[%rd17], %r488;
	st.shared.u32 	[%rd18], %r492;
	st.shared.u32 	[%rd19], %r496;
	st.shared.u32 	[%rd20], %r500;
	st.shared.u32 	[%rd21], %r504;
	st.shared.u32 	[%rd22], %r508;
	bar.sync 	0;
	or.b32  	%r44, %r42, %r30;
	shr.u32 	%r1619, %r44, 5;
	mov.u64 	%rd150, %rd32;
	mov.u64 	%rd151, %rd31;
	mov.u32 	%r1620, %r1615;
	mov.u32 	%r1621, %r1614;
	mov.u32 	%r1624, %r1610;
	mov.u32 	%r1625, %r1613;
	mov.u32 	%r1626, %r1612;
$L__BB0_32:                             // %pass5758
                                        //   Parent Loop BB0_31 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1615, %r1623;
	mov.u32 	%r1614, %r1622;
	mov.u32 	%r1612, %r1621;
	mov.u32 	%r1613, %r1620;
	add.s32 	%r1497, %r44, %r1624;
	bfe.s32 	%r1498, %r1497, 1, 1;
	and.b32  	%r1499, %r1498, 260;
	and.b32  	%r1500, %r1619, 7;
	mul.lo.s32 	%r1501, %r1500, 1057;
	add.s32 	%r1502, %r34, %r1499;
	add.s32 	%r1503, %r1502, %r32;
	add.s32 	%r1504, %r1503, %r33;
	add.s32 	%r1505, %r1504, %r1501;
	mul.wide.u32 	%rd93, %r1505, 4;
	add.s64 	%rd95, %rd48, %rd93;
	ld.shared.u32 	%r1622, [%rd95];
	// begin inline asm
	mov.b32 %r596, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r607, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r595, %r1622, -2004318072;
	mov.u32 	%r594, 983055;
	// begin inline asm
	lop3.b32 %r593, %r594, %r595, %r596, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r597, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r598, %r596, %r597;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r601, %r593, %r598;
	// end inline asm
	mov.u32 	%r605, 15728880;
	// begin inline asm
	lop3.b32 %r604, %r605, %r595, %r607, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r608, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r609, %r607, %r608;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r612, %r604, %r609;
	// end inline asm
	shr.u32 	%r617, %r595, 8;
	// begin inline asm
	lop3.b32 %r615, %r594, %r617, %r596, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r619, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r620, %r596, %r619;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r623, %r615, %r620;
	// end inline asm
	// begin inline asm
	lop3.b32 %r626, %r605, %r617, %r607, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r630, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r631, %r607, %r630;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r634, %r626, %r631;
	// end inline asm
	// begin inline asm
	mov.b32 %r642, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r653, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r641, %r1626, -2004318072;
	// begin inline asm
	lop3.b32 %r639, %r594, %r641, %r642, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r643, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r644, %r642, %r643;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r647, %r639, %r644;
	// end inline asm
	// begin inline asm
	lop3.b32 %r650, %r605, %r641, %r653, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r654, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r655, %r653, %r654;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r658, %r650, %r655;
	// end inline asm
	shr.u32 	%r663, %r641, 8;
	// begin inline asm
	lop3.b32 %r661, %r594, %r663, %r642, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r665, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r666, %r642, %r665;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r669, %r661, %r666;
	// end inline asm
	// begin inline asm
	lop3.b32 %r672, %r605, %r663, %r653, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r676, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r677, %r653, %r676;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r680, %r672, %r677;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r685, %r149, %r647, %r1610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r691, %r149, %r658, %r1610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r697, %r149, %r669, %r1610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r703, %r149, %r680, %r1610;
	// end inline asm
	// begin inline asm
	mov.b32 %r712, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r723, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r711, %r1612, -2004318072;
	// begin inline asm
	lop3.b32 %r709, %r594, %r711, %r712, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r713, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r714, %r712, %r713;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r717, %r709, %r714;
	// end inline asm
	// begin inline asm
	lop3.b32 %r720, %r605, %r711, %r723, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r724, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r725, %r723, %r724;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r728, %r720, %r725;
	// end inline asm
	shr.u32 	%r733, %r711, 8;
	// begin inline asm
	lop3.b32 %r731, %r594, %r733, %r712, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r735, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r736, %r712, %r735;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r739, %r731, %r736;
	// end inline asm
	// begin inline asm
	lop3.b32 %r742, %r605, %r733, %r723, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r746, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r747, %r723, %r746;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r750, %r742, %r747;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r753, %r180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r755, %r753, %r717, %r685;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r759, %r180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r761, %r759, %r728, %r691;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r765, %r180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r767, %r765, %r739, %r697;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r771, %r180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r773, %r771, %r750, %r703;
	// end inline asm
	// begin inline asm
	mov.b32 %r782, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r793, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r781, %r1614, -2004318072;
	// begin inline asm
	lop3.b32 %r779, %r594, %r781, %r782, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r783, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r784, %r782, %r783;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r787, %r779, %r784;
	// end inline asm
	// begin inline asm
	lop3.b32 %r790, %r605, %r781, %r793, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r794, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r795, %r793, %r794;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r798, %r790, %r795;
	// end inline asm
	shr.u32 	%r803, %r781, 8;
	// begin inline asm
	lop3.b32 %r801, %r594, %r803, %r782, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r805, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r806, %r782, %r805;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r809, %r801, %r806;
	// end inline asm
	// begin inline asm
	lop3.b32 %r812, %r605, %r803, %r793, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r816, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r817, %r793, %r816;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r820, %r812, %r817;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r825, %r211, %r787, %r755;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r831, %r211, %r798, %r761;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r837, %r211, %r809, %r767;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r843, %r211, %r820, %r773;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r847, %r242;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r878, %r847, %r601, %r825;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r853, %r242;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r875, %r853, %r612, %r831;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r859, %r242;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r887, %r859, %r623, %r837;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r865, %r242;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r884, %r865, %r634, %r843;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r871, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r873, %r871, %r875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r876, %r245, %r878, %r873;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r880, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r882, %r880, %r884;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r885, %r245, %r887, %r882;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r889, %r248, %r878;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r892, %r245, %r875, %r889;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r896, %r248, %r887;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r899, %r245, %r884, %r896;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r930, %r927}, {%r251, %r257, %r254, %r260}, {%r876, %r892}, {%r1610, %r1610};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r939, %r936}, {%r251, %r257, %r254, %r260}, {%r885, %r899}, {%r1610, %r1610};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r923, %r266;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r925, %r923, %r927;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r928, %r263, %r930, %r925;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r932, %r266;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r934, %r932, %r936;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r937, %r263, %r939, %r934;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r941, %r266, %r930;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r944, %r263, %r927, %r941;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r948, %r266, %r939;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r951, %r263, %r936, %r948;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r955, %r956}, {%r269, %r275, %r272, %r278}, {%r928, %r944}, {%r1610, %r1610};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r965, %r966}, {%r269, %r275, %r272, %r278}, {%r937, %r951}, {%r1610, %r1610};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r975, %r53, %r955;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r978, %r53, %r956;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r981, %r53, %r965;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r984, %r53, %r966;
	// end inline asm
	// begin inline asm
	mov.b32 %r987, {%rs128, %rs128};
	// end inline asm
	mov.u16 	%rs51, 18176;
	// begin inline asm
	mov.b32 %r988, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r989, %r975, %r987;
	// end inline asm
	// begin inline asm
	min.f16x2 %r992, %r989, %r988;
	// end inline asm
	// begin inline asm
	mov.b32 %r995, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r996, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r997, %r978, %r995;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1000, %r997, %r996;
	// end inline asm
	// begin inline asm
	mov.b32 %r1003, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r1004, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1005, %r981, %r1003;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1008, %r1005, %r1004;
	// end inline asm
	// begin inline asm
	mov.b32 %r1011, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r1012, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1013, %r984, %r1011;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1016, %r1013, %r1012;
	// end inline asm
	mov.u16 	%rs65, 26112;
	// begin inline asm
	mov.b32 %r1022, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1020, %r992, %r1022;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1023, %r1000, %r1022;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1026, %r1008, %r1022;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1029, %r1016, %r1022;
	// end inline asm
	mov.u32 	%r1035, 25152;
	// begin inline asm
	prmt.b32 %r1032, %r1020, %r1026, %r1035;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1036, %r1023, %r1029, %r1035;
	// end inline asm
	shl.b32 	%r1043, %r1036, 4;
	mov.u32 	%r1041, 252645135;
	// begin inline asm
	lop3.b32 %r1040, %r1041, %r1032, %r1043, 202;
	// end inline asm
	st.shared.u32 	[%rd150], %r1040;
	add.s32 	%r1506, %r35, %r1499;
	add.s32 	%r1507, %r1506, %r32;
	add.s32 	%r1508, %r1507, %r33;
	add.s32 	%r1509, %r1508, %r1501;
	mul.wide.u32 	%rd96, %r1509, 4;
	add.s64 	%rd97, %rd48, %rd96;
	ld.shared.u32 	%r1623, [%rd97];
	// begin inline asm
	mov.b32 %r1049, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r1060, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r1048, %r1623, -2004318072;
	// begin inline asm
	lop3.b32 %r1046, %r594, %r1048, %r1049, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1050, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1051, %r1049, %r1050;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1054, %r1046, %r1051;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1057, %r605, %r1048, %r1060, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1061, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1062, %r1060, %r1061;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1065, %r1057, %r1062;
	// end inline asm
	shr.u32 	%r1070, %r1048, 8;
	// begin inline asm
	lop3.b32 %r1068, %r594, %r1070, %r1049, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1072, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1073, %r1049, %r1072;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1076, %r1068, %r1073;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1079, %r605, %r1070, %r1060, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1083, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1084, %r1060, %r1083;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1087, %r1079, %r1084;
	// end inline asm
	// begin inline asm
	mov.b32 %r1095, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r1106, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r1094, %r1625, -2004318072;
	// begin inline asm
	lop3.b32 %r1092, %r594, %r1094, %r1095, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1096, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1097, %r1095, %r1096;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1100, %r1092, %r1097;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1103, %r605, %r1094, %r1106, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1107, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1108, %r1106, %r1107;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1111, %r1103, %r1108;
	// end inline asm
	shr.u32 	%r1116, %r1094, 8;
	// begin inline asm
	lop3.b32 %r1114, %r594, %r1116, %r1095, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1118, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1119, %r1095, %r1118;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1122, %r1114, %r1119;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1125, %r605, %r1116, %r1106, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1129, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1130, %r1106, %r1129;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1133, %r1125, %r1130;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1138, %r149, %r1100, %r1610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1144, %r149, %r1111, %r1610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1150, %r149, %r1122, %r1610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1156, %r149, %r1133, %r1610;
	// end inline asm
	// begin inline asm
	mov.b32 %r1165, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r1176, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r1164, %r1613, -2004318072;
	// begin inline asm
	lop3.b32 %r1162, %r594, %r1164, %r1165, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1166, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1167, %r1165, %r1166;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1170, %r1162, %r1167;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1173, %r605, %r1164, %r1176, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1177, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1178, %r1176, %r1177;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1181, %r1173, %r1178;
	// end inline asm
	shr.u32 	%r1186, %r1164, 8;
	// begin inline asm
	lop3.b32 %r1184, %r594, %r1186, %r1165, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1188, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1189, %r1165, %r1188;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1192, %r1184, %r1189;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1195, %r605, %r1186, %r1176, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1199, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1200, %r1176, %r1199;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1203, %r1195, %r1200;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1206, %r180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1208, %r1206, %r1170, %r1138;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1212, %r180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1214, %r1212, %r1181, %r1144;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1218, %r180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1220, %r1218, %r1192, %r1150;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1224, %r180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1226, %r1224, %r1203, %r1156;
	// end inline asm
	// begin inline asm
	mov.b32 %r1235, {%rs104, %rs104};
	// end inline asm
	// begin inline asm
	mov.b32 %r1246, {%rs106, %rs106};
	// end inline asm
	xor.b32  	%r1234, %r1615, -2004318072;
	// begin inline asm
	lop3.b32 %r1232, %r594, %r1234, %r1235, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1236, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1237, %r1235, %r1236;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1240, %r1232, %r1237;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1243, %r605, %r1234, %r1246, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1247, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1248, %r1246, %r1247;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1251, %r1243, %r1248;
	// end inline asm
	shr.u32 	%r1256, %r1234, 8;
	// begin inline asm
	lop3.b32 %r1254, %r594, %r1256, %r1235, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1258, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1259, %r1235, %r1258;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1262, %r1254, %r1259;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1265, %r605, %r1256, %r1246, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1269, {%rs114, %rs114};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1270, %r1246, %r1269;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1273, %r1265, %r1270;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1278, %r211, %r1240, %r1208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1284, %r211, %r1251, %r1214;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1290, %r211, %r1262, %r1220;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1296, %r211, %r1273, %r1226;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1300, %r242;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1331, %r1300, %r1054, %r1278;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1306, %r242;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1328, %r1306, %r1065, %r1284;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1312, %r242;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1340, %r1312, %r1076, %r1290;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1318, %r242;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1337, %r1318, %r1087, %r1296;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1324, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1326, %r1324, %r1328;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1329, %r245, %r1331, %r1326;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1333, %r248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1335, %r1333, %r1337;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1338, %r245, %r1340, %r1335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1342, %r248, %r1331;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1345, %r245, %r1328, %r1342;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1349, %r248, %r1340;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1352, %r245, %r1337, %r1349;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1383, %r1380}, {%r251, %r257, %r254, %r260}, {%r1329, %r1345}, {%r1610, %r1610};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1392, %r1389}, {%r251, %r257, %r254, %r260}, {%r1338, %r1352}, {%r1610, %r1610};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1376, %r266;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1378, %r1376, %r1380;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1381, %r263, %r1383, %r1378;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1385, %r266;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1387, %r1385, %r1389;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1390, %r263, %r1392, %r1387;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1394, %r266, %r1383;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1397, %r263, %r1380, %r1394;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1401, %r266, %r1392;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1404, %r263, %r1389, %r1401;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1408, %r1409}, {%r269, %r275, %r272, %r278}, {%r1381, %r1397}, {%r1610, %r1610};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1418, %r1419}, {%r269, %r275, %r272, %r278}, {%r1390, %r1404}, {%r1610, %r1610};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1428, %r53, %r1408;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1431, %r53, %r1409;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1434, %r53, %r1418;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1437, %r53, %r1419;
	// end inline asm
	// begin inline asm
	mov.b32 %r1440, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r1441, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1442, %r1428, %r1440;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1445, %r1442, %r1441;
	// end inline asm
	// begin inline asm
	mov.b32 %r1448, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r1449, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1450, %r1431, %r1448;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1453, %r1450, %r1449;
	// end inline asm
	// begin inline asm
	mov.b32 %r1456, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r1457, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1458, %r1434, %r1456;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1461, %r1458, %r1457;
	// end inline asm
	// begin inline asm
	mov.b32 %r1464, {%rs128, %rs128};
	// end inline asm
	// begin inline asm
	mov.b32 %r1465, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1466, %r1437, %r1464;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1469, %r1466, %r1465;
	// end inline asm
	// begin inline asm
	mov.b32 %r1475, {%rs65, %rs65};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1473, %r1445, %r1475;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1476, %r1453, %r1475;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1479, %r1461, %r1475;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1482, %r1469, %r1475;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1485, %r1473, %r1479, %r1035;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1489, %r1476, %r1482, %r1035;
	// end inline asm
	shl.b32 	%r1496, %r1489, 4;
	// begin inline asm
	lop3.b32 %r1493, %r1041, %r1485, %r1496, 202;
	// end inline asm
	st.shared.u32 	[%rd151], %r1493;
	add.s32 	%r1624, %r1624, 32;
	add.s64 	%rd151, %rd151, 4228;
	add.s64 	%rd150, %rd150, 4228;
	add.s32 	%r1619, %r1619, 1;
	setp.eq.s32 	%p179, %r1624, 256;
	mov.u32 	%r1620, %r1615;
	mov.u32 	%r1621, %r1614;
	mov.u32 	%r1625, %r1613;
	mov.u32 	%r1626, %r1612;
	@%p179 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;
$L__BB0_33:                             // %guard_exit9609
                                        //   in Loop: Header=BB0_31 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r1515, [%rd23];
	ld.shared.u32 	%r1516, [%rd24+128];
	ld.shared.u32 	%r1523, [%rd24+4];
	ld.shared.u32 	%r1524, [%rd24+132];
	or.b32  	%r74, %r43, 64;
	ld.shared.u32 	%r1531, [%rd25];
	ld.shared.u32 	%r1532, [%rd26+128];
	ld.shared.u32 	%r1539, [%rd26+4];
	ld.shared.u32 	%r1540, [%rd26+132];
	ld.shared.u32 	%r1547, [%rd27];
	ld.shared.u32 	%r1548, [%rd28+128];
	ld.shared.u32 	%r1555, [%rd28+4];
	ld.shared.u32 	%r1556, [%rd28+132];
	ld.shared.u32 	%r1563, [%rd29];
	ld.shared.u32 	%r1564, [%rd30+128];
	ld.shared.u32 	%r1571, [%rd30+4];
	ld.shared.u32 	%r1572, [%rd30+132];
	// begin inline asm
	prmt.b32 %r1510, %r1515, %r1516, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1514, %r1515, %r1516, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1518, %r1523, %r1524, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1522, %r1523, %r1524, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1526, %r1531, %r1532, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1530, %r1531, %r1532, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1534, %r1539, %r1540, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1538, %r1539, %r1540, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1542, %r1547, %r1548, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1546, %r1547, %r1548, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1550, %r1555, %r1556, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1554, %r1555, %r1556, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1558, %r1563, %r1564, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1562, %r1563, %r1564, %r511;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1566, %r1571, %r1572, %r507;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1570, %r1571, %r1572, %r511;
	// end inline asm
	selp.b32 	%r1574, %r1514, %r1510, %p166;
	shfl.sync.bfly.b32	%r79, %r1574, 8, 31, -1;
	selp.b32 	%r1575, %r1522, %r1518, %p166;
	shfl.sync.bfly.b32	%r80, %r1575, 8, 31, -1;
	selp.b32 	%r1576, %r1530, %r1526, %p166;
	shfl.sync.bfly.b32	%r1577, %r1576, 8, 31, -1;
	selp.b32 	%r1578, %r1538, %r1534, %p166;
	shfl.sync.bfly.b32	%r1579, %r1578, 8, 31, -1;
	selp.b32 	%r1580, %r1546, %r1542, %p166;
	shfl.sync.bfly.b32	%r1581, %r1580, 8, 31, -1;
	selp.b32 	%r1582, %r1554, %r1550, %p166;
	shfl.sync.bfly.b32	%r1583, %r1582, 8, 31, -1;
	selp.b32 	%r1584, %r1562, %r1558, %p166;
	shfl.sync.bfly.b32	%r1585, %r1584, 8, 31, -1;
	selp.b32 	%r1586, %r1570, %r1566, %p166;
	shfl.sync.bfly.b32	%r1587, %r1586, 8, 31, -1;
	setp.lt.u32 	%p181, %r43, 96;
	shl.b32 	%r1611, %r43, 11;
	@%p181 bra 	$L__BB0_35;
// %bb.34:                              // %pass8941
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r1588, %r80, %r1522, %p166;
	selp.b32 	%r1589, %r1518, %r80, %p166;
	selp.b32 	%r1590, %r79, %r1514, %p166;
	selp.b32 	%r1591, %r1510, %r79, %p166;
	or.b32  	%r1593, %r1611, %r31;
	or.b32  	%r1594, %r1593, %r26;
	or.b32  	%r1595, %r1594, %r27;
	cvt.s64.s32 	%rd98, %r1595;
	add.s64 	%rd99, %rd98, %rd6;
	shr.u64 	%rd100, %rd99, 38;
	add.s64 	%rd101, %rd99, %rd100;
	shr.s64 	%rd102, %rd101, 26;
	setp.lt.s64 	%p183, %rd99, 0;
	and.b64  	%rd103, %rd101, -67108864;
	setp.ne.s64 	%p184, %rd103, %rd99;
	and.pred  	%p185, %p183, %p184;
	selp.u64 	%rd104, 1, 0, %p185;
	sub.s64 	%rd105, %rd104, %rd102;
	shl.b64 	%rd106, %rd105, 26;
	add.s64 	%rd107, %rd106, %rd99;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd109, %rd3, %rd108;
	st.global.v4.u32 	[%rd109], {%r1591, %r1589, %r1590, %r1588};
$L__BB0_35:                             // %pass8999
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r85, %r1542, %r1581, %p166;
	selp.b32 	%r86, %r1581, %r1546, %p166;
	selp.b32 	%r87, %r1550, %r1583, %p166;
	selp.b32 	%r88, %r1583, %r1554, %p166;
	selp.b32 	%r89, %r1558, %r1585, %p166;
	selp.b32 	%r90, %r1585, %r1562, %p166;
	selp.b32 	%r91, %r1566, %r1587, %p166;
	selp.b32 	%r92, %r1587, %r1570, %p166;
	setp.lt.u32 	%p186, %r74, 96;
	@%p186 bra 	$L__BB0_37;
// %bb.36:                              // %pass9057
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r81, %r1526, %r1577, %p166;
	selp.b32 	%r82, %r1577, %r1530, %p166;
	selp.b32 	%r83, %r1534, %r1579, %p166;
	selp.b32 	%r84, %r1579, %r1538, %p166;
	shl.b32 	%r1596, %r74, 11;
	or.b32  	%r1597, %r1596, %r31;
	or.b32  	%r1598, %r1597, %r26;
	or.b32  	%r1599, %r1598, %r27;
	cvt.s64.s32 	%rd110, %r1599;
	add.s64 	%rd111, %rd110, %rd6;
	shr.u64 	%rd112, %rd111, 38;
	add.s64 	%rd113, %rd111, %rd112;
	shr.s64 	%rd114, %rd113, 26;
	setp.lt.s64 	%p187, %rd111, 0;
	and.b64  	%rd115, %rd113, -67108864;
	setp.ne.s64 	%p188, %rd115, %rd111;
	and.pred  	%p189, %p187, %p188;
	selp.u64 	%rd116, 1, 0, %p189;
	sub.s64 	%rd117, %rd116, %rd114;
	shl.b64 	%rd118, %rd117, 26;
	add.s64 	%rd119, %rd118, %rd111;
	shl.b64 	%rd120, %rd119, 2;
	add.s64 	%rd121, %rd3, %rd120;
	st.global.v4.u32 	[%rd121], {%r81, %r83, %r82, %r84};
	bra.uni 	$L__BB0_37;
$L__BB0_38:                             // %L20177
	st.global.u32 	[%rd5], %r1610;
	ret;
$L__BB0_9:                              // %L180
	mov.u32 	%r1609, 2;
	st.global.u32 	[%rd5], %r1609;
	mov.u64 	%rd148, exception1892;
	cvta.global.u64 	%rd149, %rd148;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd149;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd39;
	st.param.b32 	[param0+8], %r93;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L288
	mov.u32 	%r1608, 3;
	st.global.u32 	[%rd5], %r1608;
	mov.u64 	%rd146, exception1892;
	cvta.global.u64 	%rd147, %rd146;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd147;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd39;
	st.param.b32 	[param0+8], %r93;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd40, exception11912;
	cvta.global.u64 	%rd41, %rd40;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd41;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd39;
	st.param.b32 	[param0+8], %r93;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd42, exception11912;
	cvta.global.u64 	%rd43, %rd42;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd43;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd39;
	st.param.b32 	[param0+8], %r93;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
