// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef __generic_sincos_hllbW_H__
#define __generic_sincos_hllbW_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct generic_sincos_hllbW_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 33;
  static const unsigned AddressRange = 128;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(generic_sincos_hllbW_ram) {
        ram[0] = "0b111111111111111111111111111110000";
        ram[1] = "0b000000001010001100110101110011000";
        ram[2] = "0b000000010100011001101010100101011";
        ram[3] = "0b000000011110100110011101000110101";
        ram[4] = "0b000000101000110011001100001000111";
        ram[5] = "0b000000110010111111110110101000011";
        ram[6] = "0b000000111101001100011011101000111";
        ram[7] = "0b000001000111011000111001111011101";
        ram[8] = "0b000001010001100101010000010100011";
        ram[9] = "0b000001011011110001011101101011111";
        ram[10] = "0b000001100101111101100000111000011";
        ram[11] = "0b000001110000001001011000111110100";
        ram[12] = "0b000001111010010101000100100011100";
        ram[13] = "0b000010000100100000100010110110100";
        ram[14] = "0b000010001110101011110010011110110";
        ram[15] = "0b000010011000110110110010011011011";
        ram[16] = "0b000010100011000001100001011000010";
        ram[17] = "0b000010101101001011111110100010101";
        ram[18] = "0b000010110111010110001000100000111";
        ram[19] = "0b000011000001011111111110100000100";
        ram[20] = "0b000011001011101001011111000000111";
        ram[21] = "0b000011010101110010101001000101101";
        ram[22] = "0b000011011111111011011011100100000";
        ram[23] = "0b000011101010000011110101100100011";
        ram[24] = "0b000011110100001011110101100101100";
        ram[25] = "0b000011111110010011011010110100110";
        ram[26] = "0b000100001000011010100100000011100";
        ram[27] = "0b000100010010100001010000001000101";
        ram[28] = "0b000100011100100111011110001000111";
        ram[29] = "0b000100100110101101001100101000111";
        ram[30] = "0b000100110000110010011010101010101";
        ram[31] = "0b000100111010110111000111010001101";
        ram[32] = "0b000101000100111011010001000010000";
        ram[33] = "0b000101001110111110110111001100101";
        ram[34] = "0b000101011001000001111000010100100";
        ram[35] = "0b000101100011000100010011100110001";
        ram[36] = "0b000101101101000110000111101010011";
        ram[37] = "0b000101110111000111010011100111011";
        ram[38] = "0b000110000001000111110110001110000";
        ram[39] = "0b000110001011000111101110011110101";
        ram[40] = "0b000110010101000110111011001100000";
        ram[41] = "0b000110011111000101011011010010111";
        ram[42] = "0b000110101001000011001101110001100";
        ram[43] = "0b000110110011000000010001011001101";
        ram[44] = "0b000110111100111100100101001110010";
        ram[45] = "0b000111000110111000000111111101001";
        ram[46] = "0b000111010000110010111000101011101";
        ram[47] = "0b000111011010101100110110010001001";
        ram[48] = "0b000111100100100101111111101000101";
        ram[49] = "0b000111101110011110010011100110010";
        ram[50] = "0b000111111000010101110001010011110";
        ram[51] = "0b001000000010001100010111011100010";
        ram[52] = "0b001000001100000010000100110101001";
        ram[53] = "0b001000010101110110111000101101000";
        ram[54] = "0b001000011111101010110001110010101";
        ram[55] = "0b001000101001011101101111001001001";
        ram[56] = "0b001000110011001111101111100010101";
        ram[57] = "0b001000111101000000110010000101111";
        ram[58] = "0b001001000110110000110101011010011";
        ram[59] = "0b001001010000011111111000100111110";
        ram[60] = "0b001001011010001101111010110110100";
        ram[61] = "0b001001100011111010111010110100011";
        ram[62] = "0b001001101101100110110111001111001";
        ram[63] = "0b001001110111010001101111100000000";
        ram[64] = "0b001010000000111011100010010010010";
        ram[65] = "0b001010001010100100001110101100000";
        ram[66] = "0b001010010100001011110011011000000";
        ram[67] = "0b001010011101110010001111100010011";
        ram[68] = "0b001010100111010111100010001000001";
        ram[69] = "0b001010110000111011101001111111100";
        ram[70] = "0b001010111010011110100110001000010";
        ram[71] = "0b001011000100000000010101011010101";
        ram[72] = "0b001011001101100000110110110111110";
        ram[73] = "0b001011010111000000001001100000111";
        ram[74] = "0b001011100000011110001100010001111";
        ram[75] = "0b001011101001111010111110000010011";
        ram[76] = "0b001011110011010110011101101111111";
        ram[77] = "0b001011111100110000101010100111000";
        ram[78] = "0b001100000110001001100011001101101";
        ram[79] = "0b001100001111100001000110111011110";
        ram[80] = "0b001100011000110111010100100001110";
        ram[81] = "0b001100100010001100001010111110011";
        ram[82] = "0b001100101011011111101001010100110";
        ram[83] = "0b001100110100110001101110100000101";
        ram[84] = "0b001100111110000010011001100011010";
        ram[85] = "0b001101000111010001101001011110011";
        ram[86] = "0b001101010000011111011101001001000";
        ram[87] = "0b001101011001101011110011100111011";
        ram[88] = "0b001101100010110110101100000100001";
        ram[89] = "0b001101101100000000000101000101001";
        ram[90] = "0b001101110101000111111110001001101";
        ram[91] = "0b001101111110001110010101110011001";
        ram[92] = "0b001110000111010011001011011010001";
        ram[93] = "0b001110010000010110011110000001111";
        ram[94] = "0b001110011001011000001100010100010";
        ram[95] = "0b001110100010011000010101011111011";
        ram[96] = "0b001110101011010110111000100010100";
        ram[97] = "0b001110110100010011110100011111000";
        ram[98] = "0b001110111101001111001000011100001";
        ram[99] = "0b001111000110001000110011011000101";
        ram[100] = "0b001111001111000000110100001100100";
        ram[101] = "0b001111010111110111001010001111011";
        ram[102] = "0b001111100000101011110100010001111";
        ram[103] = "0b001111101001011110110001011010001";
        ram[104] = "0b001111110010010000000000101100111";
        ram[105] = "0b001111111010111111100001001100110";
        ram[106] = "0b010000000011101101010001111010010";
        ram[107] = "0b010000001100011001010001111100100";
        ram[108] = "0b010000010101000011100000011011101";
        ram[109] = "0b010000011101101011111100010000111";
        ram[110] = "0b010000100110010010100100110000011";
        ram[111] = "0b010000101110110111011000101001101";
        ram[112] = "0b010000110111011010010111010001111";
        ram[113] = "0b010000111111111011011111100011000";
        ram[114] = "0b010001001000011010110000101010110";
        ram[115] = "0b010001010000111000001001100110111";
        ram[116] = "0b010001011001010011101001100100000";
        ram[117] = "0b010001100001101101001111100001110";
        ram[118] = "0b010001101010000100111010100011000";
        ram[119] = "0b010001110010011010101001111100111";
        ram[120] = "0b010001111010101110011100100000101";
        ram[121] = "0b010010000011000000010001101010101";
        ram[122] = "0b010010001011010000001000010110101";
        ram[123] = "0b010010010011011101111111101001100";
        ram[124] = "0b010010011011101001110110101111001";
        ram[125] = "0b010010100011110011101100101000011";
        ram[126] = "0b010010101011111011100000011110001";
        ram[127] = "0b010010110100000001010001101000001";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(generic_sincos_hllbW) {


static const unsigned DataWidth = 33;
static const unsigned AddressRange = 128;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


generic_sincos_hllbW_ram* meminst;


SC_CTOR(generic_sincos_hllbW) {
meminst = new generic_sincos_hllbW_ram("generic_sincos_hllbW_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~generic_sincos_hllbW() {
    delete meminst;
}


};//endmodule
#endif
