$date
	Sun Oct 23 08:04:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#319739
b11000 !
1"
#319742
b11000 &
b11000 %
1$
#319743
0"
#319746
b1100 &
b1100 %
#319750
b110 &
b110 %
#319754
b11 &
b11 %
#319758
b1010 &
b1010 %
#319762
b101 &
b101 %
#319766
b10000 &
b10000 %
#319770
b1000 &
b1000 %
#319774
b100 &
b100 %
#319778
b10 &
b10 %
#319782
b1 &
1#
b1 %
#319786
b0 &
b0 %
0#
0$
#1346809
b10101 !
1"
#1346810
b10101 &
b10101 %
1$
#1346811
0"
#1346814
b1000000 &
b1000000 %
#1346818
b100000 &
b100000 %
#1346822
b10000 &
b10000 %
#1346826
b1000 &
b1000 %
#1346830
b100 &
b100 %
#1346834
b10 &
b10 %
#1346838
b1 &
1#
b1 %
#1346842
b0 &
b0 %
0#
0$
#2343610
b10000 &
b10000 %
1$
b10000 !
1"
#2343611
0"
#2343614
b1000 &
b1000 %
#2343618
b100 &
b100 %
#2343622
b10 &
b10 %
#2343626
b1 &
b1 %
1#
#2343630
b0 &
0#
b0 %
0$
#4500012
