Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\jose_\Documents\UPV\MUISE_21_22\SID-Laboratories\Tarea3\aceleracion_partida\nios_system_tec2.qsys --block-symbol-file --output-directory=C:\Users\jose_\Documents\UPV\MUISE_21_22\SID-Laboratories\Tarea3\aceleracion_partida\nios_system_tec2 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading aceleracion_partida/nios_system_tec2.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 17.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 17.1]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 17.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 17.1]
Progress: Parameterizing module led
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 17.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding pll [altera_pll 17.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 17.1]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Adding top_tanh_0 [top_tanh 1.0]
Progress: Parameterizing module top_tanh_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system_tec2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system_tec2.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_tec2.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: nios_system_tec2.pll: Able to implement PLL with user settings
Info: nios_system_tec2.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system_tec2.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_tec2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system_tec2.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\jose_\Documents\UPV\MUISE_21_22\SID-Laboratories\Tarea3\aceleracion_partida\nios_system_tec2.qsys --synthesis=VERILOG --output-directory=C:\Users\jose_\Documents\UPV\MUISE_21_22\SID-Laboratories\Tarea3\aceleracion_partida\nios_system_tec2\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading aceleracion_partida/nios_system_tec2.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 17.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 17.1]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 17.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 17.1]
Progress: Parameterizing module led
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 17.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding pll [altera_pll 17.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 17.1]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Adding top_tanh_0 [top_tanh 1.0]
Progress: Parameterizing module top_tanh_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system_tec2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system_tec2.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_tec2.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: nios_system_tec2.pll: Able to implement PLL with user settings
Info: nios_system_tec2.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system_tec2.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_tec2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system_tec2.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios_system_tec2: Generating nios_system_tec2 "nios_system_tec2" for QUARTUS_SYNTH
Info: clock_crossing_io: "nios_system_tec2" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_io"
Info: cpu: "nios_system_tec2" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'nios_system_tec2_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_tec2_jtag_uart --dir=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0003_jtag_uart_gen//nios_system_tec2_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_system_tec2_jtag_uart'
Info: jtag_uart: "nios_system_tec2" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'nios_system_tec2_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_tec2_key --dir=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0004_key_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0004_key_gen//nios_system_tec2_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'nios_system_tec2_key'
Info: key: "nios_system_tec2" instantiated altera_avalon_pio "key"
Info: led: Starting RTL generation for module 'nios_system_tec2_led'
Info: led:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_tec2_led --dir=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0005_led_gen//nios_system_tec2_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'nios_system_tec2_led'
Info: led: "nios_system_tec2" instantiated altera_avalon_pio "led"
Info: performance_counter_0: Starting RTL generation for module 'nios_system_tec2_performance_counter_0'
Info: performance_counter_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=nios_system_tec2_performance_counter_0 --dir=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0006_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0006_performance_counter_0_gen//nios_system_tec2_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info: performance_counter_0: Done RTL generation for module 'nios_system_tec2_performance_counter_0'
Info: performance_counter_0: "nios_system_tec2" instantiated altera_avalon_performance_counter "performance_counter_0"
Info: pll: "nios_system_tec2" instantiated altera_pll "pll"
Info: sdram: Starting RTL generation for module 'nios_system_tec2_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_tec2_sdram --dir=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0008_sdram_gen//nios_system_tec2_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_system_tec2_sdram'
Info: sdram: "nios_system_tec2" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sw: Starting RTL generation for module 'nios_system_tec2_sw'
Info: sw:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_tec2_sw --dir=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0009_sw_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0009_sw_gen//nios_system_tec2_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'nios_system_tec2_sw'
Info: sw: "nios_system_tec2" instantiated altera_avalon_pio "sw"
Info: sysid: "nios_system_tec2" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer: Starting RTL generation for module 'nios_system_tec2_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_tec2_timer --dir=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0011_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0011_timer_gen//nios_system_tec2_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'nios_system_tec2_timer'
Info: timer: "nios_system_tec2" instantiated altera_avalon_timer "timer"
Info: top_tanh_0: "nios_system_tec2" instantiated top_tanh "top_tanh_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system_tec2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "nios_system_tec2" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "nios_system_tec2" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "nios_system_tec2" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "nios_system_tec2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_system_tec2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_tec2_cpu_cpu --dir=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/jose_/AppData/Local/Temp/alt9092_7889998559744162442.dir/0016_cpu_gen//nios_system_tec2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.04.11 00:25:25 (*) Starting Nios II generation
Info: cpu: # 2022.04.11 00:25:25 (*)   Checking for plaintext license.
Info: cpu: # 2022.04.11 00:25:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2022.04.11 00:25:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.04.11 00:25:27 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.04.11 00:25:27 (*)   Plaintext license not found.
Info: cpu: # 2022.04.11 00:25:27 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.04.11 00:25:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2022.04.11 00:25:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.04.11 00:25:27 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.04.11 00:25:27 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2022.04.11 00:25:27 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.04.11 00:25:27 (*)   Creating all objects for CPU
Info: cpu: # 2022.04.11 00:25:27 (*)     Testbench
Info: cpu: # 2022.04.11 00:25:28 (*)     Instruction decoding
Info: cpu: # 2022.04.11 00:25:28 (*)       Instruction fields
Info: cpu: # 2022.04.11 00:25:28 (*)       Instruction decodes
Info: cpu: # 2022.04.11 00:25:29 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.04.11 00:25:29 (*)       Instruction controls
Info: cpu: # 2022.04.11 00:25:29 (*)     Pipeline frontend
Info: cpu: # 2022.04.11 00:25:29 (*)     Pipeline backend
Info: cpu: # 2022.04.11 00:25:32 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.04.11 00:25:34 (*)   Creating encrypted RTL
Info: cpu: # 2022.04.11 00:25:35 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_tec2_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: nios_system_tec2: Done "nios_system_tec2" with 50 modules, 84 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
