[
    {
        "year": "2021",
        "name": "58th DAC 2021",
        "info": "San Francisco, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2021",
                "sub_name": "58th ACM/IEEE Design Automation Conference, DAC 2021, San Francisco, CA, USA, December 5-9, 2021.",
                "count": 244,
                "papers": [
                    "HADFL: Heterogeneity-aware Decentralized Federated Learning Framework.",
                    "General Chair's Message.",
                    "RegHD: Robust and Efficient Regression in Hyper-Dimensional Learning System.",
                    "A3C-S: Automated Agent Accelerator Co-Search towards Efficient Deep Reinforcement Learning.",
                    "AID: Attesting the Integrity of Deep Neural Networks.",
                    "MAT: Processing In-Memory Acceleration for Long-Sequence Attention.",
                    "JPDHeap: A JVM Heap Design for PM-DRAM Memories.",
                    "SFLU: Synchronization-Free Sparse LU Factorization for Fast Circuit Simulation on GPUs.",
                    "PIM-Quantifier: A Processing-in-Memory Platform for mRNA Quantification.",
                    "Network-on-Interposer Design for Agile Neural-Network Processor Chip Customization.",
                    "Distilling Arbitration Logic from Traces using Machine Learning: A Case Study on NoC.",
                    "Topology Agnostic Virtual Channel Assignment and Protocol Level Deadlock Avoidance in a Network-on-Chip.",
                    "AdEle: An Adaptive Congestion-and-Energy-Aware Elevator Selection for Partially Connected 3D NoCs.",
                    "Quantifying Rowhammer Vulnerability for DRAM Security.",
                    "HLock: Locking IPs at the High-Level Language.",
                    "SACReD: An Attack Framework on SAC Resistant Delay-PUFs leveraging Bias and Reliability Factors.",
                    "Fortifying RTL Locking Against Oracle-Less (Untrusted Foundry) and Oracle-Guided Attacks.",
                    "Move-On-Modify: An Efficient yet Crash-Consistent Update Strategy for Interlaced Magnetic Recording.",
                    "Reinforcement Learning-Assisted Cache Cleaning to Mitigate Long-Tail Latency in DM-SMR.",
                    "OpenMem: Hardware/Software Cooperative Management for Mobile Memory System.",
                    "MobileSwap: Cross-Device Memory Swapping for Mobile Devices.",
                    "Bayesian Inference Based Robust Computing on Memristor Crossbar.",
                    "Secure Logic Locking with Strain-Protected Nanomagnet Logic.",
                    "qSeq: Full Algorithmic and Tool Support for Synthesizing Sequential Circuits in Superconducting SFQ Technology.",
                    "Tamper-Resistant Optical Logic Circuits Based on Integrated Nanophotonics.",
                    "MyML: User-Driven Machine Learning.",
                    "ZeroBN: Learning Compact Neural Networks For Latency-Critical Edge Systems.",
                    "EImprove - Optimizing Energy and Comfort in Buildings based on Formal Semantics and Reinforcement Learning.",
                    "Enabling On-Device Model Personalization for Ventricular Arrhythmias Detection by Generative Adversarial Networks.",
                    "Attentional Transfer is All You Need: Technology-aware Layout Pattern Generation.",
                    "Two-Stage Neural Network Classifier for the Data Imbalance Problem with Application to Hotspot Detection.",
                    "Subresolution Assist Feature Insertion by Variational Adversarial Active Learning and Clustering with Data Point Retrieval.",
                    "NeurFill: Migrating Full-Chip CMP Simulators to Neural Networks for Model-Based Dummy Filling Synthesis.",
                    "A Compute-in-Memory Architecture Compatible with 3D NAND Flash that Parallelly Activates Multi-Layers.",
                    "Efficient Error-Correcting-Code Mechanism for High-Throughput Memristive Processing-in-Memory.",
                    "GCiM: A Near-Data Processing Accelerator for Graph Construction.",
                    "Max-PIM: Fast and Efficient Max/Min Searching in DRAM.",
                    "GNN4IP: Graph Neural Network for Hardware Intellectual Property Piracy Detection.",
                    "Shortest Path to Secured Hardware: Domain Oriented Masking with High-Level-Synthesis.",
                    "Securing Hardware via Dynamic Obfuscation Utilizing Reconfigurable Interconnect and Logic Blocks.",
                    "A Resource Binding Approach to Logic Obfuscation.",
                    "An Energy-Efficient Low-Latency 3D-CNN Accelerator Leveraging Temporal Locality, Full Zero-Skipping, and Hierarchical Load Balance.",
                    "Dataflow Mirroring: Architectural Support for Highly Efficient Fine-Grained Spatial Multitasking on Systolic-Array NPUs.",
                    "RASA: Efficient Register-Aware Systolic Array Matrix Engine for CPU.",
                    "FIXAR: A Fixed-Point Deep Reinforcement Learning Platform with Quantization-Aware Training and Adaptive Parallelism.",
                    "SmartBoost: Lightweight ML-Driven Boosting for Thermally-Constrained Many-Core Processors.",
                    "ST2 GPU: An Energy-Efficient GPU Design with Spatio-Temporal Shared-Thread Speculative Adders.",
                    "Synergically Rebalancing Parallel Execution via DCT and Turbo Boosting.",
                    "SPROUT - Smart Power ROUting Tool for Board-Level Exploration and Prototyping.",
                    "SHORE: Hardware/Software Method for Memory Safety Acceleration on RISC-V.",
                    "DeepStrike: Remotely-Guided Fault Injection Attacks on DNN Accelerator in Cloud-FPGA.",
                    "SGX-FPGA: Trusted Execution Environment for CPU-FPGA Heterogeneous Architecture.",
                    "ROLoad: Securing Sensitive Operations with Pointee Integrity.",
                    "DIALED: Data Integrity Attestation for Low-end Embedded Devices.",
                    "Rewrite to Reinforce: Rewriting the Binary to Apply Countermeasures against Fault Injection.",
                    "UPTPU: Improving Energy Efficiency of a Tensor Processing Unit through Underutilization Based Power-Gating.",
                    "Enabling the Design of Behavioral Systems-on-Chip.",
                    "DANCE: Differentiable Accelerator/Network Co-Exploration.",
                    "New Regular Expressions on Old Accelerators.",
                    "Property-driven Automatic Generation of Reduced-ISA Hardware.",
                    "BHDL: A Lucid, Expressive, and Embedded Programming Language and System for PCB Designs.",
                    "Neuromorphic Algorithm-hardware Codesign for Temporal Pattern Learning.",
                    "In-Hardware Learning of Multilayer Spiking Neural Networks on a Neuromorphic Processor.",
                    "Noise-Robust Deep Spiking Neural Networks with Temporal Information.",
                    "SparkXD: A Framework for Resilient and Energy-Efficient Spiking Neural Network Inference using Approximate DRAM.",
                    "Scalable Pitch-Constrained Neural Processing Unit for 3D Integration with Event-Based Imagers.",
                    "HDTest: Differential Fuzz Testing of Brain-Inspired Hyperdimensional Computing.",
                    "Cocktail: Learn a Better Neural Network Controller from Multiple Experts via Adaptive Mixing and Robust Distillation.",
                    "LENS: Layer Distribution Enabled Neural Architecture Search in Edge-Cloud Hierarchies.",
                    "AppealNet: An Efficient and Highly-Accurate Edge/Cloud Collaborative Architecture for DNN Inference.",
                    "An Intelligent Video Processing Architecture for Edge-cloud Video Streaming.",
                    "PETRI: Reducing Bandwidth Requirement in Smart Surveillance by Edge-Cloud Collaborative Adaptive Frame Clustering and Pipelined Bidirectional Tracking.",
                    "Obfuscated Priority Assignment to CAN-FD Messages with Dependencies: A Swapping-based and Affix-Matching Approach.",
                    "An Efficient Algorithm for Sparse Quantum State Preparation.",
                    "Bit-Slicing the Hilbert Space: Scaling Up Accurate Quantum Circuit Simulation.",
                    "Mitigating Crosstalk in Quantum Computers through Commutativity-Based Instruction Reordering.",
                    "QECOOL: On-Line Quantum Error Correction with a Superconducting Decoder for Surface Code.",
                    "A Bridge-based Compression Algorithm for Topological Quantum Circuits.",
                    "Quantum Spectral Clustering of Mixed Graphs.",
                    "Softermax: Hardware/Software Co-Design of an Efficient Softmax for Transformers.",
                    "CLAppED: A Design Framework for Implementing Cross-Layer Approximation in FPGA-based Embedded Systems.",
                    "Control Variate Approximation for DNN Accelerators.",
                    "BayesFT: Bayesian Optimization for Fault Tolerant Neural Network Architecture.",
                    "A Unified DNN Weight Pruning Framework Using Reweighted Optimization Methods.",
                    "COSAIM: Counter-based Stochastic-behaving Approximate Integer Multiplier for Deep Neural Networks.",
                    "Circuit Connectivity Inspired Neural Network for Analog Mixed-Signal Functional Modeling.",
                    "An Automated and Process-Portable Generator for Phase-Locked Loop.",
                    "Automated Compensation Scheme Design for Operational Amplifier via Bayesian Optimization.",
                    "Application of Deep Reinforcement Learning to Dynamic Verification of DRAM Designs.",
                    "DirectFuzz: Automated Test Generation for RTL Designs using Directed Graybox Fuzzing.",
                    "AutoSVA: Democratizing Formal Verification of RTL Module Interactions.",
                    "Theory-Specific Proof Steps Witnessing Correctness of SMT Executions.",
                    "3D-Adv: Black-Box Adversarial Attacks against Deep Learning Models through 3D Sensors.",
                    "PRID: Model Inversion Privacy Attacks in Hyperdimensional Learning Systems.",
                    "Leveraging Noise and Aggressive Quantization of In-Memory Computing for Robust DNN Hardware Against Adversarial Input and Weight Attacks.",
                    "On the Intrinsic Robustness of NVM Crossbars Against Adversarial Attacks.",
                    "F3D: Accelerating 3D Convolutional Neural Networks in Frequency Space Using ReRAM.",
                    "TARe: Task-Adaptive in-situ ReRAM Computing for Graph Learning.",
                    "PIMGCN: A ReRAM-Based PIM Design for Graph Convolutional Network Acceleration.",
                    "RePIM: Joint Exploitation of Activation and Weight Repetitions for In-ReRAM DNN Acceleration.",
                    "Reptail: Cutting Storage Tail Latency with Inherent Redundancy.",
                    "MELOPPR: Software/Hardware Co-design for Memory-efficient Low-latency Personalized PageRank.",
                    "Learning Pareto-Frontier Resource Management Policies for Heterogeneous SoCs: An Information-Theoretic Approach.",
                    "Bitwidth-Optimized Energy-Efficient FFT Design via Scaling Information Propagation.",
                    "ISA Modeling with Trace Notation for Context Free Property Generation.",
                    "SoCCAR: Detecting System-on-Chip Security Violations Under Asynchronous Resets.",
                    "Synthesizing Barrier Certificates of Neural Network Controlled Continuous Systems via Approximations.",
                    "Approximate Equivalence Checking of Noisy Quantum Circuits.",
                    "On The Efficiency of Sparse-Tiled Tensor Graph Processing For Low Memory Usage.",
                    "Eco-feller: Minimizing the Energy Consumption of Random Forest Algorithm by an Eco-pruning Strategy over MLC NVRAM.",
                    "Enabling On-Device Self-Supervised Contrastive Learning with Selective Data Contrast.",
                    "SpV8: Pursuing Optimal Vectorization and Regular Computation Pattern in SpMV.",
                    "Towards Reliable Spatial Memory Safety for Embedded Software by Combining Checked C with Concolic Testing.",
                    "Architecture-aware Precision Tuning with Multiple Number Representation Systems.",
                    "PRUID: Practical User Interface Distribution for Multi-surface Computing.",
                    "A Framework for Optimizing CPU-iGPU Communication on Embedded Platforms.",
                    "FALCON Down: Breaking FALCON Post-Quantum Signature Scheme through Side-Channel Attacks.",
                    "New Predictor-Based Attacks in Processors.",
                    "Cross-Device Profiled Side-Channel Attacks using Meta-Transfer Learning.",
                    "PSC-TG: RTL Power Side-Channel Leakage Assessment with Test Pattern Generation.",
                    "A Provably Good and Practically Efficient Algorithm for Common Path Pessimism Removal in Large Designs.",
                    "GPU-accelerated Path-based Timing Analysis.",
                    "SGL: Spectral Graph Learning from Measurements.",
                    "RL-Sizer: VLSI Gate Sizing for Timing Optimization using Deep Reinforcement Learning.",
                    "A Charge-Sharing based 8T SRAM In-Memory Computing for Edge DNN Acceleration.",
                    "ASBP: Automatic Structured Bit-Pruning for RRAM-based NN Accelerator.",
                    "ADROIT: An Adaptive Dynamic Refresh Optimization Framework for DRAM Energy Saving In DNN Training.",
                    "InstantNet: Automated Generation and Deployment of Instantaneously Switchable-Precision Networks.",
                    "F-CAD: A Framework to Explore Hardware Accelerators for Codec Avatar Decoding.",
                    "Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration.",
                    "CascadeHD: Efficient Many-Class Learning Framework Using Hyperdimensional Computing.",
                    "Cognitive Correlative Encoding for Genome Sequence Matching in Hyperdimensional System.",
                    "Statheros: Compiler for Efficient Low-Precision Probabilistic Programming.",
                    "TCL: an ANN-to-SNN Conversion with Trainable Clipping Layers.",
                    "Scaling up HBM Efficiency of Top-K SpMV for Approximate Embedding Similarity on FPGAs.",
                    "Exact Neural Networks from Inexact Multipliers via Fibonacci Weight Encoding.",
                    "PixelSieve: Towards Efficient Activity Analysis From Compressed Video Streams.",
                    "gGuard: Enabling Leakage-Resilient Memory Isolation in GPU-accelerated Autonomous Embedded Systems.",
                    "PAVFuzz: State-Sensitive Fuzz Testing of Protocols in Autonomous Vehicles.",
                    "RoboRun: A Robot Runtime to Exploit Spatial Heterogeneity.",
                    "Neural Pruning Search for Real-Time Object Detection of Autonomous Vehicles.",
                    "Analyzing and Improving Fault Tolerance of Learning-Based Navigation Systems.",
                    "FedLight: Federated Reinforcement Learning for Autonomous Multi-Intersection Traffic Signal Control.",
                    "PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement Learning.",
                    "SLAP: A Supervised Learning Approach for Priority Cuts Technology Mapping.",
                    "TensorLib: A Spatial Accelerator Generation Framework for Tensor Algebra.",
                    "LUT-Based Optimization For ASIC Design Flow.",
                    "Deep Integration of Circuit Simulator and SAT Solver.",
                    "UMOC: Unified Modular Ordering Constraints to Unify Cycle- and Register-Transfer-Level Modeling.",
                    "Pruning of Deep Neural Networks for Fault-Tolerant Memristor-based Accelerators.",
                    "Sensitivity Importance Sampling Yield Analysis and Optimization for High Sigma Failure Rate Estimation.",
                    "Reversible Gating Architecture for Rare Failure Detection of Analog and Mixed-Signal Circuits.",
                    "Low-Cost Lithography Hotspot Detection with Active Entropy Sampling and Model Calibration.",
                    "A New, Computationally Efficient \"Blech Criterion\" for Immortality in General Interconnects.",
                    "EMGraph: Fast Learning-Based Electromigration Analysis for Multi-Segment Interconnect Using Graph Convolution Networks.",
                    "Heterogeneous Monolithic 3D ICs: EDA Solutions, and Power, Performance, Cost Tradeoffs.",
                    "Scaling Deep-Learning Inference with Chiplet-based Architecture and Photonic Interconnects.",
                    "Skew-Oblivious Data Routing for Data Intensive Applications on FPGAs with HLS.",
                    "Formulating Data-arrival Synchronizers in Integer Linear Programming for CGRA Mapping.",
                    "CoSPARSE: A Software and Hardware Reconfigurable SpMV Framework for Graph Analytics.",
                    "GNNerator: A Hardware/Software Framework for Accelerating Graph Neural Networks.",
                    "Towards Improving the Trustworthiness of Hardware based Malware Detector using Online Uncertainty Estimation.",
                    "On-device Malware Detection using Performance-Aware and Robust Collaborative Learning.",
                    "SeMPE: Secure Multi Path Execution Architecture for Removing Conditional Branch Side Channels.",
                    "Load-Step: A Precise TrustZone Execution Control Framework for Exploring New Side-channel Attacks Like Flush+Evict.",
                    "Distributed Memory Guard: Enabling Secure Enclave Computing in NoC-based Architectures.",
                    "A Formal Approach to Confidentiality Verification in SoCs at the Register Transfer Level.",
                    "Helios: Heterogeneity-Aware Federated Learning with Dynamically Balanced Collaboration.",
                    "Dancing along Battery: Enabling Transformer with Run-time Reconfigurability on Mobile Devices.",
                    "BlockGNN: Towards Efficient GNN Acceleration Using Block-Circulant Weight Matrices.",
                    "Pruning In Time (PIT): A Lightweight Network Architecture Optimizer for Temporal Convolutional Networks.",
                    "Efficient Tunstall Decoder for Deep Neural Network Compression.",
                    "TAIT: One-Shot Full-Integer Lightweight DNN Quantization via Tunable Activation Imbalance Transfer.",
                    "BRAHMS: Beyond Conventional RRAM-based Neural Network Accelerators Using Hybrid Analog Memory System.",
                    "Fault-free: A Fault-resilient Deep Neural Network Accelerator based on Realistic ReRAM Devices.",
                    "GRAPHSPY: Fused Program Semantic Embedding through Graph Neural Networks for Memory Efficiency.",
                    "NAAS: Neural Accelerator Architecture Search.",
                    "SpikeDyn: A Framework for Energy-Efficient Spiking Neural Networks with Continual and Unsupervised Learning Capabilities in Dynamic Environments.",
                    "High-Performance FPGA-based Accelerator for Bayesian Neural Networks.",
                    "CrossLight: A Cross-Layer Optimized Silicon Photonic Neural Network Accelerator.",
                    "Low-Cost and Effective Fault-Tolerance Enhancement Techniques for Emerging Memories-Based Deep Neural Networks.",
                    "Towards Resilient Deployment of In-Memory Neural Networks with High Throughput.",
                    "Optimizing ADC Utilization through Value-Aware Bypass in ReRAM-based DNN Accelerator.",
                    "CDAR-DRAM: An In-situ Charge Detection and Adaptive Data Restoration DRAM Architecture for Performance and Energy Efficiency Improvement.",
                    "LolliRAM: A Cross-Layer Design to Exploit Data Locality in Oblivious RAM.",
                    "KV-SSD: What Is It Good For?",
                    "BLOwing Trees to the Ground: Layout Optimization of Decision Trees on Racetrack Memory.",
                    "VLSI Structure-aware Placement for Convolutional Neural Network Accelerator Units.",
                    "Ultrafast CPU/GPU Kernels for Density Accumulation in Placement.",
                    "Performance-Driven Simultaneous Partitioning and Routing for Multi-FPGA Systems.",
                    "REST: Constructing Rectilinear Steiner Minimum Tree via Reinforcement Learning.",
                    "A Complete PCB Routing Methodology with Concurrent Hierarchical Routing.",
                    "Simultaneous Pre- and Free-assignment Routing for Multiple Redistribution Layers with Irregular Vias.",
                    "Dynamic Chip Clustering and Task Allocation for Real-time Flash.",
                    "I/O-GUARD: Hardware/Software Co-Design for I/O Virtualization with Guaranteed Real-time Performance.",
                    "Training Acceleration for Deep Neural Networks: A Hybrid Parallelization Strategy.",
                    "Optimal Memory Allocation and Scheduling for DMA Data Transfers under the LET Paradigm.",
                    "A Finer-Grained Blocking Analysis for Parallel Real-Time Tasks with Spin-Locks.",
                    "Designing a 2048-Chiplet, 14336-Core Waferscale Processor.",
                    "Micro-bumping, Hybrid Bonding, or Monolithic? A PPA Study for Heterogeneous 3D IC Options.",
                    "StocHD: Stochastic Hyperdimensional System for Efficient and Robust Learning from Raw Data.",
                    "DyGNN: Algorithm and Architecture Support of Dynamic Pruning for Graph Neural Networks.",
                    "Ultra-Fast CGRA Scheduling to Enable Run Time, Programmable CGRAs.",
                    "MEGATRON: Software-Managed Device TLB for Shared-Memory FPGA Virtualization.",
                    "DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks.",
                    "Trust-Region Method with Deep Reinforcement Learning in Analog Design Space Exploration.",
                    "Prioritized Reinforcement Learning for Analog Circuit Optimization With Design Knowledge.",
                    "Local Bayesian Optimization For Analog Circuit Sizing.",
                    "Universal Symmetry Constraint Extraction for Analog and Mixed-Signal Circuits with Graph Neural Networks.",
                    "Interactive Analog Layout Editing with Instant Placement Legalization.",
                    "SEALing Neural Network Models in Encrypted Deep Learning Accelerators.",
                    "Classifying Computations on Multi-Tenant FPGAs.",
                    "A Lightweight Isolation Mechanism for Secure Branch Predictors.",
                    "CuckoOnsai: An Efficient Memory Authentication Using Amalgam of Cuckoo Filters and Integrity Trees.",
                    "Efficient Implementation of Finite Field Arithmetic for Binary Ring-LWE Post-Quantum Cryptography Through a Novel Lookup-Table-Like Method.",
                    "Optimized Polynomial Multiplier Architectures for Post-Quantum KEM Saber.",
                    "Invited- NVCell: Standard Cell Layout in Advanced Technology Nodes with Reinforcement Learning.",
                    "Invited: End-to-End Secure SoC Lifecycle Management.",
                    "Invited: Independent Verification and Validation of Security-Aware EDA Tools and IP.",
                    "TinyML: Current Progress, Research Challenges, and Future Roadmap.",
                    "Convergence of SoC architecture and semiconductor manufacturing through AI/ML systems.",
                    "Safety in Autonomous Driving: Can Tools Offer Guarantees?",
                    "Requirement Specification, Analysis and Verification for Autonomous Systems.",
                    "Invited: Hardware/Software Co-Synthesis and Co-Optimization for Autonomous Systems.",
                    "Invited: Towards Fully Intelligent Transportation through Infrastructure-Vehicle Cooperative Autonomous Driving: Challenges and Opportunities.",
                    "Invited: Bambu: an Open-Source Research Framework for the High-Level Synthesis of Complex Applications.",
                    "Invited: Getting the Most out of your Circuits with Heterogeneous Logic Synthesis.",
                    "Invited: Accelerating Fully Homomorphic Encryption with Processing in Memory.",
                    "Invited: Hardware-aware Real-time Myocardial Segmentation Quality Control in Contrast Echocardiography.",
                    "INVITED: kCC-Net for Compression of Biomedical Image Segmentation Networks.",
                    "Privacy-Preserving Medical Image Segmentation via Hybrid Trusted Execution Environment.",
                    "Building scalable variational circuit training for machine learning tasks.",
                    "Invited: Trainable Discrete Feature Embeddings for Quantum Machine Learning.",
                    "Invited: Drug Discovery Approaches using Quantum Machine Learning.",
                    "Late Breaking Results: Attention in Graph2Seq Neural Networks towards Push-Button Analog IC Placement.",
                    "Late Breaking Results: An Effective Legalization Algorithm for Heterogeneous FPGAs with Complex Constraints.",
                    "Late Breaking Results: Heterogeneous Circuit Layout Centerline Extraction for Mask Verification.",
                    "Late Breaking Results: Incremental 3D Global Routing Considering Cell Movement.",
                    "Late Breaking Results: Novel Discrete Dynamic Filled Function Algorithm for Acyclic Graph Partitioning.",
                    "A Novel Machine-Learning based SoC Performance Monitoring Methodology under Wide-Range PVT Variations with Unknown Critical Paths.",
                    "Late Breaking Results: Parallelizing Net Routing with cGANs.",
                    "Late Breaking Results: Physical Adversarial Attacks of Diffractive Deep Neural Networks.",
                    "Late Breaking Results: Polynomial Formal Verification of Fast Adders.",
                    "Late Breaking Results: Reinforcement Learning for Scalable Logic Optimization with Graph Neural Networks."
                ]
            }
        ]
    },
    {
        "year": "2020",
        "name": "57th DAC 2020",
        "info": "San Francisco, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2020",
                "sub_name": "57th ACM/IEEE Design Automation Conference, DAC 2020, San Francisco, CA, USA, July 20-24, 2020.",
                "count": 260,
                "papers": [
                    "Invited: Software Defined Accelerators From Learning Tools Environment.",
                    "INVITED: AI Utopia or Dystopia - On Securing AI Platforms.",
                    "On the Security of Strong Memristor-based Physically Unclonable Functions.",
                    "Multiplicative Complexity of Autosymmetric Functions: Theory and Applications to Security.",
                    "Prive-HD: Privacy-Preserved Hyperdimensional Computing.",
                    "Dynamic Information Flow Tracking for Embedded Binaries using SystemC-based Virtual Prototypes.",
                    "MLParest: Machine Learning based Parasitic Estimation for Custom Circuit Design.",
                    "Extending the RISC-V ISA for Efficient RNN-based 5G Radio Resource Management.",
                    "R2D3: A Reliability Engine for 3D Parallel Systems.",
                    "PCNN: Pattern-based Fine-Grained Regular Pruning Towards Optimizing CNN Accelerators.",
                    "RTMobile: Beyond Real-Time Mobile Acceleration of RNNs for Speech Recognition.",
                    "SFO: A Scalable Approach to Fanout-Bounded Logic Synthesis for Emerging Technologies.",
                    "ALF: Autoencoder-based Low-rank Filter-sharing for Efficient Convolutional Neural Networks.",
                    "WarningNet: A Deep Learning Platform for Early Warning of Task Failures under Input Perturbation for Reliable Autonomous Platforms.",
                    "Towards Memory-Efficient Streaming Processing with Counter-Cascading Sketching on FPGA.",
                    "An Efficient EPIST Algorithm for Global Placement with Non-Integer Multiple-Height Cells *.",
                    "In-Memory Computing in Emerging Memory Technologies for Machine Learning: An Overview.",
                    "Don't-Care-Based Node Minimization for Threshold Logic Networks.",
                    "A Pragmatic Approach to On-device Incremental Learning System with Selective Weight Updates.",
                    "AHEC: End-to-end Compiler Framework for Privacy-preserving Machine Learning Acceleration.",
                    "Autonomous Warehouse-Scale Computers.",
                    "Circuit Learning for Logic Regression on High Dimensional Boolean Space.",
                    "Neural Network-Based Side Channel Attacks and Countermeasures.",
                    "BPU: A Blockchain Processing Unit for Accelerated Smart Contract Execution.",
                    "Hamiltonian Path Based Mixed-Cell-Height Legalization for Neighbor Diffusion Effect Mitigation.",
                    "Runtime Trust Evaluation and Hardware Trojan Detection Using On-Chip EM Sensors.",
                    "ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Networks.",
                    "Algorithm-Hardware Co-Design of Adaptive Floating-Point Encodings for Resilient Deep Learning Inference.",
                    "ReTriple: Reduction of Redundant Rendering on Android Devices for Performance and Energy Optimizations.",
                    "Convergence-Aware Neural Network Training.",
                    "DECOY: DEflection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual PropertY.",
                    "Learning From A Big Brother - Mimicking Neural Networks in Profiled Side-channel Analysis.",
                    "Flashmark: Watermarking of NOR Flash Memories for Counterfeit Detection.",
                    "STC: Significance-aware Transform-based Codec Framework for External Memory Access Reduction.",
                    "PIM-Prune: Fine-Grain DCNN Pruning for Crossbar-Based Process-In-Memory Architecture.",
                    "A Two-way SRAM Array based Accelerator for Deep Neural Network On-chip Training.",
                    "PETNet: Polycount and Energy Trade-off Deep Networks for Producing 3D Objects from Images.",
                    "Intermittent Inference with Nonuniformly Compressed Multi-Exit Neural Network for Energy Harvesting Powered Devices.",
                    "TDP-ADMM: A Timing Driven Placement Approach for Superconductive Electronic Circuits Using Alternating Direction Method of Multipliers.",
                    "Scalable Multi-FPGA Acceleration for Large RNNs with Full Parallelism Levels.",
                    "INVITED: Efficient Synthesis of Compact Deep Neural Networks.",
                    "Deep Learning-Driven Simultaneous Layout Decomposition and Mask Optimization.",
                    "The Best of Both Worlds: Combining CUDA Graph with an Image Processing DSL.",
                    "The Tao of PAO: Anatomy of a Pin Access Oracle for Detailed Routing.",
                    "ApproxFPGAs: Embracing ASIC-Based Approximate Arithmetic Components for FPGA-Based Systems.",
                    "BitPruner: Network Pruning for Bit-serial Accelerators.",
                    "Camouflage: Hardware-assisted CFI for the ARM Linux kernel.",
                    "Probabilistic Error Propagation through Approximated Boolean Networks.",
                    "Scenario-Based Soft Real-Time Hybrid Application Mapping for MPSoCs.",
                    "FlexReduce: Flexible All-reduce for Distributed Deep Learning on Asymmetric Network Topology.",
                    "Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect Modeling.",
                    "Access Characteristic Guided Partition for Read Performance Improvement on Solid State Drives.",
                    "BrezeFlow: Unified Debugger for Android CPU Power Governors and Schedulers on Edge Devices.",
                    "A Machine Learning Approach for Reliability-Aware Application Mapping for Heterogeneous Multicores.",
                    "A Device Non-Ideality Resilient Approach for Mapping Neural Networks to Crossbar Arrays.",
                    "BPNet: Branch-pruned Conditional Neural Network for Systematic Time-accuracy Tradeoff.",
                    "ROPAD: A Fully Digital Highly Predictive Ring Oscillator Probing Attempt Detector.",
                    "Exploiting Zero Data to Reduce Register File and Execution Unit Dynamic Power Consumption in GPGPUs.",
                    "NACU: A Non-Linear Arithmetic Unit for Neural Networks.",
                    "PISCES: Power-Aware Implementation of SLAM by Customizing Efficient Sparse Algebra.",
                    "Tier-Scrubbing: An Adaptive and Tiered Disk Scrubbing Scheme with Improved MTTD and Reduced Cost.",
                    "Time Multiplexing via Circuit Folding.",
                    "Creating an Agile Hardware Design Flow.",
                    "Improving the Concurrency Performance of Persistent Memory Transactions on Multicores.",
                    "Just Like the Real Thing: Fast Weak Simulation of Quantum Computation.",
                    "A Robust Exponential Integrator Method for Generic Nonlinear Circuit Simulation.",
                    "Exploring Inherent Sensor Redundancy for Automotive Anomaly Detection.",
                    "An Efficient Circuit Compilation Flow for Quantum Approximate Optimization Algorithm.",
                    "Hawkware: Network Intrusion Detection based on Behavior Analysis with ANNs on an IoT Device.",
                    "MEMTONIC: A Neuromorphic Accelerator for Energy Efficient Deep Learning.",
                    "Codar: A Contextual Duration-Aware Qubit Mapping for Various NISQ Devices.",
                    "The Power of Simulation for Equivalence Checking in Quantum Computing.",
                    "Building End-to-End IoT Applications with QoS Guarantees.",
                    "GPNPU: Enabling Efficient Hardware-Based Direct Convolution with Multi-Precision Support in GPU Tensor Cores.",
                    "Bit Parallel 6T SRAM In-memory Computing with Reconfigurable Bit-Precision.",
                    "AdaSense: Adaptive Low-Power Sensing and Activity Recognition for Wearable Devices.",
                    "Time-Division Multiplexing Based System-Level FPGA Routing for Logic Verification.",
                    "Robust Design of Large Area Flexible Electronics via Compressed Sensing.",
                    "3D CNN Acceleration on FPGA using Hardware-Aware Pruning.",
                    "A Formal Approach for Detecting Vulnerabilities to Transient Execution Attacks in Out-of-Order Processors.",
                    "Realistic Fault Models and Fault Simulation for Quantum Dot Quantum Circuits.",
                    "DVFS-Based Scrubbing Scheduling for Reliability Maximization on Parallel Tasks in SRAM-based FPGAs.",
                    "Unified Architectural Support for Secure and Robust Deep Learning.",
                    "Learning to Quantize Deep Neural Networks: A Competitive-Collaborative Approach.",
                    "Imperceptible Misclassification Attack on Deep Learning Accelerator by Glitch Injection.",
                    "ReSiPE: ReRAM-based Single-Spiking Processing-In-Memory Engine.",
                    "Romeo: Conversion and Evaluation of HDL Designs in the Encrypted Domain.",
                    "Wafer Map Defect Patterns Classification using Deep Selective Learning.",
                    "FTDL: A Tailored FPGA-Overlay for Deep Learning with High Scalability.",
                    "TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICs.",
                    "Exploration of Design Space and Runtime Optimization for Affective Computing in Machine Learning Empowered Ultra-Low Power SoC.",
                    "DPCP-p: A Distributed Locking Protocol for Parallel Real-Time Tasks.",
                    "Factored Radix-8 Systolic Array for Tensor Processing.",
                    "Proactive Aging Mitigation in CGRAs through Utilization-Aware Allocation.",
                    "Tail: An Automated and Lightweight Gradient Compression Framework for Distributed Deep Learning.",
                    "TEVoT: Timing Error Modeling of Functional Units under Dynamic Voltage and Temperature Variations.",
                    "Remote Atomic Extension (RAE) for Scalable High Performance Computing.",
                    "Lattice: An ADC/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks.",
                    "Massively Parallel Approximate Simulation of Hard Quantum Circuits.",
                    "An Efficient Asynchronous Batch Bayesian Optimization Approach for Analog Circuit Synthesis.",
                    "FLOPS: EFficient On-Chip Learning for OPtical Neural Networks Through Stochastic Zeroth-Order Optimization.",
                    "O-2A: Low Overhead DNN Compression with Outlier-Aware Approximation.",
                    "Input-Dependent Edge-Cloud Mapping of Recurrent Neural Networks Inference.",
                    "Best of Both Worlds: AutoML Codesign of a CNN and its Hardware Accelerator.",
                    "Late Breaking Results: Can You Hear Me? Towards an Ultra Low-Cost Hearing Screening Device.",
                    "Late Breaking Results: A Neural Network that Routes ICs.",
                    "DRAMDig: A Knowledge-assisted Tool to Uncover DRAM Address Mapping.",
                    "LoPher: SAT-Hardened Logic Embedding on Block Ciphers.",
                    "Statistical Timing Analysis considering Multiple-Input Switching.",
                    "Adjoint Transient Sensitivity Analysis for Objective Functions Associated to Many Time Points.",
                    "ICS Protocol Fuzzing: Coverage Guided Packet Crack and Generation.",
                    "Online Adaptive Learning for Runtime Resource Management of Heterogeneous SoCs.",
                    "Accurate Inference with Inaccurate RRAM Devices: Statistical Data, Model Transfer, and On-line Adaptation.",
                    "Characterization and Applications of Spatial Variation Models for Silicon Microring-Based Optical Transceivers.",
                    "Late Breaking Results: Automatic Adaptive MOM Capacitor Cell Generation for Analog and Mixed-Signal Layout Design.",
                    "How to Cut Out Expired Data with Nearly Zero Overhead for Solid-State Drives.",
                    "An Efficient and Robust Yield Optimization Method for High-dimensional SRAM Circuits.",
                    "WET: Write Efficient Loop Tiling for Non-Volatile Main Memory.",
                    "Learning Concise Models from Long Execution Traces.",
                    "Enhancing Thread-Level Parallelism in Asymmetric Multicores using Transparent Instruction Offloading.",
                    "Impeccable Circuits II.",
                    "RELIC-FUN: Logic Identification through Functional Signal Comparisons.",
                    "Latch Clustering for Timing-Power Co-Optimization.",
                    "Vehicular and Edge Computing for Emerging Connected and Autonomous Vehicle Applications.",
                    "Via-based Redistribution Layer Routing for InFO Packages with Irregular Pad Structures.",
                    "ZENCO: Zero-bytes based ENCOding for Non-Volatile Buffers in On-Chip Interconnects.",
                    "Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis.",
                    "Utilizing Direct Photocurrent Computation and 2D Kernel Scheduling to Improve In-Sensor-Processing Efficiency.",
                    "TYMER: A Yield-based Performance Model for Timing-speculation SRAM.",
                    "Centaur: Hybrid Processing in On/Off-chip Memory Architecture for Graph Analytics.",
                    "Topological Structure and Physical Layout Codesign for Wavelength-Routed Optical Networks-on-Chip.",
                    "Efficient Multi-Grained Wear Leveling for Inodes of Persistent Memory File Systems.",
                    "ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set.",
                    "INVITED: New Directions in Distributed Deep Learning: Bringing the Network at Forefront of IoT Design.",
                    "Closing the RISC-V Compliance Gap: Looking from the Negative Testing Side*.",
                    "High PE Utilization CNN Accelerator with Channel Fusion Supporting Pattern-Compressed Sparse Neural Networks.",
                    "Layer RBER Variation Aware Read Performance Optimization for 3D Flash Memories.",
                    "Efficiently Exploiting Low Activity Factors to Accelerate RTL Simulation.",
                    "Stealing Your Data from Compressed Machine Learning Models.",
                    "Late Breaking Results: Pole-aware Analog Placement Considering Monotonic Current Flow and Crossing-Wire Minimization.",
                    "LOFFS: A Low-Overhead File System for Large Flash Memory on Embedded Devices.",
                    "KFR: Optimal Cache Management with K-Framed Reclamation for Drive-Managed SMR Disks.",
                    "A Provably Good Wavelength-Division-Multiplexing-Aware Clustering Algorithm for On-Chip Optical Routing.",
                    "PattPIM: A Practical ReRAM-Based DNN Accelerator by Reusing Weight Pattern Repetitions.",
                    "Pythia: Intellectual Property Verification in Zero-Knowledge.",
                    "Predictable Memory-CPU Co-Scheduling with Support for Latency-Sensitive Tasks.",
                    "Verification for Field-coupled Nanocomputing Circuits.",
                    "Permutation-Write: Optimizing Write Performance and Energy for Skyrmion Racetrack Memory.",
                    "GRANNITE: Graph Neural Network Inference for Transferable Power Estimation.",
                    "Taming Unstructured Sparsity on GPUs via Latency-Aware Optimization.",
                    "INVITED: Computation on Sparse Neural Networks and its Implications for Future Hardware.",
                    "CUGR: Detailed-Routability-Driven 3D Global Routing with Probabilistic Resource Model.",
                    "CDRing: Reconfigurable Ring Architecture by Exploiting Cycle Decomposition of Torus Topology.",
                    "On Countermeasures Against the Thermal Covert Channel Attacks Targeting Many-core Systems.",
                    "Towards Purposeful Design Space Exploration of Heterogeneous CGRAs: Clock Frequency Estimation.",
                    "Prediction Confidence based Low Complexity Gradient Computation for Accelerating DNN Training.",
                    "Hardware-Assisted Intellectual Property Protection of Deep Learning Models.",
                    "AXI HyperConnect: A Predictable, Hypervisor-level Interconnect for Hardware Accelerators in FPGA SoC.",
                    "PIM-Assembler: A Processing-in-Memory Platform for Genome Assembly.",
                    "A Versatile and Flexible Chiplet-based System Design for Heterogeneous Manycore Architectures.",
                    "A Model Checking-based Analysis Framework for Systems Biology Models.",
                    "Bit-Parallel Vector Composability for Neural Acceleration.",
                    "Algorithm/Hardware Co-Design for In-Memory Neural Network Computing with Minimal Peripheral Circuit Overhead.",
                    "RedCache: Reduced DRAM Caching.",
                    "Late Breaking Results: Enabling Containerized Computing and Orchestration of ROS-based Robotic SW Applications on Cloud-Server-Edge Architectures.",
                    "TCIM: Triangle Counting Acceleration With Processing-In-MRAM Architecture.",
                    "ATUNs: Modular and Scalable Support for Atomic Operations in a Shared Memory Multiprocessor.",
                    "Developing Privacy-preserving AI Systems: The Lessons learned.",
                    "TrojDRL: Evaluation of Backdoor Attacks on Deep Reinforcement Learning.",
                    "A Simple Cache Coherence Scheme for Integrated CPU-GPU Systems.",
                    "Defending Bit-Flip Attack through DNN Weight Reconstruction.",
                    "Eliminating Redundant Computation in Noisy Quantum Computing Simulation.",
                    "Routing Topology and Time-Division Multiplexing Co-Optimization for Multi-FPGA Systems.",
                    "TAEM: Fast Transfer-Aware Effective Loop Mapping for Heterogeneous Resources on CGRA.",
                    "Seesaw: End-to-end Dynamic Sensing for IoT using Machine Learning.",
                    "EANeM: Energy-Aware Network Stack Management for Mobile Devices.",
                    "INVITED: Computational Methods of Biological Exploration.",
                    "DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks.",
                    "CRAFFT: High Resolution FFT Accelerator In Spintronic Computational RAM.",
                    "Machine Leaming to Set Meta-Heuristic Specific Parameters for High-Level Synthesis Design Space Exploration.",
                    "Monitoring the Health of Emerging Neural Network Accelerators with Cost-effective Concurrent Test.",
                    "Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks.",
                    "Hardware-assisted Service Live Migration in Resource-limited Edge Computing Systems.",
                    "PEMACx: A Probabilistic Error Analysis Methodology for Adders with Cascaded Approximate Units.",
                    "CoinPurse: A Device-Assisted File System with Dual Interfaces.",
                    "Exploiting Computation Reuse for Stencil Accelerators.",
                    "A Cross-Layer Power and Timing Evaluation Method for Wide Voltage Scaling.",
                    "Reducing Bit Writes in Non-volatile Main Memory by Similarity-aware Compression.",
                    "HybridDNN: A Framework for High-Performance Hybrid DNN Accelerator Design and Implementation.",
                    "Late Breaking Results: FRIENDS - Finding Related Interesting Events via Neighbor Detection.",
                    "Timing-Accurate General-Purpose I/O for Multi- and Many-Core Systems: Scheduling and Hardware Support.",
                    "Stannis: Low-Power Acceleration of DNN Training Using Computational Storage Devices.",
                    "GENIEx: A Generalized Approach to Emulating Non-Ideality in Memristive Xbars using Neural Networks.",
                    "T2FSNN: Deep Spiking Neural Networks with Time-to-first-spike Coding.",
                    "A Novel GPU Overdrive Fault Attack.",
                    "SAT-Sweeping Enhanced for Logic Synthesis.",
                    "Late Breaking Results: Automated Hardware Generation of CNN Models on FPGAs.",
                    "From Homogeneous to Heterogeneous: Leveraging Deep Learning based Power Analysis across Devices.",
                    "UEFI Firmware Fuzzing with Simics Virtual Platform.",
                    "Clustering Approach for Solving Traveling Salesman Problems via Ising Model Based Solver.",
                    "Exploring a Bayesian Optimization Framework Compatible with Digital Standard Flow for Soft-Error-Tolerant Circuit.",
                    "SHIELDeNN: Online Accelerated Framework for Fault-Tolerant Deep Neural Network Architectures.",
                    "SIEVE: Speculative Inference on the Edge with Versatile Exportation.",
                    "Late Breaking Results: An Analytical Timing-Driven Placer for Heterogeneous FPGAs*.",
                    "A History-Based Auto-Tuning Framework for Fast and High-Performance DNN Design on GPU.",
                    "Tight Compression: Compressing CNN Model Tightly Through Unstructured Pruning and Simulated Annealing Based Permutation.",
                    "S-CDA: A Smart Cloud Disk Allocation Approach in Cloud Block Storage System.",
                    "StatSAT: A Boolean Satisfiability based Attack on Logic-Locked Probabilistic Circuits.",
                    "HITTSFL: Design of a Cost-Effective HIS-Insensitive TNU-Tolerant and SET-Filterable Latch for Safety-Critical Applications.",
                    "Deep Learning Multi-Channel Fusion Attack Against Side-Channel Protected Hardware.",
                    "Adaptive Layout Decomposition with Graph Embedding Neural Networks.",
                    "Reverse-Engineering Deep Neural Networks Using Floating-Point Timing Side-Channels.",
                    "Enabling a B+-tree-based Data Management Scheme for Key-value Store over SMR-based SSHD.",
                    "Dadu-CD: Fast and Efficient Processing-in-Memory Accelerator for Collision Detection.",
                    "SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training.",
                    "Navigator: Dynamic Multi-kernel Scheduling to Improve GPU Performance.",
                    "Fast and Accurate Wire Timing Estimation on Tree and Non-Tree Net Structures.",
                    "EMAP: A Cloud-Edge Hybrid Framework for EEG Monitoring and Cross-Correlation Based Real-time Anomaly Prediction.",
                    "A 90nm 103.14 TOPS/W Binary-Weight Spiking Neural Network CMOS ASIC for Real-Time Object Classification.",
                    "A-QED Verification of Hardware Accelerators.",
                    "Late Breaking Results: Reinforcement Learning-based Power Management Policy for Mobile Device Systems.",
                    "INCA: INterruptible CNN Accelerator for Multi-tasking in Embedded Robots.",
                    "Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency.",
                    "Reducing DRAM Access Latency via Helper Rows.",
                    "INVITED: A 0.26% BER, Machine-Learning Resistant 1028 Challenge-Response PUF in 14nm CMOS Featuring Stability-Aware Adversarial Challenge Selection.",
                    "Symbolic Computer Algebra and SAT Based Information Forwarding for Fully Automatic Divider Verification.",
                    "Transfer Learning-Based Microfluidic Design System for Concentration Generation\u2217.",
                    "GUI-Enhanced Layout Generation of FFE SST TXs for Fast High-Speed Serial Link Design.",
                    "RaQu: An automatic high-utilization CNN quantization and mapping framework for general-purpose RRAM Accelerator.",
                    "Reuse-trap: Re-purposing Cache Reuse Distance to Defend against Side Channel Leakage.",
                    "Tensor Virtualization Technique to Support Efficient Data Reorganization for CNN Accelerators.",
                    "Compact domain-specific co-processor for accelerating module lattice-based KEM.",
                    "Late Breaking Results: Building an On-Chip Deep Learning Memory Hierarchy Brick by Brick.",
                    "Towards State-Aware Computation in ReRAM Neural Networks.",
                    "CryptoPIM: In-memory Acceleration for Lattice-based Cryptographic Hardware.",
                    "Balancing Efficiency and Flexibility for DNN Acceleration via Temporal GPU-Systolic Array Integration.",
                    "Late Breaking Results: LDFSM: A Low-Cost Bit-Stream Generator for Low-Discrepancy Stochastic Computing.",
                    "DDOT: Data Driven Online Tuning for energy efficient acceleration.",
                    "Learning to Predict IR Drop with Effective Training for ReRAM-based Neural Network Hardware.",
                    "Non-uniform DNN Structured Subnets Sampling for Dynamic Inference.",
                    "Q-PIM: A Genetic Algorithm based Flexible DNN Quantization Method and Application to Processing-In-Memory Platform.",
                    "Content Sifting Storage: Achieving Fast Read for Large-scale Image Dataset Analysis.",
                    "Late Breaking Results: Design Dependent Mega Cell Methodology for Area and Power Optimization.",
                    "CoExe: An Efficient Co-execution Architecture for Real-Time Neural Network Services.",
                    "CAP'NN: Class-Aware Personalized Neural Network Inference.",
                    "Opportunistic Intermittent Control with Safety Guarantees for Autonomous Systems.",
                    "An Efficient Deep Learning Accelerator for Compressed Video Analysis.",
                    "On Computing Exact WCRT for DAG Tasks\u2020.",
                    "PAIR: Pin-aligned In-DRAM ECC architecture using expandability of Reed-Solomon code.",
                    "Q-CapsNets: A Specialized Framework for Quantizing Capsule Networks.",
                    "CL(R)Early: An Early-stage DSE Methodology for Cross-Layer Reliability-aware Heterogeneous Embedded Systems.",
                    "FCNNLib: An Efficient and Flexible Convolution Algorithm Library on FPGAs.",
                    "EDD: Efficient Differentiable DNN Architecture and Implementation Co-search for Embedded AI Solutions.",
                    "An Efficient Critical Path Generation Algorithm Considering Extensive Path Constraints.",
                    "Hardware Acceleration of Graph Neural Networks.",
                    "SCA: A Secure CNN Accelerator for Both Training and Inference.",
                    "TSN-Builder: Enabling Rapid Customization of Resource-Efficient Switches for Time-Sensitive Networking.",
                    "VarSim: A Fast and Accurate Variability and Leakage Aware Thermal Simulator.",
                    "Invited: Chipyard - An Integrated SoC Research and Implementation Environment.",
                    "GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning."
                ]
            }
        ]
    },
    {
        "year": "2019",
        "name": "56th DAC 2019",
        "info": "Las Vegas, NV, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2019",
                "sub_name": "Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019, Las Vegas, NV, USA, June 02-06, 2019.",
                "count": 240,
                "papers": [
                    "LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms.",
                    "Thread Weaving: Static Resource Scheduling for Multithreaded High-Level Synthesis.",
                    "Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms.",
                    "A Flat Timing-Driven Placement Flow for Modern FPGAs.",
                    "Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search.",
                    "CANN: Curable Approximations for High-Performance Deep Neural Network Accelerators.",
                    "Successive Log Quantization for Cost-Efficient Neural Networks Using Stochastic Computing.",
                    "ARGA: Approximate Reuse for GPGPU Acceleration.",
                    "Assessing the Adherence of an Industrial Autonomous Driving Framework to ISO 26262 Software Guidelines.",
                    "Tighter Dimensioning of Heterogeneous Multi-Resource Autonomous CPS with Control Performance Guarantees.",
                    "Dynamic Switching Speed Reconfiguration for Engine Performance Optimization.",
                    "A Memory-Efficient Markov Decision Process Computation Framework Using BDD-based Sampling Representation.",
                    "Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications.",
                    "LL-PCM: Low-Latency Phase Change Memory Architecture.",
                    "What does Vibration do to Your SSD?",
                    "Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing.",
                    "Enabling High-Dimensional Bayesian Optimization for Efficient Failure Detection of Analog and Mixed-Signal Circuits.",
                    "High Performance Graph Convolutional Networks with Applications in Testability Analysis.",
                    "MRLoc: Mitigating Row-hammering based on memory Locality.",
                    "System-level hardware failure prediction using deep learning.",
                    "Enabling Practical Processing in and near Memory for Data-Intensive Computing.",
                    "Practical Near-Data Processing to Evolve Memory and Storage Devices into Mainstream Heterogeneous Computing Systems.",
                    "HeadStart: Enforcing Optimal Inceptions in Pruning Deep Neural Networks for Efficient Inference on GPGPUs.",
                    "GATE: A Generalized Dataflow-level Approximation Tuning Engine For Data Parallel Architectures.",
                    "LSIM: Ultra Lightweight Similarity Measurement for Mobile Graphics Applications.",
                    "Efficient State Retention through Paged Memory Management for Reactive Transient Computing.",
                    "NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning.",
                    "DREDGE: Dynamic Repartitioning during Dynamic Graph Execution.",
                    "ROC: DRAM-based Processing with Reduced Operation Cycles.",
                    "NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge.",
                    "No Compromises: Secure NVM with Crash Consistency, Write-Efficiency and High-Performance.",
                    "In-process Memory Isolation Using Hardware Watchpoint.",
                    "H-ORAM: A Cacheable ORAM Interface for Efficient I/O Accesses.",
                    "RansomBlocker: a Low-Overhead Ransomware-Proof SSD.",
                    "Transmit or Discard: Optimizing Data Freshness in Networked Embedded Systems with Energy Harvesting Sources.",
                    "FPGA-Based Emulation of Embedded DRAMs for Statistical Error Resilience Evaluation of Approximate Computing Systems.",
                    "Adapting Layer RBERs Variations of 3D Flash Memories via Multi-granularity Progressive LDPC Reading.",
                    "A Hybrid Agent-based Design Methodology for Dynamic Cross-layer Reliability in Heterogeneous Embedded Systems.",
                    "PRIMAL: Power Inference using Machine Learning.",
                    "Partition and Propagate: an Error Derivation Algorithm for the Design of Approximate Circuits.",
                    "Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores.",
                    "STFL: Energy-Efficient Data Movement with Slow Transition Fast Level Signaling.",
                    "Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs.",
                    "In Hardware We Trust: Gains and Pains of Hardware-assisted Security.",
                    "Protecting RISC-V against Side-Channel Attacks.",
                    "ANN Based Admission Control for On-Chip Networks.",
                    "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.",
                    "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.",
                    "Sparse 3-D NoCs with Inductive Coupling.",
                    "Surf-Bless: A Confined-interference Routing for Energy-Efficient Communication in NoCs.",
                    "Effect of Distributed Directories in Mesh Interconnects.",
                    "BRIC: Locality-based Encoding for Energy-Efficient Brain-Inspired Hyperdimensional Computing.",
                    "Fast and Efficient Information Transmission with Burst Spikes in Deep Spiking Neural Networks.",
                    "Deep-DFR: A Memristive Deep Delayed Feedback Reservoir Computing System with Hybrid Neural Network Topology.",
                    "A Fault-Tolerant Neural Network Architecture.",
                    "A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM.",
                    "Noise Injection Adaption: End-to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping.",
                    "A Novel Covert Channel Attack Using Memory Encryption Engine Cache.",
                    "Designing Secure Cryptographic Accelerators with Information Flow Enforcement: A Case Study on AES.",
                    "SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation.",
                    "SpectreGuard: An Efficient Data-centric Defense Mechanism against Spectre Attacks.",
                    "PAPP: Prefetcher-Aware Prime and Probe Side-channel Attack.",
                    "HardScope: Hardening Embedded Systems Against Data-Oriented Attacks.",
                    "An Efficient Multi-fidelity Bayesian Optimization Approach for Analog Circuit Synthesis.",
                    "Rethinking Sparsity in Performance Modeling for Analog and Mixed Circuits using Spike and Slab Models.",
                    "WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout.",
                    "Digital Compatible Synthesis, Placement and Implementation of Mixed-Signal Time-Domain Computing.",
                    "A Rigorous Approach for the Sparsification of Dense Matrices in Model Order Reduction of RLC Circuits.",
                    "Enabling Complex Stimuli in Accelerated Mixed-Signal Simulation.",
                    "Scalable Generic Logic Synthesis: One Approach to Rule Them All.",
                    "Comprehensive Search for ECO Rectification Using Symbolic Sampling.",
                    "Embedding Functions Into Reversible Circuits: A Probabilistic Approach to the Number of Lines.",
                    "Disjoint-Support Decomposition and Extraction for Interconnect-Driven Threshold Logic Synthesis.",
                    "Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications.",
                    "SMatch: Structural Matching for Fast Resynthesis in FPGAs.",
                    "Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project.",
                    "ALIGN: Open-Source Analog Layout Automation from the Ground Up.",
                    "Essential Building Blocks for Creating an Open-source EDA Project.",
                    "Open-Source EDA Tools and IP, A View from the Trenches.",
                    "A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment.",
                    "Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference.",
                    "A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs.",
                    "A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture.",
                    "BitBlade: Area and Energy-Efficient Precision-Scalable Neural Network Accelerator with Bitwise Summation.",
                    "Acceleration of DNN Backward Propagation by Selective Computation of Gradients.",
                    "C3-Flow: Compute Compression Co-Design Flow for Deep Neural Networks.",
                    "ABM-SpConv: A Novel Approach to FPGA-Based Acceleration of Convolutional Neural Network Inference.",
                    "Pushing the speed limit of constant-time discrete Gaussian sampling. A case study on the Falcon signature scheme.",
                    "Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks.",
                    "A Cellular Automata Guided Obfuscation Strategy For Finite-State-Machine Synthesis.",
                    "An Efficient Spare-Line Replacement Scheme to Enhance NVM Security.",
                    "Analyzing Parallel Real-Time Tasks Implemented with Thread Pools.",
                    "Scheduling and Analysis of Parallel Real-Time Tasks with Semaphores.",
                    "Real-Time Scheduling and Analysis of Synchronous OpenMP Task Systems with Tied Tasks.",
                    "DCFNoC: A Delayed Conflict-Free Time Division Multiplexing Network on Chip.",
                    "Learning Temporal Specifications from Imperfect Traces Using Bayesian Inference.",
                    "Accelerating FPGA Prototyping through Predictive Model-Based HLS Design Space Exploration.",
                    "Sample-Guided Automated Synthesis for CCSL Specifications.",
                    "DHOOM: Reusing Design-for-Debug Hardware for Online Monitoring.",
                    "Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-tier Interconnect and Processing-in-Memory.",
                    "RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs.",
                    "MobiEye: An Efficient Cloud-based Video Detection System for Real-time Mobile Applications.",
                    "Enabling File-Oriented Fast Secure Deletion on Shingled Magnetic Recording Drives.",
                    "Enabling Failure-resilient Intermittently-powered Systems Without Runtime Checkpointing.",
                    "Sensor Drift Calibration via Spatial Correlation Model in Smart Building.",
                    "Machine Learning-Based Pre-Routing Timing Prediction with Reduced Pessimism.",
                    "LithoGAN: End-to-End Lithography Modeling with Generative Adversarial Networks.",
                    "A General Cache Framework for Efficient Generation of Timing Critical Paths.",
                    "Effective-Resistance Preserving Spectral Reduction of Graphs.",
                    "Revisiting the ARM Debug Facility for OS Kernel Security.",
                    "Low-Overhead Power Trace Obfuscation for Smart Meter Privacy.",
                    "ARM2GC: Succinct Garbled Processor for Secure Computation.",
                    "Filianore: Better Multiplier Architectures for LWE-based Post-Quantum Key Exchange.",
                    "Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory.",
                    "Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture.",
                    "A Wear-Leveling-Aware Fine-Grained Allocator for Non-Volatile Memory.",
                    "DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.",
                    "BiG: A Bivariate Gradient-Based Wirelength Model for Analytical Circuit Placement.",
                    "Routability-driven Mixed-size Placement Prototyping Approach Considering Design Hierarchy and Indirect Connectivity Between Macros.",
                    "NCTUcell: A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map.",
                    "Design Principles for True Random Number Generators for Security Applications.",
                    "Rapid Generation of High-Qality RISC-V Processors from Functional Instruction Set Specifications.",
                    "autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components.",
                    "Graph-Morphing: Exploiting Hidden Parallelism of Non-Stencil Computation in High-Level Synthesis.",
                    "Overcoming Data Transfer Bottlenecks in FPGA-based DNN Accelerators via Layer Conscious Memory Management.",
                    "High-Level Synthesis of Resource-oriented Approximate Designs for FPGAs.",
                    "Improving Scalability of Exact Modulo Scheduling with Specialized Conflict-Driven Learning.",
                    "LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator.",
                    "DRIS-3: Deep Neural Network Reliability Improvement Scheme in 3D Die-Stacked Memory based on Fault Analysis.",
                    "X-MANN: A Crossbar based Architecture for Memory Augmented Neural Networks.",
                    "On-Chip Memory Technology Design Space Explorations for Mobile Deep Neural Network Accelerators.",
                    "SkippyNN: An Embedded Stochastic-Computing Accelerator for Convolutional Neural Networks.",
                    "ZARA: A Novel Zero-free Dataflow Accelerator for Generative Adversarial Networks in 3D ReRAM.",
                    "X-DeepSCA: Cross-Device Deep Learning Side Channel Attack.",
                    "Attacking Split Manufacturing from a Deep Learning Perspective.",
                    "ALAFA: Automatic Leakage Assessment for Fault Attack Countermeasures.",
                    "ChipSecure: A Reconfigurable Analog eFlash-Based PUF with Machine Learning Attack Resiliency in 55nm CMOS.",
                    "Adversarial Attack against Modeling Attack on PUFs.",
                    "RFTC: Runtime Frequency Tuning Countermeasure Using FPGA Dynamic Reconfiguration to Mitigate Power Analysis Attacks.",
                    "Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis.",
                    "QURE: Qubit Re-allocation in Noisy Intermediate-Scale Quantum Computers.",
                    "Mapping Quantum Circuits to IBM QX Architectures Using the Minimal Number of SWAP and H Operations.",
                    "Computing Radial Basis Function Support Vector Machine using DNA via Fractional Coding.",
                    "AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM.",
                    "MiniControl: Synthesis of Continuous-Flow Microfluidics with Strictly Constrained Control Ports.",
                    "Faster Region-based Hotspot Detection.",
                    "Efficient Layout Hotspot Detection via Binarized Residual Neural Network.",
                    "DeePattern: Layout Pattern Generation with Transforming Convolutional Auto-Encoder.",
                    "GAN-SRAF: Sub-Resolution Assist Feature Generation Using Conditional Generative Adversarial Networks.",
                    "Meta-Model based High-Dimensional Yield Analysis using Low-Rank Tensor Approximation.",
                    "Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials.",
                    "Actors Revisited for Time-Critical Systems.",
                    "Time-Predictable Computing by Design: Looking Back, Looking Forward.",
                    "Consolidating High-Integrity, High-Performance, and Cyber-Security Functions on a Manycore Processor.",
                    "Efficient GPU NVRAM Persistence with Helper Warps.",
                    "FlashGPU: Placing New Flash Next to GPU Cores.",
                    "Performance-aware Wear Leveling for Block RAM in Nonvolatile FPGAs.",
                    "ZUMA: Enabling Direct Insertion/Deletion Operations with Emerging Skyrmion Racetrack Memory.",
                    "ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control.",
                    "Cooperative Arithmetic-Aware Approximation Techniques for Energy-Efficient Multipliers.",
                    "Approximate Integer and Floating-Point Dividers with Near-Zero Error Bias.",
                    "In-Stream Stochastic Division and Square Root via Correlation.",
                    "MASKER: Adaptive Mobile Security Enhancement against Automatic Speech Recognition in Eavesdropping.",
                    "Adversarial Attack on Microarchitectural Events based Malware Detectors.",
                    "Fault Sneaking Attack: a Stealthy Framework for Misleading Deep Neural Networks.",
                    "PREEMPT: PReempting Malware by Examining Embedded Processor Traces.",
                    "Workload-Aware Harmonic Partitioned Scheduling of Periodic Real-Time Tasks with Constrained Deadlines.",
                    "Holistic multi-resource allocation for multicore real-time virtualization.",
                    "Runtime Resource Management with Workload Prediction.",
                    "Code Mapping in Heterogeneous Platforms Using Deep Learning and LLVM-IR.",
                    "REAP: Runtime Energy-Accuracy Optimization for Energy Harvesting IoT Devices.",
                    "Tumbler: Energy Efficient Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes.",
                    "GreenTPU: Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit.",
                    "Thermal-Aware Design and Management for Search-based In-Memory Acceleration.",
                    "Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities.",
                    "Adversarial Machine Learning Beyond the Image Domain.",
                    "Memory-Bound Proof-of-Work Acceleration for Blockchain Applications.",
                    "Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse.",
                    "LifeGuard: A Reinforcement Learning-Based Task Mapping Strategy for Performance-Centric Aging Management.",
                    "Accurate Estimation of Program Error Rate for Timing-Speculative Processors.",
                    "Fast Performance Estimation and Design Space Exploration of Manycore-based Neural Processors.",
                    "E-LSTM: Efficient Inference of Sparse LSTM on Embedded Heterogeneous System.",
                    "ReForm: Static and Dynamic Resource-Aware DNN Reconfiguration Framework for Mobile Device.",
                    "XBioSiP: A Methodology for Approximate Bio-Signal Processing at the Edge.",
                    "RevSCA: Using Reverse Engineering to Bring Light into Backward Rewriting for Big and Dirty Multipliers.",
                    "Temporal Tracing of On-Chip Signals using Timeprints.",
                    "ACCESS: HW/SW Co-Equivalence Checking for Firmware Optimization.",
                    "Early Concolic Testing of Embedded Binaries with Virtual Prototypes: A RISC-V Case Study.",
                    "Tetris: A Streaming Accelerator for Physics-Limited 3D Plane-Wave Ultrasound Imaging.",
                    "ProbLP: A framework for low-precision probabilistic inference.",
                    "An Optimized Design Technique of Low-bit Neural Network Training for Personalization on IoT Devices.",
                    "L-MPC: A LUT based Multi-Level Prediction-Correction Architecture for Accelerating Binary-Weight Hourglass Network.",
                    "eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform.",
                    "ShuntFlow: An Efficient and Scalable Dataflow Accelerator Architecture for Streaming Applications.",
                    "A General Pattern-Based Dynamic Compilation Framework for Coarse-Grained Reconfigurable Architectures.",
                    "ReTagger: An Efficient Controller for DRAM Cache Architectures.",
                    "Software Approaches for In-time Resilience.",
                    "Cross-Layer Resilience: Challenges, Insights, and the Road Ahead.",
                    "Increasing Soft Error Resilience by Software Transformation.",
                    "FLightNNs: Lightweight Quantized Deep Neural Networks for Fast and Accurate Inference.",
                    "BiScaled-DNN: Quantizing Long-tailed Datastructures with Two Scale Factors for Deep Neural Networks.",
                    "A None-Sparse Inference Accelerator that Distills and Reuses the Computation Redundancy in CNNs.",
                    "On the Complexity Reduction of Dense Layers from O(N2) to O(NlogN) with Cyclic Sparsely Connected Layers.",
                    "Sensitivity based Error Resilient Techniques for Energy Efficient Deep Neural Network Accelerators.",
                    "St-DRC: Stretchable DRAM Refresh Controller with No Parity-overhead Error Correction Scheme for Energy-efficient DNNs.",
                    "FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge.",
                    "Scale-out Acceleration for 3D CNN-based Lung Nodule Segmentation on a Multi-FPGA System.",
                    "Dr. BFS: Data Centric Breadth-First Search on FPGAs.",
                    "Peregrine: A Flexible Hardware Accelerator for LSTM with Limited Synaptic Connection Patterns.",
                    "Systolic Cube: A Spatial 3D CNN Accelerator Architecture for Low Power Video Analysis.",
                    "Context-Aware Convolutional Neural Network over Distributed System in Collaborative Computing.",
                    "The Best of Both Worlds: On Exploiting Bit-Alterable NAND Flash for Lifetime and Read Performance Optimization.",
                    "WAS: Wear Aware Superblock Management for Prolonging SSD Lifetime.",
                    "ASCache: An Approximate SSD Cache for Error-Tolerant Applications.",
                    "Leveraging Approximate Data for Robust Flash Storage.",
                    "MARCH: MAze Routing Under a Concurrent and Hierarchical Scheme for Buses.",
                    "A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing.",
                    "A Learning-Based Recommender System for Autotuning Design Flows of Industrial High-Performance Processors.",
                    "Painting on Placement: Forecasting Routing Congestion using Conditional Generative Adversarial Nets.",
                    "Pin Accessibility Prediction and Optimization with Deep Learning-based Pin Pattern Recognition.",
                    "FIT: Fill Insertion Considering Timing.",
                    "The Metric Matters: The Art of Measuring Trust in Electronics.",
                    "Authenticated Call Stack.",
                    "United We Stand: A Threshold Signature Scheme for Identifying Outliers in PLCs.",
                    "Improving Static Power Efficiency via Placement of Network Demultiplexer over Control Plane of Router in Multi-NoCs.",
                    "How Secure are Deep Learning Algorithms from Side-Channel based Reverse Engineering?",
                    "Predicting DRC Violations Using Ensemble Random Forest Algorithm.",
                    "Analog Circuit Generator based on Deep Neural Network enhanced Combinatorial Optimization.",
                    "Distributed Timing Analysis at Scale.",
                    "Towards Practical Record and Replay for Mobile Applications.",
                    "The Ping-Pong Tunable Delay Line In A Super-Resilient Delay-Locked Loop.",
                    "An Efficient Learning-based Approach for Performance Exploration on Analog and RF Circuit Synthesis.",
                    "LODESTAR: Creating Locally-Dense CNNs for Efficient Inference on Systolic Arrays.",
                    "Robustly Executing DNNs in IoT Systems Using Coded Distributed Computing.",
                    "Visual Cortex Inspired Pixel-Level Re-configurable Processors for Smart Image Sensors.",
                    "Efficient Circuits for Quantum Search over 2D Square Lattice Architecture.",
                    "SEDA - Single Exact Dual Approximate Adders for Approximate Processors.",
                    "Merging Everything (ME): A Unified FPGA Architecture Based on Logic-in-Memory Techniques.",
                    "New Computational Results and Hardware Prototypes for Oscillator-based Ising Machines.",
                    "Internal Structure Aware RDF Data Management in SSDs."
                ]
            }
        ]
    },
    {
        "year": "2018",
        "name": "55th DAC 2018",
        "info": "San Francisco, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2018",
                "sub_name": "Proceedings of the 55th Annual Design Automation Conference, DAC 2018, San Francisco, CA, USA, June 24-29, 2018.",
                "count": 179,
                "papers": [
                    "Ensemble learning for effective run-time hardware-based malware detection: a comprehensive analysis and classification.",
                    "Deepsecure: scalable provably-secure deep learning.",
                    "DWE: decrypting learning with errors with errors.",
                    "Reverse engineering convolutional neural networks through side-channel information leaks.",
                    "OFTL: ordering-aware FTL for maximizing performance of the journaling file system.",
                    "LAWN: boosting the performance of NVMM file system through reducing write amplification.",
                    "FastGC: accelerate garbage collection via an efficient copyback-based data migration in SSDs.",
                    "Dynamic management of key states for reinforcement learning-assisted garbage collection to reduce long tail latency in SSD.",
                    "WB-trees: a meshed tree representation for FinFET analog layout designs.",
                    "Analog placement with current flow and symmetry constraints using PCP-SP.",
                    "Multi-objective bayesian optimization for analog/RF circuit synthesis.",
                    "Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors.",
                    "DPS: dynamic precision scaling for stochastic computing-based deep neural networks.",
                    "Dyhard-DNN: even more DNN acceleration with dynamic hardware reconfiguration.",
                    "Exploring the programmability for deep learning processors: from architecture to tensorization.",
                    "LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA.",
                    "Ares: a framework for quantifying the resilience of deep neural networks.",
                    "DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework.",
                    "Thundervolt: enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators.",
                    "Loom: exploiting weight and activation precisions to accelerate convolutional neural networks.",
                    "Parallelizing SRAM arrays with customized bit-cell for binary neural networks.",
                    "An ultra-low energy internally analog, externally digital vector-matrix multiplier based on NOR flash memory technology.",
                    "Coding approach for low-power 3D interconnects.",
                    "A novel 3D DRAM memory cube architecture for space applications.",
                    "A general graph based pessimism reduction framework for design optimization of timing closure.",
                    "Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units.",
                    "Noise-aware DVFS transition sequence optimization for battery-powered IoT devices.",
                    "Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule.",
                    "Semi-automatic safety analysis and optimization.",
                    "Reasoning about safety of learning-enabled components in autonomous cyber-physical systems.",
                    "Runtime monitoring for safety of intelligent vehicles.",
                    "Revisiting context-based authentication in IoT.",
                    "MAXelerator: FPGA accelerator for privacy preserving multiply-accumulate (MAC) on cloud servers.",
                    "Hypernel: a hardware-assisted framework for kernel protection without nested paging.",
                    "Reducing the overhead of authenticated memory encryption using delta encoding and ECC memory.",
                    "Reducing time and effort in IC implementation: a roadmap of challenges and solutions.",
                    "Efficient reinforcement learning for automating human decision-making in SoC design.",
                    "Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors.",
                    "Thermal-aware optimizations of reRAM-based neuromorphic computing systems.",
                    "Compiler-guided instruction-level clock scheduling for timing speculative processors.",
                    "SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processors.",
                    "Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems.",
                    "Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators.",
                    "Exact algorithms for delay-bounded steiner arborescences.",
                    "Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction.",
                    "Obstacle-avoiding open-net connector with precise shortest distance estimation.",
                    "COSAT: congestion, obstacle, and slew aware tree construction for multiple power domain design.",
                    "A machine learning framework to identify detailed routing short violations from a placed netlist.",
                    "DSA-friendly detailed routing considering double patterning and DSA template assignments.",
                    "Developing synthesis flows without human knowledge.",
                    "Efficient computation of ECO patch functions.",
                    "Canonical computation without canonical representation.",
                    "SAT based exact synthesis using DAG topology families.",
                    "Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis.",
                    "BLASYS: approximate logic synthesis using boolean matrix factorization.",
                    "Optimized I/O determinism for emerging NVM-based NVMe SSD in an enterprise system.",
                    "Improving runtime performance of deduplication system with host-managed SMR storage drives.",
                    "Wear leveling for crossbar resistive memory.",
                    "RADAR: a 3D-reRAM based DNA alignment accelerator architecture.",
                    "Mamba: closing the performance gap in productive hardware development frameworks.",
                    "ACED: a hardware library for generating DSP systems.",
                    "PARM: power supply noise aware resource management for NoC based multicore systems in the dark silicon era.",
                    "Aging-constrained performance optimization for multi cores.",
                    "A measurement system for capacitive PUF-based security enclosures.",
                    "It's hammer time: how to attack (rowhammer-based) DRAM-PUFs.",
                    "CamPUF: physically unclonable function based on CMOS image sensor fixed pattern noise.",
                    "Tamper-resistant pin-constrained digital microfluidic biochips.",
                    "Approximation-aware coordinated power/performance management for heterogeneous multi-cores.",
                    "QoS-aware stochastic power management for many-cores.",
                    "Employing classification-based algorithms for general-purpose approximate computing.",
                    "Using imprecise computing for improved non-preemptive real-time scheduling.",
                    "A modular digital VLSI flow for high-productivity SoC design.",
                    "Basejump STL: systemverilog needs a standard template library for hardware design.",
                    "TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs.",
                    "OPERON: optical-electrical power-efficient route synthesis for on-chip signals.",
                    "Soft-FET: phase transition material assisted soft switching field effect transistor for supply voltage droop mitigation.",
                    "Ultralow power acoustic feature-scoring using gaussian I-V transistors.",
                    "Test cost reduction for X-value elimination by scan slice correlation analysis.",
                    "Cross-layer fault-space pruning for hardware-assisted fault injection.",
                    "A machine learning based hard fault recuperation model for approximate hardware accelerators.",
                    "SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures.",
                    "LEAD: learning-enabled energy-aware dynamic voltage/frequency scaling in NoCs.",
                    "Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications.",
                    "Packet pump: overcoming network bottleneck in on-chip interconnects for GPGPUs.",
                    "STASH: security architecture for smart hybrid memories.",
                    "ACME: advanced counter mode encryption for secure non-volatile memories.",
                    "CASTLE: compression architecture for secure low latency, low energy, high endurance NVMs.",
                    "A collaborative defense against wear out attacks in non-volatile processors.",
                    "Protecting the supply chain for automotives and IoTs.",
                    "Reconciling remote attestation and safety-critical operation on simple IoT devices.",
                    "Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware.",
                    "Application level hardware tracing for scaling post-silicon debug.",
                    "Specification-driven automated conformance checking for virtual prototype and post-silicon designs.",
                    "Formal micro-architectural analysis of on-chip ring networks.",
                    "HFMV: hybridizing formal methods and machine learning for verification of analog and mixed-signal circuits.",
                    "Cost-aware patch generation for multi-target function rectification of engineering change orders.",
                    "Modelling multicore contention on the AURIXTM TC27x.",
                    "Cache side-channel attacks and time-predictability in high-performance critical real-time systems.",
                    "Cross-layer dependency analysis with timing dependence graphs.",
                    "Brook auto: high-level certification-friendly programming for GPU-powered automotive systems.",
                    "Dynamic vehicle software with AUTOCONT.",
                    "Automated interpretation and reduction of in-vehicle network traces at a large scale.",
                    "Atomlayer: a universal reRAM-based CNN accelerator with atomic layer computation.",
                    "Towards accurate and high-speed spiking neuromorphic systems with data quantization-aware deep networks.",
                    "CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator.",
                    "SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory.",
                    "Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification.",
                    "Hierarchical hyperdimensional computing for energy efficient classification.",
                    "Dadu-P: a scalable accelerator for robot motion planning in a dynamic environment.",
                    "Data prediction for response flows in packet processing cache.",
                    "PULP-HD: accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform.",
                    "Active forwarding: eliminate IOMMU address translation for accelerator-rich architectures.",
                    "SARA: self-aware resource allocation for heterogeneous MPSoCs.",
                    "PEP: proactive checkpointing for efficient preemption on GPUs.",
                    "FMMU: a hardware-accelerated flash map management unit for scalable performance of flash-based SSDs.",
                    "Minimizing write amplification to enhance lifetime of large-page flash-memory storage devices.",
                    "Proactive channel adjustment to improve polar code capability for flash storage devices.",
                    "Achieving defect-free multilevel 3D flash memories with one-shot program design.",
                    "Power-based side-channel instruction-level disassembler.",
                    "Side-channel security of superscalar CPUs: evaluating the impact of micro-architectural features.",
                    "Electro-magnetic analysis of GPU-based AES implementation.",
                    "GPU obfuscation: attack and defense strategies.",
                    "Measurement-based cache representativeness on multipath programs.",
                    "Resource-aware partitioned scheduling for heterogeneous multicore real-time systems.",
                    "Response-time analysis of DAG tasks supporting heterogeneous computing.",
                    "Duet: an OLED & GPU co-management scheme for dynamic resolution adaptation.",
                    "RAMP: resource-aware mapping for CGRAs.",
                    "An architecture-agnostic integer linear programming approach to CGRA mapping.",
                    "Dnestmap: mapping deeply-nested loops on ultra-low power CGRAs.",
                    "Locality aware memory assignment and tiling.",
                    "GAN-OPC: mask optimization with lithography-guided generative adversarial nets.",
                    "An efficient Bayesian yield estimation method for high dimensional and high sigma SRAM circuits.",
                    "RAIN: a tool for reliability assessment of interconnect networks - physics to software.",
                    "A fast and robust failure analysis of memory circuits using adaptive importance sampling method.",
                    "SpWA: an efficient sparse winograd convolutional neural networks accelerator on FPGAs.",
                    "Efficient winograd-based convolution kernel implementation on edge devices.",
                    "An efficient kernel transformation architecture for binary- and ternary-weight neural network inference.",
                    "Content addressable memory based binarized neural network accelerator using time-domain signal processing.",
                    "A security vulnerability analysis of SoCFPGA architectures.",
                    "Raise your game for split manufacturing: restoring the true functionality through BEOL.",
                    "Analysis of security of split manufacturing using machine learning.",
                    "Inducing local timing fault through EM injection.",
                    "IAfinder: identifying potential implicit assumptions to facilitate validation in medical cyber-physical system.",
                    "An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems.",
                    "Runtime adjustment of IoT system-on-chips for minimum energy operation.",
                    "Edge-cloud collaborative processing for intelligent internet of things: a case study on smart surveillance.",
                    "Bandwidth-efficient deep learning.",
                    "Co-design of deep neural nets and neural net accelerators for embedded vision applications.",
                    "Generalized augmented lagrangian and its applications to VLSI global placement.",
                    "Routability-driven and fence-aware legalization for mixed-cell-height circuits.",
                    "PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip.",
                    "Similarity-aware spectral sparsification by edge filtering.",
                    "S2FA: an accelerator automation framework for heterogeneous computing in datacenters.",
                    "Automated accelerator generation and optimization with composable, parallel and pipeline architecture.",
                    "TAO: techniques for algorithm-level obfuscation during high-level synthesis.",
                    "Extracting data parallelism in non-stencil kernel computing by optimally coloring folded memory conflict graph.",
                    "SMApproxlib: library of FPGA-based approximate multipliers.",
                    "Sign-magnitude SC: getting 10X accuracy for free in stochastic computing for deep neural networks.",
                    "Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators.",
                    "Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications.",
                    "LEMAX: learning-based energy consumption minimization in approximate computing with quality guarantee.",
                    "PIMA-logic: a novel processing-in-memory architecture for highly flexible and energy-efficient logic computation.",
                    "Columba S: a scalable co-layout design automation tool for microfluidic large-scale integration.",
                    "Design-for-testability for continuous-flow microfluidic biochips.",
                    "Design and architectural co-optimization of monolithic 3D liquid state machine-based neuromorphic processor.",
                    "Enabling a new era of brain-inspired computing: energy-efficient spiking neural network with ring topology.",
                    "A neuromorphic design using chaotic mott memristor with relaxation oscillation.",
                    "DrAcc: a DRAM based accelerator for accurate CNN inference.",
                    "On-chip deep neural network storage with multi-level eNVM.",
                    "Closed yet open DRAM: achieving low latency and high performance in DRAM memory systems.",
                    "VRL-DRAM: improving DRAM performance via variable refresh latency.",
                    "Enabling union page cache to boost file access performance of NVRAM-based storage device.",
                    "FLOSS: FLOw sensitive scheduling on mobile platforms.",
                    "Context-aware dataflow adaptation technique for low-power multi-core embedded systems.",
                    "Architecture decomposition in system synthesis of heterogeneous many-core systems.",
                    "NNsim: fast performance estimation based on sampled simulation of GPGPU kernels for neural networks.",
                    "STAFF: online learning with stabilized adaptive forgetting factor and feature selection algorithm.",
                    "Extensive evaluation of programming models and ISAs impact on multicore soft error reliability.",
                    "Optimized selection of wireless network topologies and components via efficient pruning of feasible paths."
                ]
            },
            {
                "sub_name_abbr": "conf/dac/2018slip",
                "sub_name": "Proceedings of the 20th System Level Interconnect Prediction Workshop, SLIP@DAC 2018, San Francisco, CA, USA, June 23, 2018.",
                "count": 6,
                "papers": [
                    "Resource and data optimization for hardware implementation of deep neural networks targeting FPGA-based edge devices.",
                    "A study of optimal cost-skew tradeoff and remaining suboptimality in interconnect tree constructions.",
                    "A design framework for processing-in-memory accelerator.",
                    "Fast and precise routability analysis with conditional design rules.",
                    "Adaptive sensitivity analysis with nonlinear power load modeling.",
                    "Exploiting PDN noise to thwart correlation power analysis attacks in 3D ICs."
                ]
            }
        ]
    },
    {
        "year": "2017",
        "name": "54th DAC 2017",
        "info": "Austin, TX, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2017",
                "sub_name": "Proceedings of the 54th Annual Design Automation Conference, DAC 2017, Austin, TX, USA, June 18-22, 2017.",
                "count": 177,
                "papers": [
                    "Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators.",
                    "Age-aware Logic and Memory Co-Placement for RRAM-FPGAs.",
                    "Multi-variable Dynamic Power Management for the GPU Subsystem.",
                    "Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors.",
                    "Adaptive Thermal Management for 3D ICs with Stacked DRAM Caches.",
                    "Toss-up Wear Leveling: Protecting Phase-Change Memories from Inconsistent Write Patterns.",
                    "3 Channel Dependency-Based Power Model for Mobile AMOLED Displays.",
                    "Exploiting Parallelism for Convolutional Connections in Processing-In-Memory Architecture.",
                    "Leave the Cache Hierarchy Operation as It Is: A New Persistent Memory Accelerating Approach.",
                    "Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking.",
                    "Secure Information Flow Verification with Mutable Dependent Types.",
                    "Ultra-Efficient Processing In-Memory for Data Intensive Applications.",
                    "RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks.",
                    "Toggle MUX: How X-Optimism Can Lead to Malicious Hardware.",
                    "XFC: A Framework for eXploitable Fault Characterization in Block Ciphers.",
                    "FFD: A Framework for Fake Flash Detection.",
                    "Delay Locking: Security Enhancement of Logic Locking against IC Counterfeiting and Overproduction.",
                    "Efficient Hierarchical Performance Modeling for Integrated Circuits via Bayesian Co-Learning.",
                    "Coupled circuit/EM simulation for radio frequency circuits.",
                    "Secure and Reliable XOR Arbiter PUF Design: An Experimental Study based on 1 Trillion Challenge Response Pair Measurements.",
                    "Efficient Bayesian Yield Optimization Approach for Analog and SRAM Circuits.",
                    "ASSURE: Authentication Scheme for SecURE Energy Efficient Non-Volatile Memories.",
                    "On Mitigation of Side-Channel Attacks in 3D ICs: Decorrelating Thermal Patterns from Power and Activity.",
                    "A Scaling Compatible, Synthesis Friendly VCO-based Delta-sigma ADC Design and Synthesis Methodology.",
                    "Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited.",
                    "Extensibility-Driven Automotive In-Vehicle Architecture Design: Invited.",
                    "PriSearch: Efficient Search on Private Data.",
                    "Extensibility in Automotive Security: Current Practice and Challenges: Invited.",
                    "An Architecture for Learning Stream Distributions with Application to RNG Testing.",
                    "Dynamic Platforms for Uncertainty Management in Future Automotive E/E Architectures: Invited.",
                    "Cryptography for Next Generation TLS: Implementing the RFC 7748 Elliptic Curve448 Cryptosystem in Hardware.",
                    "A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited.",
                    "Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack.",
                    "In Quest of the Next Information Processing Substrate: Extended Abstract: Invited.",
                    "A Systems Approach to Computing in Beyond CMOS Fabrics: Invited.",
                    "Streak: Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups.",
                    "TraPL: Track Planning of Local Congestion for Global Routing.",
                    "TrojanGuard: Simple and Effective Hardware Trojan Mitigation Techniques for Pipelined MPSoCs.",
                    "Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead.",
                    "Concurrent Pin Access Optimization for Unidirectional Routing.",
                    "Energy-Aware Standby-Sparing on Heterogeneous Multicore Systems.",
                    "Incorporating the Role of Stress on Electromigration in Power Grids with Via Arrays.",
                    "Deep Reinforcement Learning for Building HVAC Control.",
                    "SmartSwap: High-Performance and User Experience Friendly Swapping in Mobile Systems.",
                    "No-Jump-into-Basic-Block: Enforce Basic Block CFI on the Fly for Real-world Binaries.",
                    "Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement.",
                    "Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming.",
                    "LO-FAT: Low-Overhead Control Flow ATtestation in Hardware.",
                    "VirtualGC: Enabling Erase-free Garbage Collection to Upgrade the Performance of Rewritable SLC NAND Flash Memory.",
                    "Analyzing Hardware Based Malware Detectors.",
                    "TIME: A Training-in-memory Architecture for Memristor-based Deep Neural Networks.",
                    "Instruction-Level Data Isolation for the Kernel on ARM.",
                    "FlexCL: An Analytical Performance Model for OpenCL Workloads on Flexible FPGAs.",
                    "RESPARC: A Reconfigurable and Energy-Efficient Architecture with Memristive Crossbars for Deep Spiking Neural Networks.",
                    "Hardware-Software Codesign of Accurate, Multiplier-free Deep Neural Networks.",
                    "A Comprehensive Framework for Synthesizing Stencil Algorithms on FPGAs using OpenCL Model.",
                    "A New Stochastic Computing Multiplier with Application to Deep Convolutional Neural Networks.",
                    "Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs.",
                    "LSC: A Large-Scale Consensus-Based Clustering Algorithm for High-Performance FPGAs.",
                    "Optimized Design of a Human Intranet Network.",
                    "Linear Periodically Time-Varying (LPTV) Circuits Enable New Radio Architectures for Emerging Wireless Communication Paradigms: Extended Abstract: Invited.",
                    "ArchEx: An Extensible Framework for the Exploration of Cyber-Physical System Architectures.",
                    "EDiFy: An Execution time Distribution Finder.",
                    "INVITED Challenges and Potential for Incorporating Model-Based Design in Medical Device Development: Extended Abstract.",
                    "Fault-Tolerant Training with On-Line Fault Detection for RRAM-Based Neural Computing Systems.",
                    "Real-Time Meets Approximate Computing: An Elastic CNN Inference Accelerator with Adaptive Trade-off between QoS and QoR.",
                    "Learning to Produce Direct Tests for Security Verification Using Constrained Process Discovery.",
                    "ESL Design in SystemC AMS: Introducing a top-down design methodology for mixed-signal systems: Invited.",
                    "Formal Techniques for Effective Co-verification of Hardware/Software Co-designs.",
                    "Dealing with Uncertainties in Analog/Mixed-Signal Systems: Invited.",
                    "Template Aware Coverage: Taking Coverage Analysis to the Next Level.",
                    "Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems: Invited.",
                    "Test Methodology for Dual-rail Asynchronous Circuits.",
                    "A-TEAM: Automatic template-based assertion miner.",
                    "Path-Specific Functional Timing Verification under Floating and Transition Modes of Operation.",
                    "Sneak-Path Based Test and Diagnosis for 1R RRAM Crossbar Using Voltage Bias Technique.",
                    "Hierarchical Dataflow Modeling of Iterative Applications.",
                    "A New Paradigm for Synthesis of Linear Decompressors.",
                    "InCheck: An In-application Recovery Scheme for Soft Errors.",
                    "Stress-Aware Loops Mapping on CGRAs with Considering NBTI Aging Effect.",
                    "Towards Aging-Induced Approximations.",
                    "Latency-Aware Packet Processing on CPU-GPU Heterogeneous Systems.",
                    "QuAd: Design and Analysis of Quality-Area Optimal Low-Latency Approximate Adders.",
                    "Cooperative DVFS for energy-efficient HEVC decoding on embedded CPU-GPU architecture.",
                    "Bandwidth Optimization Through On-Chip Memory Restructuring for HLS.",
                    "Fast and Energy-Efficient Digital Filters for Signal Conditioning in Low-Power Microcontrollers.",
                    "Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM.",
                    "Energy-Efficient Execution for Repetitive App Usages on big.LITTLE Architectures.",
                    "DIMP: A Low-Cost Diversity Metric Based on Circuit Path Analysis.",
                    "HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect.",
                    "Phase-driven Learning-based Dynamic Reliability Management For Multi-core Processors.",
                    "Estimation of Safe Sensor Measurements of Autonomous System Under Attack.",
                    "Modeling the Effects of AUTOSAR Overheads on Application Timing and Schedulability.",
                    "A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications.",
                    "Optimizing Message Routing and Scheduling in Automotive Mixed-Criticality Time-Triggered Networks.",
                    "Greybox Design Methodology: A Program Driven Hardware Co-optimization with Ultra-Dynamic Clock Management.",
                    "Real-Time Multi-Scale Pedestrian Detection for Driver Assistance Systems.",
                    "Transport or Store?: Synthesizing Flow-based Microfluidic Biochips using Distributed Channel Storage.",
                    "Crossroads: Time-Sensitive Autonomous Intersection Management Technique.",
                    "A Discrete Model for Networked Labs-on-Chips: Linking the Physical World to Design Automation.",
                    "Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes.",
                    "Component-Oriented High-level Synthesis for Continuous-Flow Microfluidics Considering Hybrid-Scheduling.",
                    "Toward Optimal Legalization for Mixed-Cell-Height Circuit Designs.",
                    "On Quality Trade-off Control for Approximate Computing Using Iterative Training.",
                    "On Characterizing Near-Threshold SRAM Failures in FinFET Technology.",
                    "Fogging Effect Aware Placement in Electron Beam Lithography.",
                    "Correlated Rare Failure Analysis via Asymptotic Probability Evaluation.",
                    "Pin Accessibility-Driven Cell Layout Redesign and Placement Optimization.",
                    "Fast Predictive Useful Skew Methodology for Timing-Driven Placement Optimization.",
                    "Making DRAM Stronger Against Row Hammering.",
                    "Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs.",
                    "Timing Driven Incremental Multi-Bit Register Composition Using a Placement-Aware ILP formulation.",
                    "A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment.",
                    "Accelerator Design for Deep Learning Training: Extended Abstract: Invited.",
                    "An Efficient Memristor-based Distance Accelerator for Time Series Data Mining on Data Centers.",
                    "Co-training of Feature Extraction and Classification using Partitioned Convolutional Neural Networks.",
                    "Dadu: Accelerating Inverse Kinematics for High-DOF Robots.",
                    "Design of an Energy-Efficient Accelerator for Training of Convolutional Neural Networks using Frequency-Domain Computation.",
                    "Towards Design and Automation of Hardware-Friendly NOMA Receiver with Iterative Multi-User Detection.",
                    "A Kernel Decomposition Architecture for Binary-weight Convolutional Neural Networks.",
                    "Fixed-Parameter Tractable Algorithms for Optimal Layout Decomposition and Beyond.",
                    "Deep3: Leveraging Three Levels of Parallelism for Efficient Deep Learning.",
                    "Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs.",
                    "Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning.",
                    "A Fast and Power Efficient Architecture to Parallelize LSTM based RNN for Cognitive Intelligence Applications.",
                    "Minimizing Cluster Number with Clip Shifting in Hotspot Pattern Classification.",
                    "Power and Area Efficient Hold Time Fixing by Free Metal Segment Allocation.",
                    "iClaire: A Fast and General Layout Pattern Classification Algorithm.",
                    "Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading.",
                    "LibAbs: An Efficient and Accurate Timing Macro-Modeling Algorithm for Large Hierarchical Designs.",
                    "Power-aware Performance Tuning of GPU Applications Through Microbenchmarking.",
                    "LSTA: Learning-Based Static Timing Analysis for High-Dimensional Correlated On-Chip Variations.",
                    "A Clock Skewing Strategy to Reduce Power and Area of ASIC Circuits.",
                    "Low-overhead Aging-aware Resource Management on Embedded GPUs.",
                    "Optimizing Memory Efficiency for Convolution Kernels on Kepler GPUs.",
                    "A Spectral Graph Sparsification Approach to Scalable Vectorless Power Grid Integrity Verification.",
                    "Convergence-Boosted Graph Partitioning using Maximum Spanning Trees for Iterative Solution of Large Linear Circuits.",
                    "A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited.",
                    "Retiming of Two-Phase Latch-Based Resilient Circuits.",
                    "Minimizing Thermal Gradient and Pumping Power in 3D IC Liquid Cooling Network Design.",
                    "Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution.",
                    "Graph-Based Logic Bit Slicing for Datapath-Aware Placement.",
                    "A Clock Tree Optimization Framework with Predictable Timing Quality.",
                    "SABER: Selection of Approximate Bits for the Design of Error Tolerant Circuits.",
                    "Closing the Accuracy Gap of Static Performance Analysis of Asynchronous Circuits.",
                    "Optimal Circuits for Parallel Bit Reversal.",
                    "LiveSynth: Towards an Interactive Synthesis Flow.",
                    "Towards Full-System Energy-Accuracy Tradeoffs: A Case Study of An Approximate Smart Camera System.",
                    "Statistical Error Analysis for Low Power Approximate Adders.",
                    "An Ultra-Low Power Address-Event Sensor Interface for Energy-Proportional Time-to-Information Extraction.",
                    "CFPU: Configurable Floating Point Multiplier for Energy-Efficient Computing.",
                    "Pauli Frames for Quantum Computer Architectures.",
                    "Error Propagation Aware Timing Relaxation For Approximate Near Threshold Computing.",
                    "Fast Embedding of Constrained Satisfaction Problem to Quantum Annealer with Minimizing Chain Length.",
                    "Hierarchical Reversible Logic Synthesis Using LUTs.",
                    "Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration.",
                    "Detailed Placement for Two-Dimensional Directed Self-Assembly Technology.",
                    "Exploiting Thread and Data Level Parallelism for Ultimate Parallel SystemC Simulation.",
                    "Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture.",
                    "HALWPE: Hardware-Assisted Light Weight Performance Estimation for GPUs.",
                    "Statistical Pattern Based Modeling of GPU Memory Access Streams.",
                    "Hardware ODE Solvers using Stochastic Circuits.",
                    "A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability.",
                    "ObfusCADe: Obfuscating Additive Manufacturing CAD Models Against Counterfeiting: Invited.",
                    "Specification, Verification and Design of Evolving Automotive Software: Invited.",
                    "Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric Feature Process Size Characteristic.",
                    "Safety Guard: Runtime Enforcement for Safety-Critical Cyber-Physical Systems: Invited.",
                    "Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM.",
                    "Energy and Performance Trade-off in Nanophotonic Interconnects using Coding Techniques.",
                    "Group Scissor: Scaling Neuromorphic Computing Design to Large Neural Networks.",
                    "MOCA: an Inter/Intra-Chip Optical Network for Memory.",
                    "Adaptation of Enhanced TSV Capacitance as Membrane Property in 3D Brain-inspired Computing System.",
                    "Rescuing Memristor-based Neuromorphic Design with High Defects.",
                    "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.",
                    "Task Mapping on SMART NoC: Contention Matters, Not the Distance.",
                    "Accelerating Graph Community Detection with Approximate Updates via an Energy-Efficient NoC.",
                    "Network Synthesis for Database Processing Units."
                ]
            }
        ]
    },
    {
        "year": "2016",
        "name": "53rd DAC 2016",
        "info": "Austin, TX, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2016",
                "sub_name": "Proceedings of the 53rd Annual Design Automation Conference, DAC 2016, Austin, TX, USA, June 5-9, 2016.",
                "count": 174,
                "papers": [
                    "Invited - Airtouch: a novel single layer 3D touch sensing system for human/mobile devices interactions.",
                    "Invited - A 2.2 GHz SRAM with high temperature variation immunity for deep learning application under 28nm.",
                    "Invited - Wireless sensor nodes for environmental monitoring in internet of things.",
                    "Accurate phase-level cross-platform power and performance estimation.",
                    "Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture.",
                    "Single-tier virtual queuing: an efficacious memory controller architecture for MPSoCs with multiple realtime cores.",
                    "Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation.",
                    "Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits.",
                    "Correlated Bayesian Model Fusion: efficient performance modeling of large-scale tunable analog/RF integrated circuits.",
                    "Efficient performance modeling of analog integrated circuits via kernel density based sparse regression.",
                    "Relevance vector and feature machine for statistical analog circuit characterization and built-in self-test optimization.",
                    "Reliability-aware design to suppress aging.",
                    "Statistical fault injection for impact-evaluation of timing errors on application performance.",
                    "Serial T0: approximate bus encoding for energy-efficient transmission of sensor signals.",
                    "Designing approximate circuits using clock overgating.",
                    "Invited - Heterogeneous datacenters: options and opportunities.",
                    "Invited - The case for embedded scalable platforms.",
                    "A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip.",
                    "Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication.",
                    "Perform-ML: performance optimized machine learning by platform and content aware customization.",
                    "Low-power approximate convolution computing unit with domain-wall motion based \"spin-memristor\" for image processing applications.",
                    "A framework for verification of SystemC TLM programs with model slicing: a case study.",
                    "Design partitioning for large-scale equivalence checking and functional correction.",
                    "Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification.",
                    "Fault injection acceleration by simultaneous injection of non-interacting faults.",
                    "Privacy preserving localization for smart automotive systems.",
                    "Integration of multi-sensor occupancy grids into automotive ECUs.",
                    "Formal reliability analysis of switched ethernet automotive networks under transient transmission errors.",
                    "Random modulo: a new processor cache design for real-time critical systems.",
                    "Invited - Cross-layer modeling and optimization for electromigration induced reliability.",
                    "Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architecture.",
                    "Invited - Cross-layer approaches for soft error modeling and mitigation.",
                    "Invited - Energy harvesting and transient computing: a paradigm shift for embedded systems?",
                    "A low-cost conflict-free NoC for GPGPUs.",
                    "Notifying memories: a case-study on data-flow applications with NoC interfaces implementation.",
                    "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.",
                    "DISCO: a low overhead in-network data compressor for energy-efficient chip multi-processors.",
                    "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.",
                    "PICO: mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs.",
                    "Multiple patterning layout decomposition considering complex coloring rules.",
                    "Redundant via insertion for multiple-patterning directed-self-assembly lithography.",
                    "Self-aligned double patterning-aware detailed routing with double via insertion and via manufacturability consideration.",
                    "Predicting electromigration mortality under temperature and product lifetime specifications.",
                    "A Monte Carlo simulation flow for SEU analysis of sequential circuits.",
                    "Physics-based full-chip TDDB assessment for BEOL interconnects.",
                    "ageOpt-RMT: compiler-driven variation-aware aging optimization for redundant multithreading.",
                    "Improving mobile gaming performance through cooperative CPU-GPU thermal management.",
                    "nZDC: a compiler technique for near zero silent data corruption.",
                    "Automatic parallelization and accelerator offloading for embedded applications on heterogeneous MPSoCs.",
                    "Similarity-based wakeup management for mobile systems in connected standby.",
                    "Synergistic timing speculation for multi-threaded programs.",
                    "Invited - Cooperation or competition?: coexistence of safety and security in next-generation ethernet-based automotive networks.",
                    "Invited - Towards fail-operational ethernet based in-vehicle networks.",
                    "Distributed on-chip regulation: theoretical stability foundation, over-design reduction and performance optimization.",
                    "Accelerating soft-error-rate (SER) estimation in the presence of single event transients.",
                    "A fast simulator for the analysis of sub-threshold thermal noise transients.",
                    "Spectral graph sparsification in nearly-linear time leveraging efficient spectral perturbation analysis.",
                    "Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package.",
                    "Reducing control bit overhead for X-masking/X-canceling hybrid architecture via pattern partitioning.",
                    "EffiTest: efficient delay test and statistical prediction for configuring post-silicon tunable buffers.",
                    "Comprehensive optimization of scan chain timing during late-stage IC implementation.",
                    "Reducing serial I/O power in error-tolerant applications by efficient lossy encoding.",
                    "Improving performance and lifetime of NAND storage systems using relaxed program sequence.",
                    "Data cache prefetching via context directed pattern matching for coarse-grained reconfigurable arrays.",
                    "TEMP: thread batch enabled memory partitioning for GPU.",
                    "Invited - Specification and modeling for systems-on-chip security verification.",
                    "Invited - Context-aware energy-efficient communication for IoT sensor nodes.",
                    "Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores.",
                    "Designing guardbands for instantaneous aging effects.",
                    "NVSim-VXs: an improved NVSim for variation aware STT-RAM simulation.",
                    "A novel cross-layer framework for early-stage power delivery and architecture co-exploration.",
                    "A high-resolution side-channel attack on last-level cache.",
                    "GarbledCPU: a MIPS processor for secure computation in hardware.",
                    "SecDCP: secure dynamic cache partitioning for efficient timing channel protection.",
                    "Physical unclonable functions-based linear encryption against code reuse attacks.",
                    "Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability.",
                    "Match-making for monolithic 3D IC: finding the right technology node.",
                    "Lower power by voltage stacking: a fine-grained system design approach.",
                    "Leveraging FDSOI through body bias domain partitioning and bias search.",
                    "QB-trees: towards an optimal topological representation and its applications to analog layout designs.",
                    "Timing-driven cell placement optimization for early slack histogram compression.",
                    "Flip-flop clustering by weighted K-means algorithm.",
                    "Legalization algorithm for multiple-row height standard cell design.",
                    "Minimum-implant-area-aware detailed placement with spacing constraints.",
                    "Incremental layer assignment for critical path timing.",
                    "Catching the flu: emerging threats from a third party power management unit.",
                    "Information dispersion for trojan defense through high-level synthesis.",
                    "Hybrid STT-CMOS designs for reverse-engineering prevention.",
                    "AVFSM: a framework for identifying and mitigating vulnerabilities in FSMs.",
                    "PLL to the rescue: a novel EM fault countermeasure.",
                    "Remote attestation for low-end embedded devices: the prover's perspective.",
                    "Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory.",
                    "BLESS: a simple and efficient scheme for prolonging PCM lifetime.",
                    "A model-driven approach to warp/thread-block level GPU cache bypassing.",
                    "A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications.",
                    "An area-efficient consolidated configurable error correction for approximate hardware accelerators.",
                    "Approximate bitcoin mining.",
                    "Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems.",
                    "Invited - Cross-layer approximate computing: from logic to architectures.",
                    "Invited - Approximate computing with partially unreliable dynamic random access memory - approximate DRAM.",
                    "Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing.",
                    "Procedural capacitor placement in differential charge-scaling converters by nonlinearity analysis.",
                    "A novel time and voltage based SAR ADC design with self-learning technique.",
                    "Extended statistical element selection: a calibration method for high resolution in analog/RF designs.",
                    "A low-power dynamic divider for approximate applications.",
                    "Optimal design of JPEG hardware under the approximate computing paradigm.",
                    "Minimizing the energy-delay product of SRAM arrays using a device-circuit-architecture co-optimization framework.",
                    "Energy efficient computation with asynchronous races.",
                    "A quantitative analysis on microarchitectures of modern CPU-FPGA platforms.",
                    "DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family.",
                    "Resource budgeting for reliability in reconfigurable architectures.",
                    "An MPSoC for energy-efficient database query processing.",
                    "Practical statistical static timing analysis with current source models.",
                    "Statistical path tracing in timing graphs.",
                    "Efficient transistor-level timing yield estimation via line sampling.",
                    "A distributed timing analysis framework for large designs.",
                    "An MIG-based compiler for programmable logic-in-memory architectures.",
                    "Nonvolatile memory design based on ferroelectric FETs.",
                    "Architecting energy-efficient STT-RAM based register file on GPGPUs via delta compression.",
                    "PDS: pseudo-differential sensing scheme for STT-MRAM.",
                    "Invited - Things, trouble, trust: on building trust in IoT systems.",
                    "Invited - Can IoT be secured: emerging challenges in connecting the unconnected.",
                    "C-brain: a deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization.",
                    "Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks.",
                    "Switched by input: power efficient structure for RRAM-based convolutional neural network.",
                    "Simplifying deep neural networks for neuromorphic architectures.",
                    "A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision.",
                    "An efficient method for multi-level approximate logic synthesis under error rate constraint.",
                    "Precise error determination of approximated components in sequential circuits with model checking.",
                    "Area optimization of resilient designs guided by a mixed integer geometric program.",
                    "On harmonic fixed-priority scheduling of periodic real-time tasks with constrained deadlines.",
                    "A probabilistic scheduling framework for mixed-criticality systems.",
                    "Distributed scheduling for many-cores using cooperative game theory.",
                    "Utilization bounds on allocating rate-monotonic scheduled multi-mode tasks on multiprocessor systems.",
                    "DAG-aware logic synthesis of datapaths.",
                    "Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators.",
                    "Improving high-level synthesis with decoupled data structure optimization.",
                    "StitchUp: automatic control flow protection for high level synthesis circuits.",
                    "Plug-n-learn: automatic learning of computational algorithms in human-centered internet-of-things applications.",
                    "A semantics-aware design for mounting remote sensors on mobile systems.",
                    "Re-target-able software power management framework using SoC data auto-generation.",
                    "Efficient design space exploration via statistical sampling and AdaBoost learning.",
                    "Invited - Ultra low power integrated transceivers for near-field IoT.",
                    "Invited - Integrated millimeter-wave/terahertz sensor systems for near-field IoT.",
                    "Invited - Who is the major threat to tomorrow's security?: you, the hardware designer.",
                    "High-level synthesis for micro-electrode-dot-array digital microfluidic biochips.",
                    "Columba: co-layout synthesis for continuous-flow microfluidic biochips.",
                    "A quantum annealing approach for boolean satisfiability problem.",
                    "Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis.",
                    "SwiftGPU: fostering energy efficiency in a near-threshold GPU through a tactical performance boost.",
                    "VR-scale: runtime dynamic phase scaling of processor voltage regulators for improving power efficiency.",
                    "Exploration of associative power management with instruction governed operation for ultra-low power design.",
                    "MORPh: mobile OLED-friendly recording and playback system for low power video streaming.",
                    "HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition.",
                    "Shift sprinting: fine-grained temperature-aware NoC-based MCSoC architecture in dark silicon age.",
                    "Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead.",
                    "An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems.",
                    "MIRROR: symmetric timing analysis for real-time tasks on multicore platforms with shared resources.",
                    "Real-time co-scheduling of multiple dataflow graphs on multi-processor systems.",
                    "Optimal and fast throughput evaluation of CSDF.",
                    "An expected hypervolume improvement algorithm for architectural exploration of embedded processors.",
                    "Standard lattices in hardware.",
                    "Strategy without tactics: policy-agnostic hardware-enhanced control-flow integrity.",
                    "Practical public PUF enabled by solving max-flow problem on chip.",
                    "The cat and mouse in split manufacturing.",
                    "SECRET: smartly EnCRypted energy efficient non-volatile memories.",
                    "Exploiting design-for-debug for flexible SoC security architecture.",
                    "Fine-granularity tile-level parallelism in non-volatile memory architecture with two-dimensional bank subdivision.",
                    "MTJ variation monitor-assisted adaptive MRAM write.",
                    "AOS: adaptive overwrite scheme for energy-efficient MLC STT-RAM cache.",
                    "Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM.",
                    "Write-back aware shared last-level cache management for hybrid main memory.",
                    "Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories.",
                    "Invited - A box of dots: using scan-based path delay test for timing verification."
                ]
            }
        ]
    },
    {
        "year": "2015",
        "name": "52nd DAC 2015",
        "info": "San Francisco, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2015",
                "sub_name": "Proceedings of the 52nd Annual Design Automation Conference, San Francisco, CA, USA, June 7-11, 2015.",
                "count": 203,
                "papers": [
                    "A model-based and simulation-assisted FMEDA approach for safety-relevant E/E systems.",
                    "Evaluation of functional mock-up interface for vehicle power network modeling.",
                    "System simulation from operational data.",
                    "New game, new goal posts: a recent history of timing closure.",
                    "Walking a thin line: performance and quality grading vs. yield overcut.",
                    "Energy efficient MapReduce with VFI-enabled multicore platforms.",
                    "Complementary communication path for energy efficient on-chip optical interconnects.",
                    "On-chip interconnection network for accelerator-rich architectures.",
                    "Bandwidth-efficient on-chip interconnect designs for GPGPUs.",
                    "DimNoC: a dim silicon approach towards power-efficient on-chip network.",
                    "Domain-wall memory buffer for low-energy NoCs.",
                    "An EDA framework for large scale hybrid neuromorphic computing systems.",
                    "Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system.",
                    "A spiking neuromorphic design with resistive crossbar.",
                    "Vortex: variation-aware training for memristor X-bar.",
                    "Jump test for metallic CNTs in CNFET-based SRAM.",
                    "A reconfigurable analog substrate for highly efficient maximum flow computation.",
                    "Robust design of E/E architecture component platforms.",
                    "RADAR: a case for retention-aware DRAM assembly and repair in future FGR DRAM memory.",
                    "Area and performance co-optimization for domain wall memory in application-specific embedded systems.",
                    "Selective restore: an energy efficient read disturbance mitigation scheme for future STT-MRAM.",
                    "Interleaved multi-bank scratchpad memories: a probabilistic description of access conflicts.",
                    "PRES: pseudo-random encoding scheme to increase the bit flip reduction in the memory.",
                    "Guidelines to design parity protected write-back L1 data cache.",
                    "Construction of reconfigurable clock trees for MCMM designs.",
                    "A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction.",
                    "Routing-architecture-aware analytical placement for heterogeneous FPGAs.",
                    "PARR: pin access planning and regular routing for self-aligned double patterning.",
                    "Local search algorithms for timing-driven placement under arbitrary delay models.",
                    "3DIC benefit estimation and implementation guidance from 2DIC implementation.",
                    "DERA: yet another differential fault attack on cryptographic devices based on error rate analysis.",
                    "Vibration-based secure side channel for medical devices.",
                    "Information leakage chaff: feeding red herrings to side channel attackers.",
                    "TyTAN: tiny trust anchor for tiny devices.",
                    "Memory heat map: anomaly detection in real-time embedded systems using memory behavior.",
                    "Compacting privacy-preserving k-nearest neighbor search using logic synthesis.",
                    "Battery lifetime-aware automotive climate control for electric vehicles.",
                    "Security analysis of automotive architectures using probabilistic model checking.",
                    "Security aware network controllers for next generation automotive embedded systems.",
                    "Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verification.",
                    "Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling.",
                    "Parallel execution of AUTOSAR legacy applications on multicore ECUs with timed implicit communication.",
                    "Nautilus: fast automated IP design space search using guided genetic algorithms.",
                    "Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures.",
                    "Acceleration of control flows on reconfigurable architecture with a composite method.",
                    "GRIP: grammar-based IP integration and packaging for acceleration-rich SoC designs.",
                    "ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing.",
                    "Trends in functional verification: a 2014 industry study.",
                    "Verifying SystemC using stateful symbolic simulation.",
                    "In-circuit temporal monitors for runtime verification of reconfigurable designs.",
                    "Sequential equivalence checking of clock-gated circuits.",
                    "Verification of gate-level arithmetic circuits by function extraction.",
                    "Hybrid quick error detection (H-QED): accelerator validation and debug using high-level synthesis principles.",
                    "Security and privacy challenges in industrial internet of things.",
                    "Blocking unsafe behaviors in control systems through static and dynamic policy enforcement.",
                    "Timing-aware control software design for automotive systems.",
                    "Compositional modeling and analysis of automotive feature product lines.",
                    "The challenge of interoperability: model-based integration for automotive control software.",
                    "Introduction to stochastic computing and its challenges.",
                    "An introduction into fault-tolerant quantum computing.",
                    "Design automation challenges for scalable quantum architectures.",
                    "A control-theoretic approach for energy efficient CPU-GPU subsystem in mobile platforms.",
                    "Opportunistic turbo execution in NTC: exploiting the paradigm shift in performance bottlenecks.",
                    "Domain wall memory based digital signal processors for area and energy-efficiency.",
                    "DaTuM: dynamic tone mapping technique for OLED display power saving based on video classification.",
                    "RENO: a high-efficient reconfigurable neuromorphic computing accelerator design.",
                    "Scalable-effort classifiers for energy-efficient machine learning.",
                    "Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router.",
                    "Detailed routing for spacer-is-metal type self-aligned double/quadruple patterning lithography.",
                    "Mask assignment and synthesis of DSA-MP hybrid lithography for sub-7nm contacts/vias.",
                    "High performance dummy fill insertion with coupling and uniformity constraints.",
                    "An efficient shift invariant rasterization algorithm for all-angle mask patterns in ILT.",
                    "Effective model-based mask fracturing for mask cost reduction.",
                    "HAFIX: hardware-assisted flow integrity extension.",
                    "Performance analysis of a memristive crossbar PUF design.",
                    "Adaptive characterization and emulation of delay-based physical unclonable functions using statistical models.",
                    "Self-correcting STTRAM under magnetic field attacks.",
                    "On using control signals for word-level identification in a gate-level netlist.",
                    "Efficient dynamic information flow tracking on a processor with core debug interface.",
                    "What don't we know about CPS architectures?",
                    "Design tool chain for cyber-physical systems: lessons learned.",
                    "Models, abstractions, and architectures: the missing links in cyber-physical systems.",
                    "VWS: a versatile warp scheduler for exploring diverse cache localities of GPGPU applications.",
                    "Revisiting accelerator-rich CMPs: challenges and solutions.",
                    "SuperNet: multimode interconnect architecture for manycore chips.",
                    "A low latency generic accuracy configurable adder.",
                    "A 127 fps in full hd accelerator based on optimized AKAZE with efficiency and effectiveness for image feature extraction.",
                    "Exploit imbalanced cell writes to mitigate write disturbance in dense phase change memory.",
                    "Understanding soft errors in uncore components.",
                    "Interconnect reliability modeling and analysis for multi-branch interconnect trees.",
                    "Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM.",
                    "Tier-partitioning for power delivery vs cooling tradeoff in 3D VLSI for mobile applications.",
                    "Novel power grid reduction method based on L1 regularization.",
                    "A statistical methodology for noise sensor placement and full-chip voltage map generation.",
                    "Cloning your mind: security challenges in cognitive system designs and their solutions.",
                    "Design and verification for transportation system security.",
                    "Impact assessment of net metering on smart home cyberattack detection.",
                    "Ensuring functional safety compliance for ISO 26262.",
                    "Automating design-space exploration: optimal deployment of automotive SW-components in an ISO26262 context.",
                    "Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI.",
                    "EnAAM: energy-efficient anti-aging for on-chip video memories.",
                    "Mitigating the impact of faults in unreliable memories for error-resilient applications.",
                    "A STT-RAM-based low-power hybrid register file for GPGPUs.",
                    "Joint precision optimization and high level synthesis for approximate computing.",
                    "b-HiVE: a bit-level history-based error model with value correlation for voltage-scaled integer and floating point units.",
                    "\u03a3VP: host-GPU multiplexing for efficient simulation of multiple embedded GPUs on virtual platforms.",
                    "HARS: a heterogeneity-aware runtime system for self-adaptive multithreaded applications.",
                    "Accelerating real-time embedded scene labeling with convolutional networks.",
                    "SmartBalance: a sensing-driven linux load balancer for energy efficiency of heterogeneous MPSoCs.",
                    "Optimizing stream program performance on CGRA-based systems.",
                    "Detecting hardware trojans using backside optical imaging of embedded watermarks.",
                    "Detecting malicious modifications of data in third-party intellectual property cores.",
                    "A practical circuit fingerprinting method utilizing observability don't care conditions.",
                    "Investigation of obfuscation-based anti-reverse engineering for printed circuit boards.",
                    "Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks.",
                    "Highly efficient entropy extraction for true random number generators on FPGAs.",
                    "Design & verification of automotive SoC firmware.",
                    "Model-based testing of automotive software: some challenges and solutions.",
                    "New trends in dark silicon.",
                    "Approximate computing and the quest for computing efficiency.",
                    "Core vs. uncore: the heart of darkness.",
                    "A generic representation of CCSL time constraints for UML/MARTE models.",
                    "Improving worst-case cache performance through selective bypassing and register-indexed cache.",
                    "PACO: fast average-performance estimation for time-randomized caches.",
                    "Increasing confidence on measurement-based contention bounds for real-time round-robin buses.",
                    "Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration.",
                    "Efficient design space exploration of embedded platforms.",
                    "One-pass logic synthesis for graphene-based Pass-XNOR logic circuits.",
                    "OSFA: a new paradigm of gate-sizing for power/performance optimizations under multiple operating conditions.",
                    "Scalable sequence-constrained retention register minimization in power gating design.",
                    "Equivalence among stochastic logic circuits and its application.",
                    "Randomness meets feedback: stochastic implementation of logistic map dynamical system.",
                    "A cross-layer design exploration of charge-recycled power-delivery in many-layer 3d-IC.",
                    "Optimal control of PEVs for energy cost minimization and frequency regulation in the smart grid accounting for battery state-of-health degradation.",
                    "Evaluating battery aging on mobile devices.",
                    "Design for low test pattern counts.",
                    "Generation of close-to-functional broadside tests with equal primary input vectors.",
                    "Nanowire-aware routing considering high cut mask complexity.",
                    "Optimizing data placement for reducing shift operations on domain wall memories.",
                    "A SPICE model of flexible transition metal dichalcogenide field-effect transistors.",
                    "Reliability-aware synthesis for flow-based microfluidic biochips by dynamic-device mapping.",
                    "PACOR: practical control-layer routing flow with length-matching constraint for flow-based microfluidic biochips.",
                    "Monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust SRAM design.",
                    "SoC security architecture: current practices and emerging needs.",
                    "Pre-silicon security verification and validation: a formal perspective.",
                    "Correctness and security at odds: post-silicon validation of modern SoC designs.",
                    "Joint automatic control of the powertrain and auxiliary systems to enhance the electromobility in hybrid electric vehicles.",
                    "Formal methods for semi-autonomous driving.",
                    "Integrated power management in IoT devices under wide dynamic ranges of operation.",
                    "Ambient energy harvesting nonvolatile processors: from circuit to system.",
                    "ElasticCore: enabling dynamic heterogeneity with joint core and voltage/frequency scaling.",
                    "Task scheduling strategies to mitigate hardware variability in embedded shared memory clusters.",
                    "Including variability of physical models into the design automation of cyber-physical systems.",
                    "PASS: priority assignment of real-time tasks with dynamic suspending behavior under fixed-priority scheduling.",
                    "Resource usage templates and signatures for COTS multicore processors.",
                    "Dynamically adaptive scrubbing mechanism for improved reliability in reconfigurable embedded systems.",
                    "Area-efficient pipelining for FPGA-targeted high-level synthesis.",
                    "CMOST: a system-level FPGA compilation framework.",
                    "Avoiding transitional effects in dynamic circuit specialisation on FPGAs.",
                    "Efficient memory partitioning for parallel data access in multidimensional arrays.",
                    "High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths.",
                    "Physically aware high level synthesis design flow.",
                    "An algorithmic framework for efficient large-scale circuit simulation using exponential integrators.",
                    "Variation aware cross-talk aggressor alignment by mixed integer linear programming.",
                    "TA-FTA: transition-aware functional timing analysis with a four-valued encoding.",
                    "An efficient algorithm for statistical timing yield optimization.",
                    "Criticality-dependency-aware timing characterization and analysis.",
                    "A timing graph based approach to mode merging.",
                    "Efficient multivariate moment estimation via Bayesian model fusion for analog and mixed-signal circuits.",
                    "mTunes: efficient post-silicon tuning of mixed-signal/RF integrated circuits based on Markov decision process.",
                    "Towards enhancing analog circuits sizing using SMT-based techniques.",
                    "Verifying inevitability of phase-locking in a charge pump phase lock loop using sum of squares programming.",
                    "Adaptive compressed sensing architecture in wireless brain-computer interface.",
                    "A low power unsupervised spike sorting accelerator insensitive to clustering initialization in sub-optimal feature space.",
                    "The SIMON and SPECK lightweight block ciphers.",
                    "EM attack sensor: concept, circuit, and design-automation methodology.",
                    "Design and integration challenges of building security hardware IP.",
                    "Achieving power and reliability sign-off for automotive semiconductor designs.",
                    "Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips.",
                    "Hayat: harnessing dark silicon and variability for aging deceleration and balancing.",
                    "Network footprint reduction through data access and computation placement in NoC-based manycores.",
                    "Designing time partitions for real-time hypervisor with sufficient temporal independence.",
                    "Compiler directed automatic stack trimming for efficient non-volatile processors.",
                    "Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor.",
                    "Transient-simulation guided graph sparsification approach to scalable harmonic balance (HB) analysis of post-layout RF circuits leveraging heterogeneous CPU-GPU computing systems.",
                    "Parallel circuit simulation using the direct method on a heterogeneous cloud.",
                    "An efficient algorithm for frequency-weighted balanced truncation of VLSI interconnects in descriptor form.",
                    "Design tools for oscillator-based computing systems.",
                    "Layout-dependent-effects-aware analytical analog placement.",
                    "Cutting structure-aware analog placement based on self-aligned double patterning with e-beam lithography.",
                    "To collect or not to collect: just-in-time garbage collection for high-performance SSDs with long lifetimes.",
                    "Achieving SLC performance with MLC flash memory.",
                    "Virtual flash chips: rethinking the layer design of flash devices to improve data recoverability.",
                    "FlexLevel: a novel NAND flash storage system design for LDPC latency reduction.",
                    "Approximate storage for energy efficient spintronic memories.",
                    "A synthesis methodology for application-specific logic-in-memory designs.",
                    "Pushing multiple patterning in sub-10nm: are we ready?",
                    "EUV and e-beam manufacturability: challenges and solutions.",
                    "Layout optimization and template pattern verification for directed self-assembly (DSA).",
                    "Virtual to the (near) end: using virtual platforms for continuous integration.",
                    "Power-Performance Modelling of Mobile Gaming Workloads on Heterogeneous MPSoCs.",
                    "An Analysis of Accelerator Coupling in Heterogeneous Architectures.",
                    "A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's."
                ]
            }
        ]
    },
    {
        "year": "2014",
        "name": "51st DAC 2014",
        "info": "San Francisco, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2014",
                "sub_name": "The 51st Annual Design Automation Conference 2014, DAC '14, San Francisco, CA, USA, June 1-5, 2014.",
                "count": 213,
                "papers": [
                    "Verification of Non-Mainline Functions in Todays Processor Chips.",
                    "Validation of SoC Firmware-Hardware Flows: Challenges and Solution Directions.",
                    "Architecting Dynamic Power Management to be Formally Verifiable.",
                    "On Enhancing Power Benefits in 3D ICs: Block Folding and Bonding Styles Perspective.",
                    "Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs.",
                    "On Timing Closure: Buffer Insertion for Hold-Violation Removal.",
                    "Post-Routing Latch Optimization for Timing Closure.",
                    "Contactless Stacked-die Testing for Pre-bond Interposers.",
                    "Leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits.",
                    "One-Shot Calibration of RF Circuits Based on Non-Intrusive Sensors.",
                    "On Using Implied Values in EDT-based Test Compression.",
                    "ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era.",
                    "Quantitative Analysis of Control Flow Checking Mechanisms for Soft Errors.",
                    "An Efficient Real Time Fault Detection and Tolerance Framework Validated on the Intel SCC Processor.",
                    "Multi-Objective Local-Search Optimization using Reliability Importance Measuring.",
                    "eButton: A Wearable Computer for Health Monitoring and Personal Assistance.",
                    "Ultra-Low Power Design of Wearable Cardiac Monitoring Systems.",
                    "Exploiting Shaper Context to Improve Performance Bounds of Ethernet AVB Networks.",
                    "An Efficient Wire Routing and Wire Sizing Algorithm for Weight Minimization of Automotive Systems.",
                    "Schedule Integration Framework for Time-Triggered Automotive Architectures.",
                    "Aspect-oriented Modeling of Attacks in Automotive Cyber-Physical Systems.",
                    "Containing Timing-Related Certification Cost in Automotive Systems Deploying Complex Hardware.",
                    "Translation Validation for Stateflow to C.",
                    "Advanced Soft-Error-Rate (SER) Estimation with Striking-Time and Multi-Cycle Effects.",
                    "LiVe: Timely Error Detection in Light-Lockstep Safety Critical Systems.",
                    "BEOL Scaling Limits and Next Generation Technology Prospects.",
                    "On the Design of Reliable 3D-ICs Considering Charged Device Model ESD Events During Die Stacking.",
                    "Fast and Accurate Full-chip Extraction and Optimization of TSV-to-Wire Coupling.",
                    "BMF-BD: Bayesian Model Fusion on Bernoulli Distribution for Efficient Yield Estimation of Integrated Circuits.",
                    "Remembrance of Transistors Past: Compact Model Parameter Extraction Using Bayesian Inference and Incomplete New Measurements.",
                    "Static Mapping of Mixed-Critical Applications for Fault-Tolerant MPSoCs.",
                    "GUARD: GUAranteed Reliability in Dynamically Reconfigurable Systems.",
                    "FALCON: A Framework for HierarchicAL Computation of Metrics for CompONent-Based Parameterized SoCs.",
                    "Ontology-guided Conceptual Analysis of Design Specifications.",
                    "State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System.",
                    "SLC-enabled Wear Leveling for MLC PCM Considering Process Variation.",
                    "Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture.",
                    "Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination.",
                    "Computation Offloading by Using Timing Unreliable Components in Real-Time Systems.",
                    "Integrated CPU-GPU Power Management for 3D Mobile Games.",
                    "Content-centric Display Energy Management for Mobile Devices.",
                    "Catch Your Attention: Quality-retaining Power Saving on Mobile OLED Displays.",
                    "A Secure but still Safe and Low Cost Automotive Communication Technique.",
                    "Typical Worst Case Response-Time Analysis and its Use in Automotive Network Design.",
                    "Powertrain Co-Simulation using AUTOSAR and the Functional Mockup Interface standard.",
                    "Monitoring Reliability in Embedded Processors - A Multi-layer View.",
                    "Multi-Layer Dependability: From Microarchitecture to Application Level.",
                    "Multi-Layer Memory Resiliency.",
                    "Workload- and Instruction-Aware Timing Analysis: The missing Link between Technology and System-level Resilience.",
                    "Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process.",
                    "Throughput Optimization for SADP and E-beam based Manufacturing of 1D Layout.",
                    "MOSAIC: Mask Optimizing Solution With Process Window Aware Inverse Correction.",
                    "Layout Decomposition for Quadruple Patterning Lithography and Beyond.",
                    "Simultaneous EUV Flare Variation Minimization and CMP Control with Coupling-Aware Dummification.",
                    "Directed Self-Assembly (DSA) Template Pattern Verification.",
                    "Post-Silicon Validation of the IBM POWER8 Processor.",
                    "Coverage Learned Targeted Validation for Incremental HW Changes.",
                    "Verification of Transactional Memory in POWER8.",
                    "A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification.",
                    "Balancing Scalability and Uniformity in SAT Witness Generator.",
                    "Code Coverage of Assertions Using RTL Source Code Analysis.",
                    "Power-Performance Study of Block-Level Monolithic 3D-ICs Considering Inter-Tier Performance Variations.",
                    "A New Field-assisted Access Scheme of STT-RAM with Self-reference Capability.",
                    "OD3P: On-Demand Page Paired PCM.",
                    "Modeling and Analysis of Domain Wall Dynamics for Robust and Low-Power Embedded Memory.",
                    "Simultaneous Sizing, Reference Voltage and Clamp Voltage Biasing for Robustness, Self-Calibration and Testability of STTRAM Arrays.",
                    "Computer-Aided Design of Machine Learning Algorithm: Training Fixed-Point Classifier for On-Chip Low-Power Implementation.",
                    "Sense-making from Distributed and Mobile Sensing Data: A Middleware Perspective.",
                    "Resource Efficient Mobile Communications for Crowd-Sensing.",
                    "Demystifying Energy Usage in Smartphones.",
                    "Metasynthesis for Designing Automotive SoCs.",
                    "Design Methods for Augmented Reality In-Vehicle Infotainment Systems.",
                    "Computing with Hybrid CMOS/STO Circuits.",
                    "Neuro Inspired Computing with Coupled Relaxation Oscillators.",
                    "Reliability-aware Register Binding for Control-Flow Intensive Designs.",
                    "Flushing-Enabled Loop Pipelining for High-Level Synthesis.",
                    "An Optimal Microarchitecture for Stencil Computation Acceleration Based on Non-Uniform Partitioning of Data Reuse Buffers.",
                    "CGPA: Coarse-Grained Pipelined Accelerators.",
                    "Early-Stage Power Grid Design: Extraction, Modeling and Optimization.",
                    "Physics-based Electromigration Assessment for Power Grid Networks.",
                    "MATEX: A Distributed Framework for Transient Simulation of Power Distribution Networks.",
                    "REscope: High-dimensional Statistical Circuit Simulation towards Full Failure Region Coverage.",
                    "On Trading Wear-leveling with Heal-leveling.",
                    "dTune: Leveraging Reliable Code Generation for Adaptive Dependability Tuning under Process Variation and Aging-Induced Effects.",
                    "User-Centric Energy-Efficient Scheduling on Multi-Core Mobile Devices.",
                    "Sufficient Temporal Independence and Improved Interrupt Latencies in a Real-Time Hypervisor.",
                    "Low-cost On-Chip Structures for Combating Die and IC Recycling.",
                    "CACI: Dynamic Current Analysis Towards Robust Recycled Chip Identification.",
                    "A Highly Flexible Ring Oscillator PUF.",
                    "Reverse Engineering and Prevention Techniques for Physical Unclonable Functions Using Side Channels.",
                    "An Automobile Detection Algorithm Development for Automated Emergency Braking System.",
                    "A Cost Efficient Online Algorithm for Automotive Idling Reduction.",
                    "Scalable Co-Simulation of Functional Models With Accurate Event Exchange.",
                    "Design and Implementation of a Dynamic Component Model for Federated AUTOSAR Systems.",
                    "Automated Specification and Verification of Functional Safety in Heavy-Vehicles: the VeriSpec Approach.",
                    "Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures.",
                    "ApproxIt: An Approximate Computing Framework for Iterative Methods.",
                    "Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs.",
                    "Low Power GPGPU Computation with Imprecise Hardware.",
                    "Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches.",
                    "SHiFA: System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems.",
                    "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.",
                    "VIX: Virtual Input Crossbar for Efficient Switch Allocation.",
                    "Disease Diagnosis-on-a-Chip: Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis.",
                    "CAP: Communication Aware Programming.",
                    "Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM.",
                    "Branch-Aware Loop Mapping on CGRAs.",
                    "Reduction Operator for Wide-SIMDs Reconsidered.",
                    "PUFatt: Embedded Platform Attestation Based on Novel Processor-Based PUFs.",
                    "Beyond ECDSA and RSA: Lattice-based Digital Signatures on Constrained Devices.",
                    "Software Only, Extremely Compact, Keccak-based Secure PRNG on ARM Cortex-M.",
                    "Ultra Low-Power implementation of ECC on the ARM Cortex-M0+.",
                    "Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges.",
                    "Steep Slope Devices: Enabling New Architectural Paradigms.",
                    "Approximate property checking of mixed-signal circuits.",
                    "A Rigorous Graphical Technique for Predicting Sub-harmonic Injection Locking in LC Oscillators.",
                    "An Efficient Two-level DC Operating Points Finder for Transistor Circuits.",
                    "A Time-Unrolling Method to Compute Sensitivity of Dynamic Systems.",
                    "Selective Inversion of Inductance Matrix for Large-Scale Sparse RLC Simulation.",
                    "Probabilistic Bug Localization via Statistical Inference based on Partially Observed Data.",
                    "ePlace: Electrostatics Based Placement Using Nesterov's Method.",
                    "Density-aware Detailed Placement with Instant Legalization.",
                    "POLAR 2.0: An Effective Routability-Driven Placer.",
                    "Routability-Driven Blockage-Aware Macro Placement.",
                    "Row Based Dual-VDD Island Generation and Placement.",
                    "Walking Pads: Managing C4 Placement for Transient Voltage Noise Minimization.",
                    "Symbolic Analysis of Dataflow Applications Mapped onto Shared Heterogeneous Resources.",
                    "A Design Methodology for Compositional High-Level Synthesis of Communication-Centric SoCs.",
                    "DAPs: Dynamic Adjustment and Partial Sampling for Multithreaded/Multicore Simulation.",
                    "Area-Efficient Event Stream Ordering for Runtime Observability of Embedded Systems.",
                    "On the Scheduling of Fault-Tolerant Mixed-Criticality Systems.",
                    "An Approximate Computing Technique for Reducing the Complexity of a Direct-Solver for Sparse Linear Systems in Real-Time Video Processing.",
                    "Hardware-Assisted Fine-Grained Control-Flow Integrity: Towards Efficient Protection of Embedded Systems Against Software Exploitation.",
                    "Using a High-Level Test Generation Expert System for Testing In-Car Networks.",
                    "Statistical Battery Models and Variation-Aware Battery Management.",
                    "Battery Management and Application for Energy-Efficient Buildings.",
                    "System-Level Floorplan-Aware Analysis of Integrated CPU-GPUs.",
                    "Hardware-in-the-loop Simulation for CPU/GPU Heterogeneous Platforms.",
                    "Dynamic Power Management of Off-Chip Links for Hybrid Memory Cubes.",
                    "A Swap-based Cache Set Index Scheme to Leverage both Superpage and Page Coloring Optimizations.",
                    "An Efficient Bi-criteria Flow Channel Routing Algorithm For Flow-based Microfluidic Biochips.",
                    "Exact One-pass Synthesis of Digital Microfluidic Biochips.",
                    "Practical Functional and Washing Droplet Routing for Cross-Contamination Avoidance in Digital Microfluidic Biochips.",
                    "Demand-Driven Mixture Preparation and Droplet Streaming using Digital Microfluidic Biochips.",
                    "EC-Cache: Exploiting Error Locality to Optimize LDPC in NAND Flash-Based SSDs.",
                    "Retention Trimming for Wear Reduction of Flash Memory Storage Systems.",
                    "Space-Efficient Multiversion Index Scheme for PCM-based Embedded Database Systems.",
                    "Deterministic Crash Recovery for NAND Flash Based Storage Systems.",
                    "Scalable Certification Framework for Behavioral Synthesis Front-End.",
                    "Parallel Hierarchical Reachability Analysis for Analog Verification.",
                    "Automatic Verification of Floating Point Units.",
                    "Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gr\u00f6bner Bases.",
                    "Circuit Camouflage Integration for Hardware IP Protection.",
                    "FPGA Security: From Features to Capabilities to Trusted Systems.",
                    "Hardware Trojan Detection through Golden Chip-Free Statistical Side-Channel Fingerprinting.",
                    "Detecting Reliability Attacks during Split Fabrication using Test-only BEOL Stack.",
                    "High-Level Synthesis for Run-Time Hardware Trojan Detection and Recovery.",
                    "Fort-NoCs: Mitigating the Threat of a Compromised NoC.",
                    "Data Mining In EDA - Basic Principles, Promises, and Constraints.",
                    "NoC-Sprinting: Interconnect for Fine-Grained Sprinting in the Dark Silicon Era.",
                    "darkNoC: Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon.",
                    "Power-Aware NoCs through Routing and Topology Reconfiguration.",
                    "Quality-of-Service for a High-Radix Switch.",
                    "Enabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization.",
                    "Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC.",
                    "Design Methodologies for 3D Mixed Signal Integrated Circuits: a Practical 12-bit SAR ADC Design Case.",
                    "An HDL-Based System Design Methodology for Multistandard RF SoC's.",
                    "Run-Time Technique for Simultaneous Aging and Power Optimization in GPGPUs.",
                    "On the Simulation of NBTI-Induced Performance Degradation Considering Arbitrary Temperature and Voltage Variations.",
                    "Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems.",
                    "Modeling and Experimental Demonstration of Accelerated Self-Healing Techniques.",
                    "Designing Stealthy Trojans with Sequential Logic: A Stream Cipher Case Study.",
                    "FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness.",
                    "Advanced Techniques for Designing Stealthy Hardware Trojans.",
                    "A Red Team/Blue Team Assessment of Functional Analysis Methods for Malicious Circuit Identification.",
                    "A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms.",
                    "Tile Before Multiplication: An Efficient Strategy to Optimize DSP Multiplier for Accelerating Prime Field ECC for NIST Curves.",
                    "Secure Memristor-based Main Memory.",
                    "TI-TRNG: Technology Independent True Random Number Generator.",
                    "Accelerator-Rich Architectures: Opportunities and Progresses.",
                    "Exploring the Heterogeneous Design Space for both Performance and Reliability.",
                    "Enabling Dynamic Heterogeneity Through Core-on-Core Stacking.",
                    "Power management through DVFS and dynamic body biasing in FD-SOI circuits.",
                    "Thermal Implications of On-Chip Voltage Regulation: Upcoming Challenges and Possible Solutions.",
                    "The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives.",
                    "Power-Aware Deployment and Control of Forced-Convection and Thermoelectric Coolers.",
                    "Thermal-Sustainable Power Budgeting for Dynamic Threading.",
                    "ClusRed: Clustering and Network Reduction Based Probabilistic Optimal Power Flow Analysis for Large-Scale Smart Grids.",
                    "TACUE: A Timing-Aware Cuts Enumeration Algorithm for Parallel Synthesis.",
                    "Datapath Synthesis for Overclocking: Online Arithmetic for Latency-Accuracy Trade-offs.",
                    "Functional ECO Using Metal-Configurable Gate-Array Spare Cells.",
                    "Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits.",
                    "Parallel FPGA Routing based on the Operator Formulation.",
                    "Majority-Inverter Graph: A Novel Data-Structure and Algorithms for Efficient Logic Optimization.",
                    "Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing.",
                    "Exploration of GPGPU Register File Architecture Using Domain-wall-shift-write based Racetrack Memory.",
                    "An Efficient STT-RAM Last Level Cache Architecture for GPUs.",
                    "Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems.",
                    "Variation Aware Cache Partitioning for Multithreaded Programs.",
                    "MASH{fifo}: A Hardware-Based Multiple Cache Simulator for Rapid FIFO Cache Analysis.",
                    "Radiation-Induced Soft Error Analysis of SRAMs in SOI FinFET Technology: A Device to Circuit Approach.",
                    "Robust and In-Situ Self-Testing Technique for Monitoring Device Aging Effects in Pipeline Circuits.",
                    "BTI-Induced Aging under Random Stress Waveforms: Modeling, Simulation and Silicon Validation.",
                    "A New Asynchronous Pipeline Template for Power and Performance Optimization.",
                    "C-Mine: Data Mining of Logic Common Cases for Low Power Synthesis of Better-Than-Worst-Case Designs.",
                    "Fast and Accurate Thermal Modeling and Optimization for Monolithic 3D ICs.",
                    "Hardware/Software Co-Design of Elliptic-Curve Cryptography for Resource-Constrained Applications.",
                    "Techniques for Foundry Identification.",
                    "QMS: Evaluating the Side-Channel Resistance of Masked Software from Source Code.",
                    "A Multiple Equivalent Execution Trace Approach to Secure Cryptographic Embedded Software.",
                    "System-Level Security for Network Processors with Hardware Monitors.",
                    "Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes.",
                    "The First EDA MOOC: Teaching Design Automation to Planet Earth."
                ]
            }
        ]
    },
    {
        "year": "2013",
        "name": "50th DAC 2013",
        "info": "Austin, TX, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2013",
                "sub_name": "The 50th Annual Design Automation Conference 2013, DAC '13, Austin, TX, USA, May 29 - June 07, 2013.",
                "count": 185,
                "papers": [
                    "Mapping on multi/many-core systems: survey of current and emerging trends.",
                    "Workload and user experience-aware dynamic reliability management in multicore processors.",
                    "Liveness evaluation of a cyclo-static DataFlow graph.",
                    "Double patterning lithography-aware analog placement.",
                    "Simultaneous analog placement and routing with current flow and current density considerations.",
                    "Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits.",
                    "Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine.",
                    "Dynamic behavior of cell signaling networks: model design and analysis automation.",
                    "Defect tolerance in nanodevice-based programmable interconnects: utilization beyond avoidance.",
                    "An efficient and effective analytical placer for FPGAs.",
                    "Throughput-oriented kernel porting onto FPGAs.",
                    "Memory partitioning for multidimensional arrays in high-level synthesis.",
                    "Balancing security and utility in medical devices?",
                    "Towards trustworthy medical devices and body area networks.",
                    "Low-energy encryption for medical devices: security adds an extra design dimension.",
                    "Aging-aware compiler-directed VLIW assignment for GPGPU architectures.",
                    "Exploiting program-level masking and error propagation for constrained reliability optimization.",
                    "REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs).",
                    "Polyhedral model based mapping optimization of loop nests for CGRAs.",
                    "Improving energy gains of inexact DSP hardware through reciprocative error compensation.",
                    "Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description.",
                    "XDRA: exploration and optimization of last-level cache for energy reduction in DDR DRAMs.",
                    "Towards variation-aware system-level power estimation of DRAMs: an empirical approach.",
                    "TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes.",
                    "Stitch-aware routing for multiple e-beam lithography.",
                    "Automatic design rule correction in presence of multiple grids and track patterns.",
                    "Multiple chip planning for chip-interposer codesign.",
                    "GPU-based n-detect transition fault ATPG.",
                    "Post-silicon conformance checking with virtual prototypes.",
                    "On testing timing-speculative circuits.",
                    "An ATE assisted DFD technique for volume diagnosis of scan chains.",
                    "Predicting future technology performance.",
                    "Predicting future product performance: modeling and evaluation of standard cells in FinFET technologies.",
                    "The ITRS design technology and system drivers roadmap: process and status.",
                    "Proactive circuit allocation in multiplane NoCs.",
                    "A heterogeneous multiple network-on-chip design: an application-aware approach.",
                    "Designing energy-efficient NoC for real-time embedded systems through slack optimization.",
                    "RISO: relaxed network-on-chip isolation for cloud processors.",
                    "Smart hill climbing for agile dynamic mapping in many-core systems.",
                    "HCI-tolerant NoC router microarchitecture.",
                    "Optimization of quantum circuits for interaction distance in linear nearest neighbor architectures.",
                    "LEQA: latency estimation for a quantum algorithm mapped to a quantum circuit fabric.",
                    "Pareto epsilon-dominance and identifiable solutions for BioCAD modeling.",
                    "Design of cyberphysical digital microfluidic biochips under completion-time uncertainties in fluidic operations.",
                    "Gene modification identification under flux capacity uncertainty.",
                    "A field-programmable pin-constrained digital microfluidic biochip.",
                    "BDS-MAJ: a BDD-based logic synthesis tool exploiting majority logic decomposition.",
                    "Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures.",
                    "Synthesis of feedback decoders for initialized encoders.",
                    "On learning-based methods for design-space exploration with high-level synthesis.",
                    "Runtime dependency analysis for loop pipelining in high-level synthesis.",
                    "A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices.",
                    "Cross-layer racetrack memory design for ultra high density and low power consumption.",
                    "Improving the energy efficiency of hardware-assisted watchpoint systems.",
                    "Low-power area-efficient large-scale IP lookup engine based on binary-weighted clustered networks.",
                    "Real-time use-aware adaptive MIMO RF receiver systems for energy efficiency under BER constraints.",
                    "Improving charging efficiency with workload scheduling in energy harvesting embedded systems.",
                    "Creation of ESL power models for communication architectures using automatic calibration.",
                    "A transmission gate physical unclonable function and on-chip voltage-to-digital conversion technique.",
                    "RESP: a robust physical unclonable function retrofitted into embedded SRAM array.",
                    "VeriTrust: verification for hardware trust.",
                    "RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors.",
                    "ABCD-L: approximating continuous linear systems using boolean models.",
                    "Bayesian model fusion: large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data.",
                    "Efficient moment estimation with extremely small sample size via bayesian inference for analog/mixed-signal validation.",
                    "Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis.",
                    "Machine-learning-based hotspot detection using topological classification and critical feature extraction.",
                    "A novel fuzzy matching model for lithography hotspot detection.",
                    "An efficient layout decomposition approach for triple patterning lithography.",
                    "E-BLOW: e-beam lithography overlapping aware stencil planning for MCC system.",
                    "Automatic clustering of wafer spatial signatures.",
                    "Multidimensional analog test metrics estimation using extreme value theory and statistical blockade.",
                    "High-throughput TSV testing and characterization for 3D integration using thermal mapping.",
                    "On effective and efficient in-field TSV repair for stacked 3D ICs.",
                    "Cloud platforms and embedded computing: the operating systems of the future.",
                    "Tessellation: refactoring the OS around explicit resource containers with continuous adaptation.",
                    "The autonomic operating system research project: achievements and future directions.",
                    "Role of power grid in side channel attack and power-grid-aware secure design.",
                    "NumChecker: detecting kernel control-flow modifying rootkits by using hardware performance counters.",
                    "High-performance hardware monitors to protect network processors from data plane attacks.",
                    "Compiler-based side channel vulnerability analysis and optimized countermeasures application.",
                    "Lighting the dark silicon by exploiting heterogeneity on future processors.",
                    "Simultaneous multithreading support in embedded distributed memory MPSoCs.",
                    "APPLE: adaptive performance-predictable low-energy caches for reliable hybrid voltage operation.",
                    "An optimized page translation for mobile virtualization.",
                    "Scalable vectorless power grid current integrity verification.",
                    "Constraint abstraction for vectorless power grid verification.",
                    "The impact of electromigration in copper interconnects on power grid integrity.",
                    "TinySPICE: a parallel SPICE simulator on GPU for massively repeated small circuit simulations.",
                    "An optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem.",
                    "Smart non-default routing for clock power reduction.",
                    "Routing congestion estimation with real design constraints.",
                    "Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography.",
                    "21st century digital design tools.",
                    "System architecture and software design for electric vehicles.",
                    "Model-based development and verification of control software for electric vehicles.",
                    "Hybrid energy storage systems and battery management for electric vehicles.",
                    "Reliability challenges for electric vehicles: from devices to architecture and systems software.",
                    "Reliable on-chip systems in the nano-era: lessons learnt and future trends.",
                    "A layout-based approach for multiple event transient analysis.",
                    "Quantitative evaluation of soft error injection techniques for robust system design.",
                    "Efficiently tolerating timing violations in pipelined microprocessors.",
                    "Hierarchical decoding of double error correcting codes for high speed reliable memories.",
                    "Power benefit study for ultra-high density transistor-level monolithic 3D ICs.",
                    "Rapid exploration of processing and design guidelines to overcome carbon nanotube variations.",
                    "Minimum-energy state guided physical design for nanomagnet logic.",
                    "Ultra low power associative computing with spin neurons and resistive crossbar memory.",
                    "Understanding the trade-offs in multi-level cell ReRAM memory design.",
                    "Exploring tunnel-FET for ultra low power analog applications: a case study on operational transconductance amplifier.",
                    "Energy-optimal SRAM supply voltage scheduling under lifetime and error constraints.",
                    "Relax-and-retime: a methodology for energy-efficient recovery based design.",
                    "Post-placement voltage island generation for timing-speculative circuits.",
                    "Analysis and characterization of inherent application resilience for approximate computing.",
                    "Dynamic voltage and frequency scaling for shared resources in multicore processor designs.",
                    "Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems.",
                    "Verifying SystemC using an intermediate verification language and symbolic simulation.",
                    "Handling design and implementation optimizations in equivalence checking for behavioral synthesis.",
                    "A counterexample-guided interpolant generation algorithm for SAT-based model checking.",
                    "A robust constraint solving framework for multiple constraint sets in constrained random verification.",
                    "Simulation knowledge extraction and reuse in constrained random processor verification.",
                    "Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation.",
                    "The role of cascade, a cycle-based simulation infrastructure, in designing the anton special-purpose supercomputers.",
                    "Towards structured ASICs using polarity-tunable Si nanowire transistors.",
                    "Sacha: the Stanford carbon nanotube controlled handshaking robot.",
                    "Electrical artificial skin using ultraflexible organic transistor.",
                    "Non-volatile FPGAs based on spintronic devices.",
                    "Relays do not leak: CMOS does.",
                    "Single-photon image sensors.",
                    "A novel analytical method for worst case response time estimation of distributed embedded systems.",
                    "Optimizations for configuring and mapping software pipelines in many core systems.",
                    "A scenario-based run-time task mapping algorithm for MPSoCs.",
                    "Early exploration for platform architecture instantiation with multi-mode application partitioning.",
                    "CoARX: a coprocessor for ARX-based cryptographic algorithms.",
                    "Reconfigurable pipelined coprocessor for multi-mode communication transmission.",
                    "Accelerators for biologically-inspired attention and recognition.",
                    "Stochastic circuits for real-time image-processing applications.",
                    "An event-driven simulation methodology for integrated switching power supplies in SystemVerilog.",
                    "A new time-stepping method for circuit simulation.",
                    "Time-domain segmentation based massively parallel simulation for ADCs.",
                    "A direct finite element solver of linear complexity for large-scale 3-D circuit extraction in multiple dielectrics.",
                    "FPGA code accelerators - the compiler perspective.",
                    "Can CAD cure cancer?",
                    "Let's put the car in your phone!",
                    "The undetectable and unprovable hardware trojan horse.",
                    "Path to a TeraByte of on-chip memory for petabit per second bandwidth with < 5watts of power.",
                    "Reconciling real-time guarantees and energy efficiency through unlocked-cache prefetching.",
                    "Integrated instruction cache analysis and locking in multitasking real-time systems.",
                    "Precise timing analysis for direct-mapped caches.",
                    "SSDM: smart stack data management for software managed multicores (SMMs).",
                    "Taming the complexity of coordinated place and route.",
                    "Routability-driven placement for hierarchical mixed-size circuit designs.",
                    "Ripple 2.0: high quality routability-driven placement via global router integration.",
                    "Optimization of placement solutions for routability.",
                    "Exploration with upgradeable models using statistical methods for physical model emulation.",
                    "Modular system-level architecture for concurrent cell balancing.",
                    "A method to abstract RTL IP blocks into C++ code and enable high-level synthesis.",
                    "DMR3D: dynamic memory relocation in 3D multicore systems.",
                    "Power gating applied to MP-SoCs for standby-mode power management.",
                    "Power management and delivery for high-performance microprocessors.",
                    "Flexible on-chip power delivery for energy efficient heterogeneous systems.",
                    "Power and signal integrity challenges in 3D systems.",
                    "Underpowering NAND flash: profits and perils.",
                    "New ERA: new efficient reliability-aware wear leveling for endurance enhancement of flash storage devices.",
                    "SAW: system-assisted wear leveling on the write endurance of NAND flash devices.",
                    "Performance enhancement of garbage collection for flash storage devices: an efficient victim block selection design.",
                    "DuraCache: a durable SSD cache using MLC NAND flash.",
                    "Distributed stable states for process networks: algorithm, analysis, and experiments on intel SCC.",
                    "Distributed run-time resource management for malleable applications on many-core platforms.",
                    "netShip: a networked virtual platform for large-scale heterogeneous distributed embedded systems.",
                    "Exploiting just-enough parallelism when mapping streaming applications in hard real-time systems.",
                    "On robust task-accurate performance estimation.",
                    "Stochastic response-time guarantee for non-preemptive, fixed-priority scheduling under errors.",
                    "HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors.",
                    "Hierarchical power management for asymmetric multi-core in dark silicon era.",
                    "Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor.",
                    "Techniques for energy-efficient power budgeting in data centers.",
                    "Temperature aware thread block scheduling in GPGPUs.",
                    "VAWOM: temperature and process variation aware wearout management in 3D multicore architecture.",
                    "On the potential of 3D integration of inductive DC-DC converter for high-performance power delivery.",
                    "Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs.",
                    "An accurate semi-analytical framework for full-chip TSV-induced stress modeling.",
                    "Speeding up computation of the max/min of a set of gaussians for statistical timing analysis and optimization.",
                    "InTimeFix: a low-cost and scalable technique for in-situ timing error masking in logic circuits.",
                    "Improving PUF security with regression-based distiller.",
                    "On the convergence of mainstream and mission-critical markets."
                ]
            }
        ]
    },
    {
        "year": "2012",
        "name": "49th DAC 2012",
        "info": "San Francisco, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2012",
                "sub_name": "The 49th Annual Design Automation Conference 2012, DAC '12, San Francisco, CA, USA, June 3-7, 2012.",
                "count": 196,
                "papers": [
                    "Biomedical electronics serving as physical environmental and emotional watchdogs.",
                    "Integrated biosensors for personalized medicine.",
                    "Design challenges for secure implantable medical devices.",
                    "Design of pin-constrained general-purpose digital microfluidic biochips.",
                    "Path scheduling on digital microfluidic biochips.",
                    "Realizing reversible circuits using a new class of quantum gates.",
                    "Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors.",
                    "A semiempirical model for wakeup time estimation in power-gated logic clusters.",
                    "Cost-effective power delivery to support per-core voltage domains for power-constrained processors.",
                    "A hybrid and adaptive model for predicting register file and SRAM power using a reference design.",
                    "Coding-based energy minimization for phase change memory.",
                    "A code morphing methodology to automate power analysis countermeasures.",
                    "Security analysis of logic obfuscation.",
                    "Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry.",
                    "On improving the uniqueness of silicon-based physically unclonable functions via optical proximity correction.",
                    "Transformer: a functional-driven cycle-accurate multicore simulator.",
                    "SAGA: SystemC acceleration on GPU architectures.",
                    "Synchronization for hybrid MPSoC full-system simulation.",
                    "A non-intrusive timing synchronization interface for hardware-assisted HW/SW co-simulation.",
                    "Can EDA combat the rise of electronic counterfeiting?",
                    "Physics matters: statistical aging prediction under trapping/detrapping.",
                    "Library-aware resonant clock synthesis (LARCS).",
                    "Incremental power grid verification.",
                    "Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs.",
                    "Tracking appliance usage information in residential settings using off-the-shelf low-frequency meters.",
                    "Implementing an FPGA system for real-time intent recognition for prosthetic legs.",
                    "Statistical design and optimization for adaptive post-silicon tuning of MEMS filters.",
                    "Generic low-cost characterization of Vth and mobility variations in LTPS TFTs for non-uniformity calibration of active-matrix OLED displays.",
                    "Towards fault-tolerant embedded systems with imperfect fault detection.",
                    "Steady-state dynamic temperature analysis and reliability optimization for embedded multiprocessor systems.",
                    "Considering diagnosis functionality during automatic system-level design of automotive networks.",
                    "Meta-Cure: a reliability enhancement strategy for metadata in NAND flash memory storage systems.",
                    "EDA for secure and dependable cybercars: challenges and opportunities.",
                    "Software controlled cell bit-density to improve NAND flash lifetime.",
                    "Observational wear leveling: an efficient algorithm for flash memory management.",
                    "Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs.",
                    "Point and discard: a hard-error-tolerant architecture for non-volatile last level caches.",
                    "Self-aware computing in the Angstrom processor.",
                    "The case for elastic operating system services in fos.",
                    "A compiler and runtime for heterogeneous computing.",
                    "The HELIX project: overview and directions.",
                    "Exploring sub-20nm FinFET design with predictive technology models.",
                    "Fast nonlinear model order reduction via associated transforms of high-order volterra transfer functions.",
                    "AMOR: an efficient aggregating based model order reduction method for many-terminal interconnect circuits.",
                    "BLAST: efficient computation of nonlinear delay sensitivities in electronic and biological networks using barycentric Lagrange enabled transient adjoint analysis.",
                    "DAE2FSM: automatic generation of accurate discrete-time logical abstractions for continuous-time circuit dynamics.",
                    "Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs.",
                    "Symbolic model checking on SystemC designs.",
                    "System verification of concurrent RTL modules by compositional path predicate abstraction.",
                    "Equivalence checking for behaviorally synthesized pipelines.",
                    "Proving correctness of regular expression accelerators.",
                    "Sciduction: combining induction, deduction, and structure for verification and synthesis.",
                    "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.",
                    "Attackboard: a novel dependency-aware traffic generator for exploring NoC design space.",
                    "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.",
                    "Explicit modeling of control and data for improved NoC router estimation.",
                    "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.",
                    "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.",
                    "WCET-centric partial instruction cache locking.",
                    "Worst-case execution time analysis for parallel run-time monitoring.",
                    "Conforming the runtime inputs for hard real-time embedded systems.",
                    "STM concurrency control for embedded real-time software with tighter time bounds.",
                    "HaVOC: a hybrid memory-aware virtualization layer for on-chip distributed ScratchPad and non-volatile memories.",
                    "Age-based PCM wear leveling with nearly zero search cost.",
                    "Algorithms and data structures for fast and good VLSI routing.",
                    "Guiding a physical design closure system to produce easier-to-route designs with more predictable timing.",
                    "Rule agnostic routing by using design fabrics.",
                    "Making non-volatile nanomagnet logic non-volatile.",
                    "mLogic: ultra-low voltage non-volatile logic circuits using STT-MTJ devices.",
                    "Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture.",
                    "Hardware realization of BSB recall function using memristor crossbar arrays.",
                    "A methodology for energy-quality tradeoff using imprecise hardware.",
                    "On the exploitation of the inherent error resilience of wireless systems under unreliable silicon.",
                    "Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects.",
                    "Networked architecture for hybrid electrical energy storage systems.",
                    "A new uncertainty budgeting based method for robust analog/mixed-signal design.",
                    "Variability-aware, discrete optimization for analog circuits.",
                    "Efficient multi-objective synthesis for microwave components based on computational intelligence techniques.",
                    "Non-uniform multilevel analog routing with matching constraints.",
                    "X-tracer: a reconfigurable X-tolerant trace compressor for silicon debug.",
                    "Quick detection of difficult bugs for effective post-silicon validation.",
                    "Test-data volume optimization for diagnosis.",
                    "Invariance-based concurrent error detection for advanced encryption standard.",
                    "Accelerating neuromorphic vision algorithms for recognition.",
                    "Statistical memristor modeling and case study in neuromorphic computing.",
                    "Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology.",
                    "GDRouter: interleaved global routing and detailed routing for ultimate routability.",
                    "Standard cell routing via boolean satisfiability.",
                    "An efficient algorithm for multi-layer obstacle-avoiding rectilinear Steiner tree construction.",
                    "Avoiding game over: bringing design to the next level.",
                    "PowerField: a transient temperature-to-power technique based on Markov random field theory.",
                    "EigenMaps: algorithms for optimal thermal maps extraction and sensor placement on multicore processors.",
                    "An information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring.",
                    "Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints.",
                    "Static dataflow with access patterns: semantics and analysis.",
                    "Executing synchronous dataflow graphs on a SPM-based multicore architecture.",
                    "System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC.",
                    "Courteous cache sharing: being nice to others in capacity management.",
                    "A hybrid approach to cyber-physical systems verification.",
                    "Reliable computing with ultra-reduced instruction set co-processors.",
                    "Identification of recovered ICs using fingerprints from a light-weight on-chip sensor.",
                    "Confidentiality preserving integer programming for global routing.",
                    "Design tools for artificial nervous systems.",
                    "Dynamic river network simulation at large scale.",
                    "Humans for EDA and EDA for humans.",
                    "Application of logic synthesis to the understanding and cure of genetic diseases.",
                    "Exploiting die-to-die thermal coupling in 3D IC placement.",
                    "ComPLx: A Competitive Primal-dual Lagrange Optimization for Global Placement.",
                    "PADE: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning.",
                    "Structure-aware placement for datapath-intensive circuit designs.",
                    "GLARE: global and local wiring aware routability evaluation.",
                    "The DAC 2012 routability-driven placement contest and benchmark suite.",
                    "Removing overhead from high-level interfaces.",
                    "On the asymptotic costs of multiplexer-based reconfigurability.",
                    "SALSA: systematic logic synthesis of approximate circuits.",
                    "Timing ECO optimization using metal-configurable gate-array spare cells.",
                    "Early prediction of NBTI effects using RTL source code analysis.",
                    "Generalized SAT-sweeping for post-mapping optimization.",
                    "Accuracy-configurable adder for approximate arithmetic designs.",
                    "Recovery-based design for variation-tolerant SoCs.",
                    "A hybrid NoC design for cache coherence optimization for chip multiprocessors.",
                    "Architecture support for accelerator-rich CMPs.",
                    "A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC.",
                    "Metronome: operating system level performance management via self-adaptive computing.",
                    "Adaptive power management of on-chip video memory for multiview video coding.",
                    "Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency.",
                    "Joint management of RAM and flash memory with access pattern considerations.",
                    "Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU.",
                    "Write performance improvement by hiding R drift latency in phase-change RAM.",
                    "Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors.",
                    "Incorrect systems: it's not the problem, it's the solution.",
                    "On software design for stochastic processors.",
                    "What to do about the end of Moore's law, probably!",
                    "Obtaining and reasoning about good enough software.",
                    "Improving gate-level simulation accuracy when unknowns exist.",
                    "Automated feature localization for hardware designs using coverage metrics.",
                    "Path directed abstraction and refinement in SAT-based design debugging.",
                    "Checking architectural outputs instruction-by-instruction on acceleration platforms.",
                    "Standard cell sizing for subthreshold operation.",
                    "Decoupling capacitor design strategy for minimizing supply noise of ultra low voltage circuits.",
                    "Regaining throughput using completion detection for error-resilient, near-threshold logic.",
                    "Process variation in near-threshold wide SIMD architectures.",
                    "Run-time power-down strategies for real-time SDRAM memory controllers.",
                    "Embedding statistical tests for on-chip dynamic voltage and temperature monitoring.",
                    "Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices.",
                    "Traffic-aware power optimization for network applications on multicore servers.",
                    "Alternate hammering test for application-specific DRAMs and an industrial case study.",
                    "Goal-oriented stimulus generation for analog circuits.",
                    "TSV open defects in 3D integrated circuits: characterization, test, and optimal spare allocation.",
                    "Small delay testing for TSVs in 3-D ICs.",
                    "Circuit and system design guidelines for ultra-low power sensor nodes.",
                    "Design exploration of energy-performance trade-offs for wireless sensor networks.",
                    "Energy harvesting and power management for autonomous sensor nodes.",
                    "Functional timing analysis made fast and general.",
                    "Timing analysis with nonseparable statistical and deterministic variations.",
                    "Reversible statistical max/min operation: concept and applications to timing.",
                    "Predicting timing violations through instruction-level path sensitization analysis.",
                    "A chip-package-board co-design methodology.",
                    "Obstacle-avoiding free-assignment routing for flip-chip designs.",
                    "Clock tree synthesis with methodology of re-use in 3D IC.",
                    "Can pin access limit the footprint scaling?",
                    "Yield estimation via multi-cones.",
                    "Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits.",
                    "Towards efficient SPICE-accurate nonlinear circuit simulation with on-the-fly support-circuit preconditioners.",
                    "Sparse LU factorization for parallel circuit simulation on GPU.",
                    "Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse.",
                    "Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications.",
                    "Big.LITTLE system architecture from ARM: saving power through heterogeneous multiprocessing and task context migration.",
                    "Assessing the performance limits of parallelized near-threshold computing.",
                    "Near-threshold voltage (NTV) design: opportunities and challenges.",
                    "Near-threshold operation for power-efficient computing?: it depends...",
                    "Not so fast my friend: is near-threshold computing the answer for power reduction of wireless devices?",
                    "Accurate process-hotspot detection using critical design rule extraction.",
                    "Improved tangent space based distance metric for accurate lithographic hotspot classification.",
                    "Simultaneous flare level and flare variation minimization with dummification in EUVL.",
                    "A novel layout decomposition algorithm for triple patterning lithography.",
                    "PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method.",
                    "Exploiting narrow-width values for process variation-tolerant 3-D microprocessors.",
                    "Hardware synthesis of recursive functions through partial stream rewriting.",
                    "Chisel: constructing hardware in a Scala embedded language.",
                    "Specification and synthesis of hardware checkpointing and rollback mechanisms.",
                    "Optimizing memory hierarchy allocation with loop transformations for high-level synthesis.",
                    "A metric for layout-friendly microarchitecture optimization in high-level synthesis.",
                    "Computer generation of streaming sorting networks.",
                    "CrowdMine: towards crowdsourced human-assisted verification.",
                    "Extracting design information from natural language specifications.",
                    "Material implication in CMOS: a new kind of logic.",
                    "Boolean satisfiability using noise based logic.",
                    "Cognitive computing with spin-based neural networks.",
                    "Capacitance of TSVs in 3-D stacked chips a problem?: not for neuromorphic systems!",
                    "Communication-aware mapping of KPN applications onto heterogeneous MPSoCs.",
                    "Unrolling and retiming of stream applications onto embedded multicore processors.",
                    "Exploiting spatiotemporal and device contexts for energy-efficient mobile embedded systems.",
                    "EPIMap: using epimorphism to map applications on CGRAs.",
                    "Instruction scheduling for reliability-aware compilation.",
                    "Compiling for energy efficiency on timing speculative processors."
                ]
            }
        ]
    },
    {
        "year": "2011",
        "name": "48th DAC 2011",
        "info": "San Diego, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2011",
                "sub_name": "Proceedings of the 48th Design Automation Conference, DAC 2011, San Diego, California, USA, June 5-10, 2011.",
                "count": 187,
                "papers": [
                    "Application and realization of gateways between conventional automotive and IP/ethernet-based networks.",
                    "Challenges in a future IP/ethernet-based in-car network for real-time applications.",
                    "Rigorous model-based design & verification flow for in-vehicle software.",
                    "MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems.",
                    "Plugging versus logging: a new approach to write buffer management for solid-state disks.",
                    "A version-based strategy for reliability enhancement of flash file systems.",
                    "Understanding the impact of power loss on flash memory.",
                    "Deriving a near-optimal power management policy using model-free reinforcement learning and Bayesian classification.",
                    "PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs.",
                    "Dynamic voltage scaling of OLED displays.",
                    "Power management of hybrid DRAM/PRAM-based main memory.",
                    "To DFM or not to DFM?",
                    "Self-aligned double patterning decomposition for overlay minimization and hot spot detection.",
                    "Statistical characterization of standard cells using design of experiments with response surface modeling.",
                    "Physical synthesis onto a layout fabric with regular diffusion and polysilicon geometries.",
                    "Dimetrodon: processor-level preventive thermal management via idle cycle injection.",
                    "Dynamic thermal management for multimedia applications using machine learning.",
                    "Improved post-silicon power modeling using AC lock-in techniques.",
                    "Thermal signature: a simple yet accurate thermal index for floorplan optimization.",
                    "Joint DAC/IWBDA special session design and synthesis of biological circuits.",
                    "Modeling adaptive streaming applications with parameterized polyhedral process networks.",
                    "Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming.",
                    "CuMAPz: a tool to analyze memory access patterns in CUDA.",
                    "SEAL: soft error aware low power scheduling by Monte Carlo state space under the influence of stochastic spatial and temporal dependencies.",
                    "Simultaneous functional and timing ECO.",
                    "Interpolation-based incremental ECO synthesis for multi-error logic rectification.",
                    "Optimal multi-domain clock skew scheduling.",
                    "Re-synthesis for cost-efficient circuit-level timing speculation.",
                    "An exact algorithm for the construction of rectilinear Steiner minimum trees among complex obstacles.",
                    "Gridless pin access in detailed routing.",
                    "An optimal algorithm for layer assignment of bus escape routing on PCBs.",
                    "A distributed algorithm for layout geometry operations.",
                    "TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC.",
                    "Hybrid modeling of non-stationary process variations.",
                    "Efficient SRAM failure rate prediction via Gibbs sampling.",
                    "Direct matrix solution of linear complexity for surface integral-equation based impedance extraction of high bandwidth interconnects.",
                    "Design, CAD and technology challenges for future processors: 3D perspectives.",
                    "3D heterogeneous system integration: application driver for 3D technology development.",
                    "3D integration for energy efficient system design.",
                    "Applications driving 3D integration and corresponding manufacturing challenges.",
                    "Test-case generation for embedded simulink via formal concept analysis.",
                    "A first step towards automatic application of power analysis countermeasures.",
                    "TPM-SIM: a framework for performance evaluation of trusted platform modules.",
                    "Differential public physically unclonable functions: architecture and applications.",
                    "Integrated circuit security techniques using variable supply voltage.",
                    "Information flow isolation in I2C and USB.",
                    "CIRUS: a scalable modular architecture for reusable drivers.",
                    "Programming challenges & solutions for multi-processor SoCs: an industrial perspective.",
                    "Thermal-aware system analysis and software synthesis for embedded multi-processors.",
                    "Temporal isolation on multiprocessing architectures.",
                    "Physics-based field-theoretic design automation tools for social networks and web search.",
                    "Can we go towards true 3-D architectures?",
                    "Orchestrated multi-level information flow analysis to understand SoCs.",
                    "Dynamic binary translation to a reconfigurable target for on-the-fly acceleration.",
                    "Device aging-based physically unclonable functions.",
                    "Significance driven computation on next-generation unreliable platforms.",
                    "MUSTARD: a coupled, stochastic/deterministic, discrete/continuous technique for predicting the impact of random telegraph noise on SRAMs and DRAMs.",
                    "Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials.",
                    "Automatic stability checking for large linear analog integrated circuits.",
                    "Performance bound analysis of analog circuits considering process variations.",
                    "Rethinking memory redundancy: optimal bit cell repair for maximum-information storage.",
                    "Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability.",
                    "Complexity and the challenges of securing SoCs.",
                    "High-performance energy-efficient encryption in the sub-45nm CMOS Era.",
                    "The state-of-the-art in semiconductor reverse engineering.",
                    "A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation.",
                    "Simulation environment configuration for parallel simulation of multicore embedded systems.",
                    "Transaction level statistical analysis for efficient micro-architectural power and performance studies.",
                    "Extracting behavior and dynamically generated hierarchy from SystemC models.",
                    "Throughput maximization for periodic real-time systems under the maximal temperature constraint.",
                    "Performance optimization of error detection based on speculative reconfiguration.",
                    "On the quantification of sustainability and extensibility of FlexRay schedules.",
                    "Generalized reliability-oriented energy management for real-time embedded applications.",
                    "Customer-aware task allocation and scheduling for multi-mode MPSoCs.",
                    "Symbolic system synthesis in the presence of stringent real-time constraints.",
                    "Supervised design space exploration by compositional approximation of Pareto sets.",
                    "Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory.",
                    "TAB-BackSpace: unlimited-length trace buffers with zero additional on-chip overhead.",
                    "Testability driven statistical path selection.",
                    "Diagnosing scan clock delay faults through statistical timing pruning.",
                    "Diagnosis of transition fault clusters.",
                    "Leakage-aware redundancy for reliable sub-threshold memories.",
                    "A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library.",
                    "Layout aware line-edge roughness modeling and poly optimization for leakage minimization.",
                    "Post sign-off leakage power optimization.",
                    "Lithography at 14nm and beyond: choices and challenges.",
                    "New sub-20nm transistors: why and how.",
                    "Circuit design challenges at the 14nm technology node.",
                    "Cool shapers: shaping real-time tasks for improved thermal guarantees.",
                    "ChronOS Linux: a best-effort real-time multiprocessor Linux kernel.",
                    "Efficient WCRT analysis of synchronous programs using reachability.",
                    "Fast and accurate source-level simulation of software timing considering complex code optimizations.",
                    "Abstraction-based performance verification of NoCs.",
                    "Global convergence analysis of mixed-signal systems.",
                    "Litmus tests for comparing memory consistency models: how long do they need to be?",
                    "Formal hardware/software co-verification by interval property checking with abstraction.",
                    "Distributed Resonant clOCK grid Synthesis (ROCKS).",
                    "WaveMin: a fine-grained clock buffer polarity assignment combined with buffer sizing.",
                    "Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits.",
                    "Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect.",
                    "A stabilized discrete empirical interpolation method for model reduction of electrical, thermal, and microelectromechanical systems.",
                    "A novel framework for passive macro-modeling.",
                    "A highly scalable parallel boundary element method for capacitance extraction.",
                    "Fast multipole method on GPU: tackling 3-D capacitance extraction on massively parallel SIMD platforms.",
                    "Transaction based pre-to-post silicon validation.",
                    "Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor.",
                    "A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation.",
                    "Energy-efficient MIMO detection using unequal error protection for embedded joint decoding system.",
                    "An algorithm-architecture co-design framework for gridding reconstruction using FPGAs.",
                    "A low-energy computation platform for data-driven biomedical monitoring algorithms.",
                    "Accuracy of ethernet AVB time synchronization under varying temperature conditions for automotive networks.",
                    "Dynamic effort scaling: managing the quality-efficiency tradeoff.",
                    "Emulation based high-accuracy throughput estimation for high-speed connectivities: case study of USB2.0.",
                    "Implicit permutation enumeration networks and binary decision diagrams reordering.",
                    "Using SAT-based Craig interpolation to enlarge clock gating functions.",
                    "Power reduction via separate synthesis and physical libraries.",
                    "Are logic synthesis tools robust?",
                    "Layout effects in fine grain 3D integrated regular microprocessor blocks.",
                    "Fault-tolerant 3D clock network.",
                    "An integrated algorithm for 3D-IC TSV assignment.",
                    "Non-uniform micro-channel design for stacked 3D-ICs.",
                    "TSV-aware analytical placement for 3D IC designs.",
                    "Thermal-aware cell and through-silicon-via co-placement for 3D ICs.",
                    "Efficient incremental analysis of on-chip power grid via sparse approximation.",
                    "Power grid verification using node and branch dominance.",
                    "Power grid correction using sensitivity analysis under an RC model.",
                    "Design sensitivity of single event transients in scaled logic circuits.",
                    "Designing ad-hoc scrubbing sequences to improve memory reliability against soft errors.",
                    "In-field aging measurement and calibration for power-performance optimization.",
                    "Single-molecule electronic detection using nanoscale field-effect devices.",
                    "CMOS compatible nanowires for biosensing.",
                    "Heterogeneous integration of carbon nanotubes and graphene microassemblies for environmental and breath sensing.",
                    "An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores.",
                    "Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance.",
                    "Progressive network-flow based power-aware broadcast addressing for pin-constrained digital microfluidic biochips.",
                    "Design of robust metabolic pathways.",
                    "Reliability analysis and improvement for multi-level non-volatile memories with soft information.",
                    "Image quality aware metrics for performance specification of ADC array in 3D CMOS imagers.",
                    "High effective-resolution built-in jitter characterization with quantization noise shaping.",
                    "A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing.",
                    "A fast approach for static timing analysis covering all PVT corners.",
                    "Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC.",
                    "Flexible 2D layout decomposition framework for spacer-type double pattering lithography.",
                    "AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection.",
                    "A fast solver for nonlocal electrostatic theory in biomolecular science and engineering.",
                    "Biochemical oscillator sensitivity analysis in the presence of conservation constraints.",
                    "In silico synchronization of cellular populations through expression data deconvolution.",
                    "MO-pack: many-objective clustering for FPGA CAD.",
                    "Enforcing architectural contracts in high-level synthesis.",
                    "Shared reconfigurable fabric for multi-core customization.",
                    "Synchronous sequential computation with molecular reactions.",
                    "Facing the challenge of new design features: an effective verification approach.",
                    "Learning microarchitectural behaviors to improve stimuli generation quality.",
                    "Robust partitioning for hardware-accelerated functional verification.",
                    "Threadmill: a post-silicon exerciser for multi-threaded processors.",
                    "CACTI-FinFET: an integrated delay and power modeling framework for FinFET-based caches under process variations.",
                    "A case for NEMS-based functional-unit power gating of low-power embedded microprocessors.",
                    "Automated mapping for reconfigurable single-electron transistor arrays.",
                    "Universal logic modules based on double-gate carbon nanotube transistors.",
                    "Virtualization of heterogeneous machines hardware description in a synthesizable object-oriented language.",
                    "Process-level virtualization for runtime adaptation of embedded software.",
                    "Virtualizing embedded systems: why bother?",
                    "Virtualizing real-time embedded systems with Java.",
                    "DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips.",
                    "A fault-tolerant NoC scheme using bidirectional channel.",
                    "Process variation-aware routing in NoC based multicores.",
                    "Enabling system-level modeling of variation-induced faults in networks-on-chips.",
                    "FlexiBuffer: reducing leakage power in on-chip network routers.",
                    "Capacity optimized NoC for multi-mode SoC.",
                    "Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems.",
                    "A helper thread based dynamic cache partitioning scheme for multithreaded applications.",
                    "A reuse-aware prefetching scheme for scratchpad memory.",
                    "Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms.",
                    "Wear rate leveling: lifetime enhancement of PRAM with endurance variation.",
                    "Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache.",
                    "A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates.",
                    "Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design.",
                    "Fast algorithms for IR voltage drop analysis exploiting locality.",
                    "Decoupling for power gating: sources of power noise and design strategies.",
                    "Error-resilient low-power DSP via path-delay shaping.",
                    "Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library.",
                    "EFFEX: an embedded processor for computer vision based feature extraction.",
                    "Run-time adaptive energy-aware motion and disparity estimation in multiview video coding.",
                    "Low-power adaptive pipelined MPSoCs for multimedia: an H.264 video encoder case study.",
                    "RJOP: a customized Java processor for reactive embedded systems.",
                    "Hermes: an integrated CPU/GPU microarchitecture for IP routing.",
                    "MARSS: a full system simulator for multicore x86 CPUs."
                ]
            }
        ]
    },
    {
        "year": "2010",
        "name": "47th DAC 2010",
        "info": "Anaheim, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2010",
                "sub_name": "Proceedings of the 47th Design Automation Conference, DAC 2010, Anaheim, California, USA, July 13-18, 2010.",
                "count": 183,
                "papers": [
                    "EDA challenges and options: investing for the future.",
                    "Post-silicon validation challenges: how EDA and academia can help.",
                    "Post-silicon is too late avoiding the $50 million paperweight starts with validated designs.",
                    "Post-silicon validation opportunities, challenges and recent advances.",
                    "A mixed-mode vector-based dataflow approach for modeling and simulating LTE physical layer.",
                    "Abstraction of RTL IPs into embedded software.",
                    "Online SystemC emulation acceleration.",
                    "LATA: a latency and throughput-aware packet processing system.",
                    "A probabilistic and energy-efficient scheduling approach for online application in real-time systems.",
                    "Timing analysis of esterel programs on general-purpose multiprocessors.",
                    "An effective GPU implementation of breadth-first search.",
                    "Thermal monitoring of real processors: techniques for sensor allocation and full characterization.",
                    "Consistent runtime thermal prediction and control through workload phase detection.",
                    "Adaptive and autonomous thermal tracking for high performance computing systems.",
                    "Non-uniform clock mesh optimization with linear programming buffer insertion.",
                    "Fast timing-model independent buffered clock-tree synthesis.",
                    "Clock tree synthesis under aggressive buffer insertion.",
                    "Global routing and track assignment for flip-chip designs.",
                    "Bridging pre-silicon verification and post-silicon validation.",
                    "Compilation and virtualization in the HiPEAC vision.",
                    "Processor virtualization and split compilation for heterogeneous multicore embedded systems.",
                    "Fine-grained I/O access control based on Xen virtualization for 3G/4G mobile devices.",
                    "Device hypervisors.",
                    "A correlation-based design space exploration methodology for multi-processor systems-on-chip.",
                    "Cost-aware three-dimensional (3D) many-core multiprocessor design.",
                    "Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms.",
                    "Virtual prototyper (ViPro): an early design space exploration and optimization tool for SRAM designers.",
                    "Quantifying and coping with parametric variations in 3D-stacked microarchitectures.",
                    "Cost-driven 3D integration with interconnect layers.",
                    "A multilayer nanophotonic interconnection network for on-chip many-core communications.",
                    "Virtual channels vs. multiple physical networks: a comparative analysis.",
                    "An efficient dynamically reconfigurable on-chip network architecture.",
                    "An AIG-Based QBF-solver using SAT for preprocessing.",
                    "Analyzing k-step induction to compute invariants for SAT-based property checking.",
                    "Coverage in interpolation-based model checking.",
                    "An efficient algorithm to verify generalized false paths.",
                    "A parallel integer programming approach to global routing.",
                    "Multi-threaded collision-aware global routing with bounded-length maze routing.",
                    "Two-sided single-detour untangling for bus routing.",
                    "An optimal algorithm for finding disjoint rectangles and its application to PCB routing.",
                    "Who solves the variability problem?",
                    "Joint DAC/IWBDA special session engineering biology: fundamentals and applications.",
                    "Gate-level characterization: foundations and hardware security applications.",
                    "SCEMIT: a systemc error and mutation injection tool.",
                    "Towards scalable system-level reliability analysis.",
                    "Quality metric evaluation of a physical unclonable function derived from an IC's power distribution system.",
                    "Theoretical analysis of gate level information flow tracking.",
                    "Exploiting finite precision information to guide data-flow mapping.",
                    "Robust design methods for hardware accelerators for iterative algorithms in scientific computing.",
                    "New model-driven design and generation of multi-facet arbiters part I: from the design model to the architecture model.",
                    "Bayesian virtual probe: minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference.",
                    "Speedpath analysis under parametric timing models.",
                    "Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations.",
                    "Pulsed-latch aware placement for timing-integrity optimization.",
                    "History-based VLSI legalization using network flow.",
                    "Performance-driven analog placement considering boundary constraint.",
                    "3-D stacked die: now or future?",
                    "Networks on Chips: from research to products.",
                    "The aethereal network on chip after ten years: goals, evolution, lessons, and future.",
                    "The evolution of SOC interconnect and how NOC fits within it.",
                    "Automatic multithreaded pipeline synthesis from transactional datapath specifications.",
                    "On the costs and benefits of stochasticity in stream processing.",
                    "Performance yield-driven task allocation and scheduling for MPSoCs under process variation.",
                    "Worst-case response time analysis of resource access models in multi-core systems.",
                    "A new IP lookup cache for high performance IP routers.",
                    "Instruction cache locking using temporal reuse profile.",
                    "Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation.",
                    "SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy.",
                    "Fully X-tolerant, very high scan compression.",
                    "BLoG: post-silicon bug localization in processors using bug localization graphs.",
                    "Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch.",
                    "Efficient fault simulation on many-core processors.",
                    "Representative path selection for post-silicon timing prediction under variability.",
                    "QuickYield: an efficient global-search based parametric yield estimation with performance constraints.",
                    "Double patterning lithography aware gridless detailed routing with innovative conflict graph.",
                    "Frequency domain decomposition of layouts for double dipole lithography.",
                    "Compact modeling and robust layout optimization for contacts in deep sub-wavelength lithography.",
                    "Does IC design have a future in the clouds?",
                    "Automated compact dynamical modeling: an enabling tool for analog designers.",
                    "Model-based functional verification.",
                    "Fortifying analog models with equivalence checking and coverage analysis.",
                    "Automated modeling and emulation of interconnect designs for many-core chip multiprocessors.",
                    "Trace-driven optimization of networks-on-chip configurations.",
                    "ACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip.",
                    "NTPT: on the end-to-end traffic prediction in the on-chip networks.",
                    "Application-aware NoC design for efficient SDRAM access.",
                    "Embedded memory binding in FPGAs.",
                    "RAMP gold: an FPGA-based architecture simulator for multiprocessors.",
                    "Rewiring for robustness.",
                    "Efficient tail estimation for massive correlated log-normal sums: with applications in statistical leakage analysis.",
                    "A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation.",
                    "Synthesis and implementation of active mode power gating circuits.",
                    "Leakage-aware dynamic scheduling for real-time adaptive applications on multiprocessor systems.",
                    "BooM: a decision procedure for boolean matching with abstraction and dynamic learning.",
                    "Node addition and removal in the presence of don't cares.",
                    "ECR: a low complexity generalized error cancellation rewiring scheme.",
                    "LUT-based FPGA technology mapping for reliability.",
                    "What's cool for the future of ultra low power designs?",
                    "Verification for fault tolerance of the IBM system z microprocessor.",
                    "Formal modeling and reasoning for reliability analysis.",
                    "Using introspective software-based testing for post-silicon debug and repair.",
                    "Xetal-Pro: an ultra-low energy and high throughput SIMD processor.",
                    "A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms.",
                    "Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency.",
                    "Parallel program performance modeling for runtime optimization of multi-algorithm circuit simulation.",
                    "Separatrices in high-dimensional state space: system-theoretical tangent computation and application to SRAM dynamic stability analysis.",
                    "A robust periodic arnoldi shooting algorithm for efficient analysis of large-scale RF/MM ICs.",
                    "Distributed task migration for thermal management in many-core systems.",
                    "Thermal aware task sequencing on embedded processors.",
                    "A framework for optimizing thermoelectric active cooling systems.",
                    "Eyecharts: constructive benchmarking of gate sizing heuristics.",
                    "Detecting tangled logic structures in VLSI netlists.",
                    "Lattice-based computation of Boolean functions.",
                    "A novel optimal single constant multiplication algorithm.",
                    "Education panel: designing the always connected car of the future.",
                    "Find your flow: increasing flow experience by designing \"human\" embedded systems.",
                    "Electronic design automation for social networks.",
                    "Real time emulations: foundation and applications.",
                    "Network on chip design and optimization using specialized influence models.",
                    "Circuit modeling for practical many-core architecture design exploration.",
                    "Hierarchical hybrid power supply networks.",
                    "Detachable nano-carbon chip with ultra low power.",
                    "Synthesis of trustable ICs using untrusted CAD tools.",
                    "Synchronization of washing operations with droplet routing for cross-contamination avoidance in digital microfluidic biochips.",
                    "Cross-contamination aware design methodology for pin-constrained digital microfluidic biochips.",
                    "Reducing the number of lines in reversible circuits.",
                    "Synthesis of the optimal 4-bit reversible circuits.",
                    "Crosstalk noise and bit error rate analysis for optical network-on-chip.",
                    "Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis.",
                    "Stochastic dominant singular vectors method for variation-aware extraction.",
                    "Closed-form modeling of layout-dependent mechanical stress.",
                    "Generating parametric models from tabulated data.",
                    "MFTI: matrix-format tangential interpolation for modeling multi-port systems.",
                    "A universal state-of-charge algorithm for batteries.",
                    "A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking.",
                    "Stacking SRAM banks for ultra low power standby mode operation.",
                    "PreDVS: preemptive dynamic voltage scaling for real-time systems using approximation scheme.",
                    "In-situ characterization and extraction of SRAM variability.",
                    "A holistic approach for statistical SRAM analysis.",
                    "Clock tree synthesis with pre-bond testability for 3D stacked IC designs.",
                    "An efficient phase detector connection structure for the skew synchronization system.",
                    "What will make your next design experience a much better one?",
                    "Cyber-physical systems: the next computing revolution.",
                    "CPS foundations.",
                    "Medical cyber physical systems.",
                    "Cyber-physical energy systems: focus on smart buildings.",
                    "Scalable specification mining for verification and diagnosis.",
                    "Distributed time, conservative parallel logic simulation on GPUs.",
                    "An efficient test vector generation for checking analog/mixed-signal functional models.",
                    "Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent.",
                    "Efficient simulation of oscillatory combinational loops.",
                    "Transistor sizing of custom high-performance digital circuits with parametric yield considerations.",
                    "RDE-based transistor-level gate simulation for statistical static timing analysis.",
                    "Efficient smart monte carlo based SSTA on graphics processing units with improved resource utilization.",
                    "Static timing analysis for flexible TFT circuits.",
                    "TSV stress aware timing analysis with applications to 3D-IC layout optimization.",
                    "A system for online power prediction in virtualized environments using Gaussian mixture models.",
                    "Performance and power modeling in a multi-programmed multi-core environment.",
                    "Reliability aware power management for dual-processor real-time embedded systems.",
                    "Recovery-driven design: a power minimization methodology for error-tolerant processor modules.",
                    "Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation.",
                    "An efficient dual algorithm for vectorless power grid verification under linear current constraints.",
                    "Parallel hierarchical cross entropy optimization for on-chip decap budgeting.",
                    "SRAM-based NBTI/PBTI sensor system design.",
                    "A statistical simulation method for reliability analysis of SRAM core-cells.",
                    "What input-language is the best choice for high level synthesis (HLS)?",
                    "Stochastic computation.",
                    "Best-effort computing: re-thinking parallel software and hardware.",
                    "Hardware that produces bounded rather than exact results.",
                    "Impact of process variations on emerging memristor.",
                    "Reconfigurable multi-function logic based on graphene P-N junctions.",
                    "Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement.",
                    "Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS.",
                    "Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression.",
                    "Behavior-level yield enhancement approach for large-scaled analog circuits.",
                    "Generation of yield-embedded Pareto-front for simultaneous optimization of yield and performances.",
                    "Pareto sampling: choosing the right weights by derivative pursuit.",
                    "An error tolerance scheme for 3D CMOS imagers.",
                    "Fast identification of operating current for toggle MRAM by spiral search.",
                    "Exploiting reconfigurability for low-cost in-situ test and monitoring of digital PLLs.",
                    "Smart phone power.",
                    "What's smart about the smart grid?",
                    "On-die power grids: the missing link."
                ]
            }
        ]
    },
    {
        "year": "2009",
        "name": "46th DAC 2009",
        "info": "San Francisco, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2009",
                "sub_name": "Proceedings of the 46th Design Automation Conference, DAC 2009, San Francisco, CA, USA, July 26-31, 2009.",
                "count": 193,
                "papers": [
                    "System prototypes: virtual, hardware or hybrid?",
                    "Circuit techniques for dynamic variation tolerance.",
                    "Enabling adaptability through elastic clocks.",
                    "Addressing design margins through error-tolerant circuits.",
                    "Worst-case aggressor-victim alignment with current-source driver models.",
                    "A moment-based effective characterization waveform for static timing analysis.",
                    "A false-path aware formal static timing analyzer considering simultaneous input transitions.",
                    "Way Stealing: cache-assisted automatic instruction set extensions.",
                    "SysCOLA: a framework for co-development of automotive software and system platform.",
                    "Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis.",
                    "Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating.",
                    "Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study.",
                    "Selective wordline voltage boosting for caches to manage yield under process variations.",
                    "Double patterning lithography friendly detailed routing with redundant via consideration.",
                    "Use of lithography simulation for the calibration of equation-based design rule checks.",
                    "Carbon nanotube circuits in the presence of carbon nanotube density variations.",
                    "Decoding nanowire arrays fabricated with the multi-spacer patterning technique.",
                    "Boolean logic function synthesis for generalised threshold gate circuits.",
                    "Improving STT MRAM storage density through smaller-than-worst-case transistor sizing.",
                    "EDA in flux: should I stay or should I go?",
                    "Design perspectives on 22nm CMOS and beyond.",
                    "Creating an affordable 22nm node using design-lithography co-optimization.",
                    "Device/circuit interactions at 22nm technology node.",
                    "Beyond innovation: dealing with the risks and complexity of processor design in 22nm.",
                    "Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability.",
                    "A Gaussian mixture model for statistical timing analysis.",
                    "A stochastic jitter model for analyzing digital timing-recovery circuits.",
                    "Statistical ordering of correlated timing quantities and its application for path ranking.",
                    "A parametric approach for handling local variation effects in timing analysis.",
                    "Non-intrusive dynamic application profiling for multitasked applications.",
                    "A trace-capable instruction cache for cost efficient real-time program trace compression in SoC.",
                    "Generating test programs to cover pipeline interactions.",
                    "NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core.",
                    "Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence.",
                    "Resurrecting infeasible clock-gating functions.",
                    "Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications.",
                    "ActivaSC: a highly efficient and non-intrusive extension for activity-based analysis of SystemC models.",
                    "GPU friendly fast Poisson solver for structured power grid network analysis.",
                    "Fast vectorless power grid verification using an approximate inverse technique.",
                    "Computing bounds for fault tolerance using formal techniques.",
                    "Clock skew optimization via wiresizing for timing sign-off covering all process corners.",
                    "Moore's Law: another casualty of the financial meltdown?",
                    "Holistic verification: myth or magic bullet?",
                    "Verification problems in reusing internal design components.",
                    "Exploiting \"architecture for verification\" to streamline the verification process.",
                    "Role of the verification team throughout the ASIC development life cycle.",
                    "An efficient approach for system-level timing simulation of compiler-optimized embedded software.",
                    "MPTLsim: a simulator for X86 multicore processors.",
                    "Trace-driven workload simulation method for Multiprocessor System-On-Chips.",
                    "Analysis and mitigation of process variation impacts on Power-Attack Tolerance.",
                    "Evaluating design trade-offs in customizable processors.",
                    "A design flow for application specific heterogeneous pipelined multiprocessor systems.",
                    "Xquasher: a tool for efficient computation of multiple linear expressions.",
                    "ILP-based pin-count aware design methodology for microfluidic biochips.",
                    "O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration.",
                    "BDD-based synthesis of reversible logic for large functions.",
                    "Soft connections: addressing the hardware-design modularity problem.",
                    "A computing origami: folding streams in FPGAs.",
                    "Retiming and recycling for elastic systems with early evaluation.",
                    "Speculation in elastic systems.",
                    "DFM: don't care or competitive weapon?",
                    "The semiconductor industry's nanoelectronics research initiative: motivation and challenges.",
                    "Single-electron devices for ubiquitous and secure computing applications.",
                    "Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions.",
                    "CMOS scaling beyond 32nm: challenges and opportunities.",
                    "An O(n log n) path-based obstacle-avoiding algorithm for rectilinear Steiner tree construction.",
                    "GRIP: scalable 3D global routing using integer programming.",
                    "Automatic bus planner for dense PCBs.",
                    "A correct network flow model for escape routing.",
                    "Flip-chip routing with unified area-I/O pad assignments for package-board co-design.",
                    "Statistical multilayer process space coverage for at-speed test.",
                    "Speedpath analysis based on hypothesis pruning and ranking.",
                    "Interconnection fabric design for tracing signals in post-silicon validation.",
                    "Online cache state dumping for processor debug.",
                    "Finding deterministic solution from underdetermined equation: large-scale performance modeling by least angle regression.",
                    "A robust and efficient harmonic balance (HB) using direct solution of HB Jacobian.",
                    "Stochastic steady-state and AC analyses of mixed-signal systems.",
                    "Parallelizable stable explicit numerical integration for efficient circuit simulation.",
                    "Efficient design-specific worst-case corner extraction for integrated circuits.",
                    "Timing-driven optimization using lookahead logic circuits.",
                    "Simulation and SAT-based Boolean matching for large Boolean networks.",
                    "New spare cell design for IR drop minimization in Engineering Change Order.",
                    "Matching-based minimum-cost spare cell selection for design changes.",
                    "Handling don't-care conditions in high-level synthesis and application for reducing initialized registers.",
                    "Oil fields, hedge funds, and drugs.",
                    "Human computation.",
                    "How to make computers that work like the brain.",
                    "A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion.",
                    "Spare-cell-aware multilevel analytical placement.",
                    "Handling complexities in modern large-scale mixed-size placement.",
                    "RegPlace: a high quality open-source placement framework for structured ASICs.",
                    "A novel verification technique to uncover out-of-order DUV behaviors.",
                    "Shortening the verification cycle with synthesizable abstract models.",
                    "Non-cycle-accurate sequential equivalence checking.",
                    "Regression verification.",
                    "Accurate temperature estimation using noisy thermal sensors.",
                    "Spectral techniques for high-resolution thermal characterization with limited sensor data.",
                    "Dynamic thermal management via architectural adaptation.",
                    "On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration.",
                    "SRAM parametric failure analysis.",
                    "Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm.",
                    "Improving testability and soft-error resilience through retiming.",
                    "Statistical reliability analysis under process variation and aging effects.",
                    "Guess, solder, measure, repeat: how do I get my mixed-signal chip right?",
                    "The Cilk++ concurrency platform.",
                    "Misleading performance claims in parallel computations.",
                    "Massively parallel processing: it's d\u00e9j\u00e0 vu all over again.",
                    "Provably good and practically efficient algorithms for CMP dummy fill.",
                    "Predicting variability in nanoscale lithography processes.",
                    "Variability analysis under layout pattern-dependent rapid-thermal annealing process.",
                    "Event-driven gate-level simulation with GP-GPUs.",
                    "Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts.",
                    "Constraints in one-to-many concretization for abstraction refinement.",
                    "Spectrum: a hybrid nanophotonic-electric on-chip network.",
                    "Exploring serial vertical interconnects for 3D ICs.",
                    "No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips.",
                    "Thermal-driven analog placement considering device matching.",
                    "Yield-driven iterative robust circuit optimization algorithm.",
                    "Contract-based system-level composition of analog circuits.",
                    "Serial reconfigurable mismatch-tolerant clock distribution.",
                    "Thermal-aware data flow analysis.",
                    "Nanoscale digital computation through percolation.",
                    "A learning digital computer.",
                    "Programmable neural processing on a smartdust.",
                    "Human computing for EDA.",
                    "Synthesizing hardware from sketches.",
                    "Endosymbiotic computing: enabling surrogate GUI and cyber-physical connectivity.",
                    "Debugging from high level down to gate level.",
                    "The day Sherlock Holmes decided to do EDA.",
                    "Debugging strategies for mere mortals.",
                    "MAGENTA: transaction-based statistical micro-architectural root-cause analysis.",
                    "Untwist your brain: efficient debugging and diagnosis of complex assertions.",
                    "Beyond verification: leveraging formal for debugging.",
                    "Power modeling of graphical user interfaces on OLED displays.",
                    "Energy-aware error control coding for Flash memories.",
                    "PDRAM: a hybrid PRAM and DRAM main memory system.",
                    "A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors.",
                    "A physical unclonable function defined using power distribution system equivalent resistance variations.",
                    "Hardware authentication leveraging performance limits in detailed simulations and emulations.",
                    "Hardware Trojan horse detection using gate-level characterization.",
                    "Process variation characterization of chip-level multiprocessors.",
                    "Information hiding for trusted system design.",
                    "On systematic illegal state identification for pseudo-functional testing.",
                    "Automated failure population creation for validating integrated circuit diagnosis methods.",
                    "Fault models for embedded-DRAM macros.",
                    "Adaptive test elimination for analog/RF circuits.",
                    "WCET-aware register allocation based on graph coloring.",
                    "Optimal static WCET-aware scratchpad allocation of program code.",
                    "A real-time program trace compressor utilizing double move-to-front method.",
                    "Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators.",
                    "From milliwatts to megawatts: system level power challenge.",
                    "A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction.",
                    "Variational capacitance extraction of on-chip interconnects based on continuous surface model.",
                    "PiCAP: a parallel and incremental capacitance extraction considering stochastic process variation.",
                    "An efficient resistance sensitivity extraction algorithm for conductors of arbitrary shapes.",
                    "Throughput optimal task allocation under thermal constraints for multi-core processors.",
                    "An adaptive scheduling and voltage/frequency selection algorithm for real-time energy harvesting systems.",
                    "Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack.",
                    "Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization.",
                    "An SDRAM-aware router for Networks-on-Chip.",
                    "Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency.",
                    "Vicis: a reliable network for unreliable silicon.",
                    "Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective.",
                    "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.",
                    "Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems.",
                    "Multicore parallel min-cost flow algorithm for CAD applications.",
                    "FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation.",
                    "FPGA-based accelerator for the verification of leading-edge wireless systems.",
                    "Transmuting coprocessors: dynamic loading of FPGA coprocessors.",
                    "Dynamic thread and data mapping for NoC based CMPs.",
                    "A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems.",
                    "Quality-driven synthesis of embedded multi-mode control systems.",
                    "Context-sensitive timing analysis of Esterel programs.",
                    "Scheduling the FlexRay bus using optimization techniques.",
                    "The wild west: conquest of complex hardware-dependent software design.",
                    "Internet-in-a-Box: emulating datacenter network architectures using FPGAs.",
                    "Sustainable data centers: enabled by supply and demand side management.",
                    "Green data centers and hot chips.",
                    "Optimum LDPC decoder: a memory architecture problem.",
                    "A DVS-based pipelined reconfigurable instruction memory.",
                    "LICT: left-uncompressed instructions compression technique to improve the decoding performance of VLIW processors.",
                    "Hierarchical architecture of flash-based storage systems for high performance and durability.",
                    "Reduction techniques for synchronous dataflow graphs.",
                    "A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management.",
                    "Mode grouping for more effective generalized scheduling of dynamic dataflow applications.",
                    "Efficient program scheduling for heterogeneous multi-core processors.",
                    "Polynomial datapath optimization using partitioning and compensation heuristics.",
                    "Register allocation for high-level synthesis using dual supply voltages.",
                    "GPU-based parallelization for fast circuit optimization.",
                    "Architectural assessment of design techniques to improve speed and robustness in embedded microprocessors.",
                    "ARMS - automatic residue-minimization based sampling for multi-point modeling techniques.",
                    "An efficient passivity test for descriptor systems via canonical projector techniques.",
                    "A parameterized mask model for lithography simulation."
                ]
            }
        ]
    },
    {
        "year": "2008",
        "name": "45th DAC 2008",
        "info": "Anaheim, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2008",
                "sub_name": "Proceedings of the 45th Design Automation Conference, DAC 2008, Anaheim, CA, USA, June 8-13, 2008.",
                "count": 195,
                "papers": [
                    "Flow engineering for physical implementation: theory and practice.",
                    "Sparse matrix computations on manycore GPU's.",
                    "Parallel programming: can we PLEASE get it right this time?",
                    "Parallelizing CAD: a timely research agenda for EDA.",
                    "Functionally linear decomposition and synthesis of logic circuits for FPGAs.",
                    "FPGA area reduction by multi-output function based sequential resynthesis.",
                    "A generalized network flow based algorithm for power-aware FPGA memory mapping.",
                    "Enhancing timing-driven FPGA placement for pipelined netlists.",
                    "Statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations.",
                    "Topology synthesis of analog circuits based on adaptively generated building blocks.",
                    "Analog placement based on hierarchical module clustering.",
                    "Run-time instruction set selection in a transmutable embedded processor.",
                    "Rapid application specific floating-point unit generation with bit-alignment.",
                    "Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency.",
                    "C-based design flow: a case study on G.729A for voice over internet protocol (VoIP).",
                    "Election year: what the electronics industry needs---and can expect---from the incoming administration.",
                    "A 242mW, 10mm21080p H.264/AVC high profile encoder chip.",
                    "The design of a low power carbon nanotube chemical sensor system.",
                    "iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor.",
                    "Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor.",
                    "A MIPS R2000 implementation.",
                    "Process variation tolerant SRAM array for ultra low voltage applications.",
                    "PicoCube: a 1 cm3 sensor node powered by harvested energy.",
                    "An 8x8 run-time reconfigurable FPGA embedded in a SoC.",
                    "Reinventing EDA with manycore processors.",
                    "Multicore design is the challenge! what is the solution?",
                    "Compositional verification of retiming and sequential optimizations.",
                    "Tunneling and slicing: towards scalable BMC.",
                    "Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation.",
                    "Faster symmetry discovery using sparsity of symmetries.",
                    "Application-driven floorplan-aware voltage island design.",
                    "DeFer: deferred decision making enabled fixed-outline floorplanner.",
                    "Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs.",
                    "Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips.",
                    "Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications.",
                    "Feedback-controlled reliability-aware power management for real-time embedded systems.",
                    "Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems.",
                    "Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques.",
                    "An automatic scratch pad memory management tool and MPEG-4 encoder case study.",
                    "A methodology for statistical estimation of read access yield in SRAMs.",
                    "Automated design of self-adjusting pipelines.",
                    "Speedpath prediction based on learning from a small set of examples.",
                    "Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays.",
                    "Statistical waveform and current source based standard cell models for accurate timing analysis.",
                    "SystemVerilog implicit port enhancements accelerate system design & verification.",
                    "Translation of an existing VMM-based SystemVerilog testbench to OVM.",
                    "WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines.",
                    "The mixed signal optimum energy point: voltage and parallelism.",
                    "Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs.",
                    "Assertion-based verification of a 32 thread SPARCTM CMT microprocessor.",
                    "Functional test selection based on unsupervised support vector analysis.",
                    "Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic.",
                    "Technology exploration for graphene nanoribbon FETs.",
                    "Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement.",
                    "A progressive-ILP based routing algorithm for cross-referencing biochips.",
                    "High-performance timing simulation of embedded software.",
                    "Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts.",
                    "Exploring locking & partitioning for predictable shared caches on multi-cores.",
                    "Miss reduction in embedded processors through dynamic, power-friendly cache design.",
                    "ESL hand-off: fact or EDA fiction?",
                    "Characterizing chip-multiprocessor variability-tolerance.",
                    "Cache modeling in probabilistic execution time analysis.",
                    "Multiprocessor performance estimation using hybrid simulation.",
                    "Multithreaded simulation for synchronous dataflow graphs.",
                    "Design of a mask-programmable memory/multiplier array using G4-FET technology.",
                    "Programmable logic circuits based on ambipolar CNFET.",
                    "Analog parallelism in ring-based VCOs.",
                    "Techniques for fully integrated intra-/inter-chip optical communication.",
                    "How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach.",
                    "Bounded-lifetime integrated circuits.",
                    "Collective computing based on swarm intelligence.",
                    "(Bio)-behavioral CAD.",
                    "Next generation wireless-multimedia devices: who is up for the challenge?",
                    "Statistical diagnosis of unmodeled systematic timing effects.",
                    "Multiple defect diagnosis using no assumptions on failing pattern characteristics.",
                    "Precise failure localization using automated layout analysis of diagnosis candidates.",
                    "IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors.",
                    "Automatic architecture refinement techniques for customizing processing elements.",
                    "Formal datapath representation and manipulation for implementing DSP transforms.",
                    "Symbolic noise analysis approach to computational hardware optimization.",
                    "Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform.",
                    "Parameterized timing analysis with general delay models and arbitrary variation sources.",
                    "DeMOR: decentralized model order reduction of linear networks with massive ports.",
                    "Stochastic integral equation solver for efficient variation-aware interconnect extraction.",
                    "Electric field integral equation combined with cylindrical conduction mode basis functions for electrical modeling of three-dimensional interconnects.",
                    "Driver waveform computation for timing analysis with multiple voltage threshold driver models.",
                    "Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder.",
                    "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.",
                    "A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip.",
                    "A practical approach of memory access parallelization to exploit multiple off-chip DDR memories.",
                    "Towards a more physical approach to gate modeling for timing, noise, and power.",
                    "Transistor level gate modeling for accurate and fast timing, noise, and power analysis.",
                    "A \"true\" electrical cell model for timing, noise, and power grid verification.",
                    "Challenges in gate level modeling for delay and SI at 65nm and below.",
                    "Addressing library creation challenges from recent Liberty extensions.",
                    "SystemClick: a domain-specific framework for early exploration using functional performance models.",
                    "Applying passive RFID system to wireless headphones for extreme low power consumption.",
                    "Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems.",
                    "Automated design of tunable impedance matching networks for reconfigurable wireless applications.",
                    "ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction.",
                    "Predictive formulae for OPC with applications to lithography-friendly routing.",
                    "Dose map and placement co-optimization for timing yield enhancement and leakage power reduction.",
                    "Design-process integration for performance-based OPC framework.",
                    "An efficient incremental algorithm for min-area retiming.",
                    "Scalable min-register retiming under timing and initializability constraints.",
                    "Merging nodes under sequential observability.",
                    "N-variant IC design: methodology and applications.",
                    "Verifying really complex systems: on earth and beyond.",
                    "Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement.",
                    "Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM.",
                    "Topological routing to maximize routability for package substrate.",
                    "Low power passive equalizer optimization using tritonic step response.",
                    "Daedalus: toward composable multimedia MP-SoC design.",
                    "SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models.",
                    "Specify-explore-refine (SER): from specification to implementation.",
                    "Standard interfaces in mobile terminals: increasing the efficiency of device design and accelerating innovation.",
                    "Holistic pathfinding: virtual wireless chip design for advanced technology and design exploration.",
                    "Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification.",
                    "Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements.",
                    "Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability.",
                    "Leakage power-aware clock skew scheduling: converting stolen time into leakage power reduction.",
                    "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.",
                    "Application mapping for chip multiprocessors.",
                    "Concurrent topology and routing optimization in automotive network integration.",
                    "A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers.",
                    "Keeping hot chips cool: are IC thermal problems hot air?",
                    "Bi-decomposing large Boolean functions via interpolation and satisfiability solving.",
                    "Signature based Boolean matching in the presence of don't cares.",
                    "The synthesis of robust polynomial arithmetic with stochastic logic.",
                    "Automatic synthesis of clock gating logic with controlled netlist perturbation.",
                    "A new paradigm for synthesis and propagation of clock gating conditions.",
                    "3-D semiconductor's: more from Moore.",
                    "Tera-scale computing and interconnect challenges.",
                    "Design and CAD for 3D integrated circuits.",
                    "Why should we do 3D integration?",
                    "Efficient Monte Carlo based incremental statistical timing analysis.",
                    "Generalized Krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis.",
                    "A framework for block-based timing sensitivity analysis.",
                    "Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications.",
                    "Non-parametric statistical static timing analysis: an SSTA framework for arbitrary distribution.",
                    "An integrated nonlinear placement framework with congestion and porosity aware buffer planning.",
                    "Circuit-wise buffer insertion and gate sizing algorithm with scalability.",
                    "Type-matching clock tree for zero skew clock gating.",
                    "Robust chip-level clock tree synthesis for SOC designs.",
                    "Path smoothing via discrete optimization.",
                    "Stochastic modeling of a thermally-managed multi-core system.",
                    "Predictive dynamic thermal management for multicore systems.",
                    "Control theory-based DVS for interactive 3D games.",
                    "Many-core design from a thermal perspective.",
                    "Compiler-driven register re-assignment for register file power-density and temperature reduction.",
                    "MAPS: an integrated framework for MPSoC application parallelization.",
                    "ADAM: run-time agent-based distributed application mapping for on-chip communication.",
                    "Latency and bandwidth efficient communication through system customization for embedded multiprocessors.",
                    "Federation: repurposing scalar cores for out-of-order instruction issue.",
                    "ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor.",
                    "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers.",
                    "Reconfigurable computing using content addressable memory for improved performance and resource usage.",
                    "Automated transistor sizing for FPGA architecture exploration.",
                    "TuneFPGA: post-silicon tuning of dual-Vdd FPGAs.",
                    "Strategies for mainstream usage of formal verification.",
                    "Pre-RTL formal verification: an intel experience.",
                    "Challenges in using system-level models for RTL verification.",
                    "Leveraging sequential equivalence checking to enable system-level to RTL flows.",
                    "Towards acceleration of fault simulation using graphics processing units.",
                    "Scan chain clustering for test power reduction.",
                    "On reliable modular testing with vulnerable test access mechanisms.",
                    "On tests to detect via opens in digital CMOS circuits.",
                    "Protecting bus-based hardware IP by secret sharing.",
                    "Design of high performance pattern matching engine through compact deterministic finite automata.",
                    "SHIELD: a software hardware design methodology for security and reliability of MPSoCs.",
                    "A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer.",
                    "An embedded infrastructure of debug and trace interface for the DSP platform.",
                    "IntellBatt: towards smarter battery design.",
                    "A power and temperature aware DRAM architecture.",
                    "Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling.",
                    "Temperature management in multiprocessor SoCs using online learning.",
                    "DVFS in loop accelerators using BLADES.",
                    "DFM in practice: hit or hype?",
                    "Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness.",
                    "Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters.",
                    "Leakage power reduction using stress-enhanced layouts.",
                    "A fast, analytical estimator for the SEU-induced pulse width in combinational designs.",
                    "On the role of timing masking in reliable logic circuit design.",
                    "Study of the effects of MBUs on the reliability of a 150 nm SRAM device.",
                    "Partial order reduction for scalable testing of systemC TLM designs.",
                    "Construction of concrete verification models from C++.",
                    "Predictive runtime verification of multi-processor SoCs in SystemC.",
                    "Automated hardware-independent scenario identification.",
                    "Predictive design space exploration using genetically programmed response surfaces.",
                    "Efficient system design space exploration using machine learning techniques.",
                    "Improve simulation efficiency using statistical benchmark subsetting: an ImplantBench case study.",
                    "Modeling crosstalk in statistical static timing analysis.",
                    "Power gating scheduling for power/ground noise reduction.",
                    "Forbidden transition free crosstalk avoidance CODEC design.",
                    "Custom is from Venus and synthesis from Mars."
                ]
            }
        ]
    },
    {
        "year": "2007",
        "name": "44th DAC 2007",
        "info": "San Diego, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2007",
                "sub_name": "Proceedings of the 44th Design Automation Conference, DAC 2007, San Diego, CA, USA, June 4-8, 2007.",
                "count": 201,
                "papers": [
                    "Designing a New Automotive DNA.",
                    "Perspective of the Future Semiconductor Industry: Challenges and Solutions.",
                    "Design without Borders - A Tribute to the Legacy of A. Richard Newton.",
                    "Trusted Hardware: Can It Be Trustworthy?",
                    "Trusted Design in FPGAs.",
                    "Physical Unclonable Functions for Device Authentication and Secret Key Generation.",
                    "Side-Channel Attack Pitfalls.",
                    "Megatrends and EDA 2017.",
                    "System-Level Design Flow Based on a Functional Reference for HW and SW.",
                    "Model-driven Validation of SystemC Designs.",
                    "Language Extensions to SystemC: Process Control Constructs.",
                    "Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264.",
                    "Design of Rotary Clock Based Circuits.",
                    "Escape Routing For Dense Pin Clusters In Integrated Circuits.",
                    "TROY: Track Router with Yield-driven Wire Planning.",
                    "IPR: An Integrated Placement and Routing Algorithm.",
                    "An Effective Guidance Strategy for Abstraction-Guided Simulation.",
                    "Leveraging Semi-Formal and Sequential Equivalence Techniques for Multimedia SOC Performance Validation.",
                    "Synthesizing SVA Local Variables for Formal Verification.",
                    "Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization.",
                    "Width-dependent Statistical Leakage Modeling for Random Dopant Induced Threshold Voltage Shift.",
                    "Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation.",
                    "Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage.",
                    "Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits.",
                    "Making Manufacturing Work For You.",
                    "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.",
                    "Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT.",
                    "Layered Switching for Networks on Chip.",
                    "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.",
                    "The Case for Low-Power Photonic Networks on Chip.",
                    "Interdependent Latch Setup/Hold Time Characterization via Euler-Newton Curve Tracing on State-Transition Equations.",
                    "PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels.",
                    "Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis.",
                    "Simulating Improbable Events.",
                    "SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits.",
                    "On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise.",
                    "Optimal Selection of Voltage Regulator Modules in a Power Delivery Network.",
                    "Top-k Aggressors Sets in Delay Noise Analysis.",
                    "A New Twisted Differential Line Structure in Global Bus Design.",
                    "Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew.",
                    "Formal Techniques for SystemC Verification; Position Paper.",
                    "Design for Verification in System-level Models and RTL.",
                    "Verification Methodologies in a TLM-to-RTL Design Flow.",
                    "Memory Modeling in ESL-RTL Equivalence Checking.",
                    "Early Power-Aware Design & Validation: Myth or Reality?",
                    "Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design.",
                    "A System For Coarse Grained Memory Protection In Tiny Embedded Processors.",
                    "Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors.",
                    "A Memory-Conscious Code Parallelization Scheme.",
                    "A Self-Tuning Configurable Cache.",
                    "Comparative Analysis of Conventional and Statistical Design Techniques.",
                    "Fast Second-Order Statistical Static Timing Analysis Using Parameter Dimension Reduction.",
                    "Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources.",
                    "Beyond Low-Order Statistical Response Surfaces: Latent Variable Regression for Efficient, Highly Nonlinear Fitting.",
                    "Chip Multi-Processor Generator.",
                    "The Case for the Precision Timed (PRET) Machine.",
                    "Quantum-Like Effects in Network-on-Chip Buffers Behavior.",
                    "CAD-based Security, Cryptography, and Digital Rights Management.",
                    "Line-End Shortening is Not Always a Failure.",
                    "You Can Get There From Here: Connectivity of Random Graphs on Grids.",
                    "High Performance and Low Power Electronics on Flexible Substrate.",
                    "Novel CNTFET-based Reconfigurable Logic Gate Design.",
                    "Period Optimization for Hard Real-time Distributed Automotive Systems.",
                    "Performance Analysis of FlexRay-based ECU Networks.",
                    "Experimental Jitter Analysis in a FlexCAN Based Drive-by-Wire Automotive Application.",
                    "Optimization of Static Task and Bus Access Schedules for Time-Triggered Distributed Embedded Systems with Model-Checking.",
                    "NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture.",
                    "Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications.",
                    "Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors.",
                    "GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches.",
                    "Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits.",
                    "Single-Event-Upset (SEU) Awareness in FPGA Routing.",
                    "Enhancing FPGA Performance for Arithmetic Circuits.",
                    "Fast Min-Cost Buffer Insertion under Process Variations.",
                    "Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks.",
                    "Concurrent Wire Spreading, Widening, and Filling.",
                    "Modeling Litho-Constrained Design Layout.",
                    "Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement.",
                    "The Impact of NBTI on the Performance of Combinational and Sequential Circuits.",
                    "NBTI-Aware Synthesis of Digital Circuits.",
                    "\"There Is More Than Moore In Automotive ...\".",
                    "Modeling Safe Operating Area in Hardware Description Languages.",
                    "Autonomous Automobiles: Developing Cars That Drive Themselves.",
                    "Design-Silicon Timing Correlation A Data Mining Perspective.",
                    "Silicon Speedpath Measurement and Feedback into EDA flows.",
                    "Characterizing Process Variation in Nanometer CMOS.",
                    "On-Chip Measurements Complementary to Design Flow for Integrity in SoCs.",
                    "Progressive Decomposition: A Heuristic to Structure Arithmetic Circuits.",
                    "Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System.",
                    "Synchronous Elastic Circuits with Early Evaluation and Token Counterflow.",
                    "Optimization of Area in Digital FIR Filters using Gate-Level Metrics.",
                    "Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency.",
                    "Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops.",
                    "Accelerating Harmonic Balance Simulation Using Efficient Parallelizable Hierarchical Preconditioning.",
                    "Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch.",
                    "TLM: Crossing Over From Buzz To Adoption.",
                    "Electronics: The New Differential in the Automotive Industry.",
                    "MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs.",
                    "RQL: Global Placement via Relaxed Quadratic Spreading and Linearization.",
                    "Improving Voltage Assignment by Outlier Detection and Incremental Placement.",
                    "Analog Placement Based on Novel Symmetry-Island Formulation.",
                    "Modeling the Function Cache for Worst-Case Execution Time Analysis.",
                    "An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration.",
                    "Hardware Support for Secure Processing in Embedded Systems.",
                    "RIJID: Random Code Injection to Mask Power Analysis based Side Channel Attacks.",
                    "Compact State Machines for High Performance Pattern Matching.",
                    "Confidence Scalable Post-Silicon Statistical Delay Prediction under Process Variations.",
                    "Statistical Framework for Technology-Model-Product Co-Design and Convergence.",
                    "Extraction of Statistical Timing Profiles Using Test Data.",
                    "An Analysis of Timing Violations Due to Spatially Distributed Thermal Effects in Global Wires.",
                    "Scan Test Planning for Power Reduction.",
                    "Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing.",
                    "Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design.",
                    "New Test Data Decompressor for Low Power Applications.",
                    "Automotive Software Integration.",
                    "Virtual Platforms and Timing Analysis: Status, Challenges and Future Directions.",
                    "Computer-aided Architecture Design & Optimized Implementation of Distributed Automotive EE Systems.",
                    "Interconnects in the Third Dimension: Design Challenges for 3D ICs.",
                    "Performance Modeling and Optimization for Single- and Multi-Wall Carbon Nanotube Interconnects.",
                    "Micro-Photonic Interconnects: Characteristics, Possibilities and Limitations.",
                    "CAD Implications of New Interconnect Technologies.",
                    "Alembic: An Efficient Algorithm for CNF Preprocessing.",
                    "EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure.",
                    "On-The-Fly Resolve Trace Minimization.",
                    "On Resolution Proofs for Combinational Equivalence.",
                    "An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design.",
                    "Computationally Efficient Power Integrity Simulation for System-on-Package Applications.",
                    "Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design.",
                    "Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors.",
                    "Placement of 3D ICs with Thermal and Interlayer Via Considerations.",
                    "Corezilla: Build and Tame the Multicore Beast?",
                    "Synthetic biology: from bacteria to stem cells.",
                    "Engineering synthetic killer circuits in bacteria.",
                    "Programming Living Cells to Function as Massively Parallel Computers.",
                    "Synthesizing Stochasticity in Biochemical Systems.",
                    "Instruction Splitting for Efficient Code Compression.",
                    "An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model.",
                    "Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs.",
                    "Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time.",
                    "A Robust Protocol for Concurrent On-Line Test (COLT) of NoC-based Systems-on-a-Chip.",
                    "SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects.",
                    "A DFT Method for Time Expansion Model at Register Transfer Level.",
                    "Test Generation in the Presence of Timing Exceptions and Constraints.",
                    "Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design.",
                    "Nanometer Device Scaling in Subthreshold Circuits.",
                    "Efficient Modeling Techniques for Dynamic Voltage Drop Analysis.",
                    "On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method.",
                    "Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory.",
                    "Shared Resource Access Attributes for High-Level Contention Models.",
                    "A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices.",
                    "Automatic Cache Tuning for Energy-Efficiency using Local Regression Modeling.",
                    "Reducing Data-Memory Footprint of Multimedia Applications by Delay Redistribution.",
                    "Verification Coverage: When is Enough, Enough?",
                    "Thousand Core ChipsA Technology Perspective.",
                    "The KILL Rule for Multicore.",
                    "Implicitly Parallel Programming Models for Thousand-Core Microprocessors.",
                    "Multi-Core Design Automation Challenges.",
                    "Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture.",
                    "Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures.",
                    "Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs.",
                    "Global Critical Path: A Tool for System-Level Timing Analysis.",
                    "Designer-Controlled Generation of Parallel and Flexible Heterogeneous MPSoC Specification.",
                    "RISPP: Rotating Instruction Set Processing Platform.",
                    "ASIP Instruction Encoding for Energy and Area Reduction.",
                    "Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures.",
                    "Program Mapping onto Network Processors by Recursive Bipartitioning and Refining.",
                    "Design Methodology for Pipelined Heterogeneous Multiprocessor System.",
                    "A General Framework for Spatial Correlation Modeling in VLSI Design.",
                    "Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation.",
                    "A Framework for Accounting for Process Model Uncertainty in Statistical Static Timing Analysis.",
                    "Fast Capacitance Extraction in Multilayer, Conformal and Embedded Dielectric using Hybrid Boundary Element Method.",
                    "A Unified Approach to Canonical Form-based Boolean Matching.",
                    "Gate Sizing For Cell Library-Based Designs.",
                    "Statistical Leakage Power Minimization Using Fast Equi-Slack Shell Based Optimization.",
                    "Techniques for Effective Distributed Physical Synthesis.",
                    "SODA: Sensitivity Based Optimization of Disk Architecture.",
                    "Dynamic Power Management with Hybrid Power Sources.",
                    "System-on-Chip Power Management Considering Leakage Power Variations.",
                    "Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation.",
                    "A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages.",
                    "Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation.",
                    "Automatic Verification of External Interrupt Behaviors for Microprocessor Design.",
                    "A Framework for the Validation of Processor Architecture Compliance.",
                    "Functional Verification of SiCortex Multiprocessor System-on-a-Chip.",
                    "DDBDD: Delay-Driven BDD Synthesis for FPGAs.",
                    "FlexWAFE - A High-end Real-Time Stream Processing Library for FPGAs.",
                    "How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs.",
                    "Efficient Parametric Yield Extraction for Multiple Correlated Non-Normal Performance Distributions of Analog/RF Circuits.",
                    "Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop.",
                    "Parameterized Macromodeling for Analog System-Level Design Exploration.",
                    "Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies.",
                    "Integrated Droplet Routing in the Synthesis of Microfluidic Biochips.",
                    "OPC-Free and Minimally Irregular IC Design Style.",
                    "Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits.",
                    "Quantum Circuit Placement: Optimizing Qubit-to-qubit Interactions through Mapping Quantum Circuits into a Physical Experiment.",
                    "Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver.",
                    "Clock Period Minimization with Minimum Delay Insertion.",
                    "An Efficient Mechanism for Performance Optimization of Variable-Latency Designs.",
                    "A Fully-Automated Desynchronization Flow for Synchronous Circuits.",
                    "Self-Resetting Latches for Asynchronous Micro-Pipelines.",
                    "IP Exchange: I'll Show You Mine if You Show Me Yours."
                ]
            }
        ]
    },
    {
        "year": "2006",
        "name": "43rd DAC 2006",
        "info": "San Francisco, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2006",
                "sub_name": "Proceedings of the 43rd Design Automation Conference, DAC 2006, San Francisco, CA, USA, July 24-28, 2006.",
                "count": 219,
                "papers": [
                    "How will the fabless model survive?",
                    "The good, the bad, and the ugly of silicon debug.",
                    "A reconfigurable design-for-debug infrastructure for SoCs.",
                    "Visibility enhancement for silicon debug.",
                    "A CPPLL hierarchical optimization methodology considering jitter, power and locking time.",
                    "Hierarchical bottom--up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g standard.",
                    "Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration.",
                    "A real time budgeting method for module-level-pipelined bus based system using bus scenarios.",
                    "Exploiting forwarding to improve data bandwidth of instruction-set extensions.",
                    "Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies.",
                    "Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery.",
                    "Statistical analysis of SRAM cell stability.",
                    "Criticality computation in parameterized statistical timing.",
                    "Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events.",
                    "An up-stream design auto-fix flow for manufacturability enhancement.",
                    "\"The IC nanometer race -- what will it take to win?\".",
                    "Use of C/C++ models for architecture exploration and verification of DSPs.",
                    "Maintaining consistency between systemC and RTL system designs.",
                    "SystemC transaction level models and RTL verification.",
                    "Towards a C++-based design methodology facilitating sequential equivalence checking.",
                    "Charge recycling in MTCMOS circuits: concept and analysis.",
                    "Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions.",
                    "Physical design methodology of power gating circuits for standard-cell-based design.",
                    "Challenges in sleep transistor design and implementation in low-power designs.",
                    "A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction.",
                    "Timing driven power gating.",
                    "A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration.",
                    "An automated, reconfigurable, low-power RFID tag.",
                    "Design space exploration and prototyping for on-chip multimedia applications.",
                    "Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs.",
                    "Refined statistical static timing analysis through.",
                    "Statistical timing analysis with correlated non-gaussian parameters using independent component analysis.",
                    "Statistical timing based on incomplete probabilistic descriptions of parameter uncertainty.",
                    "Probabilistic interval-valued computation: toward a practical surrogate for statistics inside CAD tools.",
                    "Decision-making for complex SoCs in consumer electronic products.",
                    "Entering the hot zone - can you handle the heat and be cool?",
                    "Reliability challenges for 45nm and beyond.",
                    "Design tools for reliability analysis.",
                    "Design in reliability for communication designs.",
                    "Practical aspects of reliability analysis for IC designs.",
                    "Power grid physics and implications for CAD.",
                    "Fast analysis of structured power grid by triangularization based structure preserving model order reduction.",
                    "Stochastic variational analysis of large power grids considering intra-die correlations.",
                    "A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming.",
                    "Distributed dynamic BDD reordering.",
                    "SAT sweeping with local observability don't-cares.",
                    "Predicate learning and selective theory deduction for a difference logic solver.",
                    "Fast illegal state identification for improving SAT-based induction.",
                    "A multi-port current source model for multiple-input switching effects in CMOS library cells.",
                    "Statistical logic cell delay analysis using a current-based model.",
                    "Multi-shift quadratic alternating direction implicit iteration for high-speed positive-real balanced truncation.",
                    "A fast passivity test for descriptor systems via structure-preserving transformations of Skew-Hamiltonian/Hamiltonian matrix pencils.",
                    "Model order reduction of linear networks with massive ports via frequency-dependent port packing.",
                    "Tradeoffs and choices for emerging SoCs in high-end applications.",
                    "Overview of the MPSoC design challenge.",
                    "Programming models and HW-SW interfaces abstraction for multi-processor SoC.",
                    "System-level exploration tools for MPSoC designs.",
                    "Design of a 125muW, fully-scalable MPEG-2 and H.264/AVC video decoder for mobile applications.",
                    "A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications.",
                    "Hierarchical power distribution and power management scheme for a single chip mobile processor.",
                    "Buffer insertion in large circuits with constructive solution search techniques.",
                    "Low-power repeater insertion with both delay and slew rate constraints.",
                    "Fast algorithms for slew constrained minimum cost buffering.",
                    "A flexible and scalable methodology for GHz-speed structural test.",
                    "Timing-based delay test for screening small delay defects.",
                    "Hold time validation on silicon and the relevance of hazards in timing analysis.",
                    "Practical methods in coverage-oriented verification of the merom microprocessor.",
                    "Verification of the cell broadband engineTM processor.",
                    "Shielding against design flaws with field repairable control logic.",
                    "Scheduling-based test-case generation for verification of multimedia SoCs.",
                    "Rapid and low-cost context-switch through embedded processor customization for real-time and control applications.",
                    "Efficient detection and exploitation of infeasible paths for software timing analysis.",
                    "Leakage-aware intraprogram voltage scaling for embedded processors.",
                    "Building a standard ESL design and verification methodology: is it just a dream?",
                    "CAD challenges for leading-edge multimedia designs.",
                    "BoxRouter: a new global router based on box expansion and progressive ILP.",
                    "Steiner network construction for timing critical nets.",
                    "Circuit simulation based obstacle-aware Steiner routing.",
                    "Timing-driven Steiner trees are (practically) free.",
                    "Systematic software-based self-test for pipelined processors.",
                    "A test pattern ordering algorithm for diagnosis with truncated fail data.",
                    "DFT for controlled-impedance I/O buffers.",
                    "Variation-aware analysis: savior of the nanometer era?",
                    "A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS.",
                    "A PLA based asynchronous micropipelining approach for subthreshold circuit design.",
                    "Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing.",
                    "Timing-constrained and voltage-island-aware voltage assignment.",
                    "An efficient and versatile scheduling algorithm based on SDC formulation.",
                    "Register binding for clock period minimization.",
                    "Towards the automatic exploration of arithmetic-circuit architectures.",
                    "Design space exploration using time and resource duality with the ant colony optimization.",
                    "Rapid estimation of control delay from high-level specifications.",
                    "Design challenges for next-generation multimedia, game and entertainment platforms.",
                    "Architecture-aware FPGA placement using metric embedding.",
                    "Efficient SAT-based Boolean matching for FPGA technology mapping.",
                    "Optimal simultaneous mapping and clustering for FPGA delay optimization.",
                    "Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction.",
                    "VIRTUS: a new processor virtualization architecture for security-oriented next-generation mobile terminals.",
                    "A network security processor design based on an integrated SOC design and test platform.",
                    "Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC.",
                    "IMPRES: integrated monitoring for processor reliability and security.",
                    "A parallelized way to provide data encryption and integrity checking on a processor-memory bus.",
                    "Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability.",
                    "Exploiting K-Distance Signature for Boolean Matching and G-Symmetry Detection.",
                    "Gain-based technology mapping for minimum runtime leakage under input vector uncertainty.",
                    "Gate sizing: finFETs vs 32nm bulk MOSFETs.",
                    "DAG-aware AIG rewriting a fresh look at combinational logic synthesis.",
                    "Energy-scalable OFDM transmitter design and control.",
                    "Systematic temperature sensor allocation and placement for microprocessors.",
                    "HybDTM: a coordinated hardware-software approach for dynamic thermal management.",
                    "A systematic method for functional unit power estimation in microprocessors.",
                    "Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm.",
                    "Extending the lifetime of fuel cell based hybrid systems.",
                    "High-level power management of embedded systems with application-specific energy cost functions.",
                    "Communication latency aware low power NoC synthesis.",
                    "Optimality study of resource binding with multi-Vdds.",
                    "SMERT: energy-efficient design of a multimedia messaging system for mobile devices.",
                    "Signature-based workload estimation for mobile 3D graphics.",
                    "Games are up for DVFS.",
                    "Backlight dimming in power-aware mobile displays.",
                    "Minimization for LED-backlit TFT-LCDs.",
                    "Leakage power reduction of embedded memories on FPGAs through location assignment.",
                    "A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip.",
                    "An adaptive FPGA architecture with process variation compensation and reduced leakage.",
                    "FLAW: FPGA lifetime awareness.",
                    "Solution-processed infrared photovoltaic devices.",
                    "Circuits for energy harvesting sensor signal processing.",
                    "Systems for human-powered mobile computing.",
                    "Harvesting aware power management for sensor networks.",
                    "Synthesis of synchronous elastic architectures.",
                    "Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint.",
                    "Optimization of area under a delay constraint in digital filter synthesis using SAT-based integer linear programming.",
                    "Behavior and communication co-optimization for systems with sequential communication media.",
                    "Synthesis of high-performance packet processing pipelines.",
                    "Buffer memory optimization for video codec application modeled in Simulink.",
                    "Configurable cache subsetting for fast cache tuning.",
                    "High-performance operating system controlled memory compression.",
                    "A cost-effective implementation of an ECC-protected instruction queue for out-of-order microprocessors.",
                    "Optimizing code parallelization through a constraint network based approach.",
                    "Tomorrow's analog: just dead or just different?",
                    "NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture.",
                    "Modeling and analysis of circuit performance of ballistic CNFET.",
                    "Topology aware mapping of logic functions onto nanowire-based crossbar architectures.",
                    "A new hybrid FPGA with nanoscale clusters and CMOS routing.",
                    "Directed-simulation assisted formal verification of serial protocol and bridge.",
                    "Guiding simulation with increasingly refined abstract traces.",
                    "Mining global constraints for improving bounded sequential equivalence checking.",
                    "An IC manufacturing yield model considering intra-die variations.",
                    "Novel full-chip gridless routing considering double-via insertion.",
                    "Optimal jumper insertion for antenna avoidance under ratio upper-bound.",
                    "MARS-C: modeling and reduction of soft errors in combinational circuits.",
                    "A design approach for radiation-hard digital electronics.",
                    "A family of cells to reduce the soft-error-rate in ternary-CAM.",
                    "Process variation aware OPC with variational lithography modeling.",
                    "Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits.",
                    "Computation of accurate interconnect process parameter values for performance corners under process variations.",
                    "Standard cell characterization considering lithography induced variations.",
                    "Building a verification test plan: trading brute force for finesse.",
                    "Electronics beyond nano-scale CMOS.",
                    "Are carbon nanotubes the future of VLSI interconnections?",
                    "The zen of nonvolatile memories.",
                    "Formal analysis of hardware requirements.",
                    "Test generation games from formal specifications.",
                    "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.",
                    "Prediction-based flow control for network-on-chip traffic.",
                    "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.",
                    "DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip.",
                    "The importance of adopting a package-aware chip design flow.",
                    "Silicon carrier for computer systems.",
                    "4.25 Gb/s laser driver: design challenges and EDA tool limitations.",
                    "Power-centric design of high-speed I/Os.",
                    "A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW.",
                    "SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers.",
                    "Chameleon ART: a non-optimization based analog design migration framework.",
                    "Ensuring consistency during front-end design using an object-oriented interfacing tool called NETLISP.",
                    "Efficient simulation of critical synchronous dataflow graphs.",
                    "Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs.",
                    "GreenBus: a generic interconnect fabric for transaction level modelling.",
                    "A framework for embedded system specification under different models of computation in SystemC.",
                    "A model-driven design environment for embedded systems.",
                    "Design automation for DNA self-assembled nanostructures.",
                    "Automated design of pin-constrained digital microfluidic arrays for lab-on-a-chip applications*.",
                    "Placement of digital microfluidic biochips using the t-tree formulation.",
                    "A high density, carbon nanotube capacitor for decoupling applications.",
                    "State encoding of large asynchronous controllers.",
                    "An efficient retiming algorithm under setup and hold constraints.",
                    "ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling.",
                    "Budgeting-free hierarchical design method for large scale and high-performance LSIs.",
                    "Variability driven gate sizing for binning yield optimization.",
                    "Elmore model for energy estimation in RC trees.",
                    "Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM.",
                    "A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates.",
                    "Standard cell library optimization for leakage reduction.",
                    "Low-power bus encoding using an adaptive hybrid algorithm.",
                    "A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy.",
                    "Exploring compromises among timing, power and temperature in three-dimensional integrated circuits.",
                    "Efficient escape routing for hexagonal array of high density I/Os.",
                    "System level signal and power integrity analysis methodology for system-in-package applications.",
                    "PELE: pre-emphasis & equalization link estimator to address the effects of signal integrity limitations.",
                    "A multilevel technique for robust and efficient extraction of phase macromodels of digitally controlled oscillators.",
                    "Systematic development of nonlinear analog circuit macromodels through successive operator composition and nonlinear model decoupling.",
                    "A robust envelope following method applicable to both non-autonomous and oscillatory circuits.",
                    "Lookup table based simulation and statistical modeling of Sigma-Delta ADCs.",
                    "Clock buffer and wire sizing using sequential programming.",
                    "Modeling and minimization of PMOS NBTI effect for robust nanometer design.",
                    "A parallel low-rank multilevel matrix compression algorithm for parasitic extraction of electrically large structures.",
                    "Reliability modeling and management in dynamic microprocessor-based systems.",
                    "DFM: where's the proof of value?",
                    "Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification.",
                    "Transistor abstraction for the functional verification of FPGAs.",
                    "Automatic invariant strengthening to prove properties in bounded model checking.",
                    "Fast falsification based on symbolic bounded property checking.",
                    "Unknown-tolerance analysis and test-quality control for test response compaction using space compactors.",
                    "Test response compactor with programmable selector.",
                    "Fault detection and diagnosis with parity trees for space compaction of test responses.",
                    "Multiple-detect ATPG based on physical neighborhoods.",
                    "Constraint-driven floorplan repair.",
                    "Optimal cell flipping in placement and floorplanning.",
                    "A new LP based incremental timing driven placement for high performance designs."
                ]
            }
        ]
    },
    {
        "year": "2005",
        "name": "42nd DAC 2005",
        "info": "San Diego, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2005",
                "sub_name": "Proceedings of the 42nd Design Automation Conference, DAC 2005, San Diego, CA, USA, June 13-17, 2005.",
                "count": 191,
                "papers": [
                    "Differentiate and deliver: leveraging your partners.",
                    "Logic soft errors in sub-65nm technologies design and CAD challenges.",
                    "SEU tolerant device, circuit and processor design.",
                    "Variability and energy awareness: a microarchitecture-level perspective.",
                    "Energy-effcient physically tagged caches for embedded processors with virtual memory.",
                    "Hybrid simulation for embedded software energy estimation.",
                    "Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design.",
                    "Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages.",
                    "An effective power mode transition technique in MTCMOS circuits.",
                    "A self-adjusting scheme to determine the optimum RBB by monitoring leakage currents.",
                    "Enhanced leakage reduction Technique by gate replacement.",
                    "Automated nonlinear Macromodelling of output buffers for high-speed digital applications.",
                    "Systematic development of analog circuit structural macromodels through behavioral model decoupling.",
                    "A combined feasibility and performance macromodel for analog circuits.",
                    "ESL: building the bridge between systems to silicon.",
                    "Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions.",
                    "Correlation-aware statistical timing analysis with non-gaussian delay distributions.",
                    "Correlation-preserved non-gaussian statistical timing analysis with quadratic timing model.",
                    "A general framework for accurate statistical timing analysis considering correlations.",
                    "Locality-conscious workload assignment for array-based computations in MPSOC architectures.",
                    "Automatic scenario detection for improved WCET estimation.",
                    "Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design.",
                    "Dynamic slack reclamation with procrastination scheduling in real-time embedded systems.",
                    "Response compaction with any number of unknowns using a new LFSR architecture.",
                    "Multi-frequency wrapper design and optimization for embedded cores under average power constraints.",
                    "N-detection under transparent-scan.",
                    "Secure scan: a design-for-test architecture for crypto chips.",
                    "A green function-based parasitic extraction method for inhomogeneous substrate layers.",
                    "Analysis of full-wave conductor system impedance over substrate using novel integration techniques.",
                    "Spatially distributed 3D circuit models.",
                    "DiMES: multilevel fast direct solver based on multipole expansions for parasitic extraction of massively coupled 3D microelectronic structures.",
                    "ICCAP: a linear time sparse transformation and reordering algorithm for 3D BEM capacitance extraction.",
                    "Choosing flows and methodologies for SoC design.",
                    "DFM rules!",
                    "Partitioning-based approach to fast on-chip decap budgeting and minimization.",
                    "Navigating registers in placement for clock network minimization.",
                    "Minimizing peak current via opposite-phase clock tree.",
                    "A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis.",
                    "Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits.",
                    "Temperature-aware resource allocation and binding in high-level synthesis.",
                    "Leakage power optimization with dual-Vth library in high-level synthesis.",
                    "Incremental exploration of the combined physical and behavioral design space.",
                    "Sign bit reduction encoding for low power applications.",
                    "A watermarking system for IP protection by a post layout incremental router.",
                    "A side-channel leakage free coprocessor IC in 0.18\u00b5m CMOS for embedded AES-based cryptographic and biometric processing.",
                    "Simulation models for side-channel information leaks.",
                    "A pattern matching coprocessor for network security.",
                    "High performance encryption cores for 3G networks.",
                    "Efficient fingerprint-based user authentication for embedded systems.",
                    "Approximate VCCs: a new characterization of multimedia workloads for system-level MpSoC design.",
                    "Modular domain-specific implementation and exploration framework for embedded software platforms.",
                    "Simulation based deadlock analysis for system level designs.",
                    "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.",
                    "High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trade-offs.",
                    "How to determine the necessity for emerging solutions.",
                    "Closing the power gap between ASIC and custom: an ASIC perspective.",
                    "Explaining the gap between ASIC and custom power: a custom perspective.",
                    "Keeping hot chips cool.",
                    "Interconnects are moving from MHz->GHz should you be afraid?: or... \"my giga hertz, does yours?\".",
                    "Design methodology for wireless nodes with printed antennas.",
                    "MP core: algorithm and design techniques for efficient channel estimation in wireless applications.",
                    "From myth to methodology: cross-layer design for energy-efficient wireless communication.",
                    "An efficient algorithm for statistical minimization of total power under timing yield constraints.",
                    "Robust gate sizing by geometric programming.",
                    "Circuit optimization using statistical static timing analysis.",
                    "An exact jumper insertion algorithm for antenna effect avoidance/fixing.",
                    "Fine-grained application source code profiling for ASIP design.",
                    "Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration.",
                    "Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse.",
                    "Trace-driven HW/SW cosimulation using virtual synchronization technique.",
                    "The Titanic: what went wrong!",
                    "Wireless platforms: GOPS for cents and MilliWatts.",
                    "Design methodology for IC manufacturability based on regular logic-bricks.",
                    "Advanced timing analysis based on post-OPC extraction of critical dimensions.",
                    "Advanced Timing Analysis Based on Post-OPC Extraction of Critical Dimensions.",
                    "RADAR: RET-aware detailed routing using fast lithography simulations.",
                    "BDD representation for incompletely specifiedvmultiple-output logic functions and its applications to functional decomposition.",
                    "A new canonical form for fast boolean matching in logic synthesis and verification.",
                    "Effective bounding techniques for solving unate and binate covering problems.",
                    "Operator-based model-order reduction of linear periodically time-varying systems.",
                    "Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits.",
                    "Scalable trajectory methods for on-demand analog macromodel extraction.",
                    "Cognitive radio techniques for wide area networks.",
                    "MIMO technology for advanced wireless local area networks.",
                    "RF MEMS in wireless architectures.",
                    "Multiplexer restructuring for FPGA implementation cost reduction.",
                    "FPGA technology mapping: a study of optimality.",
                    "Incremental retiming for FPGA physical synthesis.",
                    "Architecture-adaptive range limit windowing for simulated annealing FPGA placement.",
                    "Word level predicate abstraction and refinement for verifying RTL verilog.",
                    "Structural search for RTL with predicate learning.",
                    "Normalization at the arithmetic bit level.",
                    "Exploiting suspected redundancy without proving it.",
                    "Multi-threaded reachability.",
                    "Automatic generation of customized discrete fourier transform IPs.",
                    "Race-condition-aware clock skew scheduling.",
                    "A novel synthesis approach for active leakage power reduction using dynamic supply gating.",
                    "Designing logic circuits for probabilistic computation in the presence of noise.",
                    "A lattice-based framework for the classification and design of asynchronous pipelines.",
                    "Power optimal dual-Vdd buffered tree considering buffer stations and blockages.",
                    "Net weighting to reduce repeater counts during placement.",
                    "Path based buffer insertion.",
                    "Diffusion-based placement migration.",
                    "Is methodology the highway out of verification hell?",
                    "Full-chip analysis of leakage power under process variations, including spatial correlations.",
                    "Variations-aware low-power design with voltage scaling.",
                    "Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance.",
                    "Leakage minimization of nano-scale circuits in the presence of systematic and random variations.",
                    "A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3).",
                    "A design platform for 90-nm leakage reduction techniques.",
                    "A 24 GHz phased-array transmitter in 0.18\u00b5m CMOS.",
                    "Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs.",
                    "A low latency router supporting adaptivity for on-chip interconnects.",
                    "Floorplan-aware automated synthesis of bus-based communication architectures.",
                    "FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology.",
                    "Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements.",
                    "Microarchitecture-aware floorplanning using a statistical design of experiments approach.",
                    "Timing-driven placement by grid-warping.",
                    "Faster and better global placement by a new transportation algorithm.",
                    "Multilevel full-chip routing for the X-based architecture.",
                    "Matlab extensions for the development, testing and verification of real-time DSP software.",
                    "Matlab as a development environment for FPGA design.",
                    "Should our power approach be current?",
                    "DTM: dynamic tone mapping for backlight scaling.",
                    "Application/architecture power co-optimization for embedded systems powered by renewable sources.",
                    "User-perceived latency driven voltage scaling for interactive applications.",
                    "System-level energy-efficient dynamic task scheduling.",
                    "OPERA: optimization with ellipsoidal uncertainty for robust analog IC design.",
                    "A unified optimization framework for equalization filter synthesis.",
                    "Template-driven parasitic-aware optimization of analog integrated circuit layouts.",
                    "Multi-level approach for integrated spiral inductor optimization.",
                    "Statistical static timing analysis: how simple can we get?",
                    "Mapping statistical process variations toward circuit performance variability: an analytical modeling approach.",
                    "Power grid simulation via efficient sampling-based sensitivity analysis and hierarchical symbolic relaxation.",
                    "Formal verification: is it real enough?",
                    "Can we really do without the support of formal methods in the verification of large designs?",
                    "Streamline verification process with formal property verification to meet highly compressed design cycle.",
                    "TCAM enabled on-chip logic minimization.",
                    "Hardware speech recognition for user interfaces in low cost, low power devices.",
                    "Improving java virtual machine reliability for memory-constrained embedded systems.",
                    "Frequency-based code placement for embedded multiprocessors.",
                    "Power emulation: a new paradigm for power estimation.",
                    "Implementing low-power configurable processors: practical options and tradeoffs.",
                    "Low power network processor design using clock gating.",
                    "A variation tolerant subthreshold design approach.",
                    "Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction.",
                    "Logic block clustering of large designs for channel-width constrained FPGAs.",
                    "Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility.",
                    "Beyond safety: customized SAT-based model checking.",
                    "Efficient SAT solving: beyond supercubes.",
                    "Prime clauses for fast enumeration of satisfying assignments to boolean circuits.",
                    "Dynamic abstraction using SAT-based BMC.",
                    "BEOL variability and impact on RC extraction.",
                    "An effective DFM strategy requires accurate process and IP pre-characterization.",
                    "Variation-tolerant circuits: circuit solutions and techniques.",
                    "On the need for statistical timing analysis.",
                    "CAD tools for variation tolerance.",
                    "Are there economic benefits in DFM?",
                    "A generic micro-architectural test plan approach for microprocessor verification.",
                    "IODINE: a tool to automatically infer dynamic invariants for hardware designs.",
                    "VLIW: a case study of parallelism verification.",
                    "StressTest: an automatic approach to test generation via activity monitors.",
                    "Smart diagnostics for configurable processor verification.",
                    "Power-aware placement.",
                    "How accurately can we model timing in a placement engine?",
                    "Efficient and accurate gate sizing with piecewise convex delay models.",
                    "Freeze: engineering a fast repeater insertion solver for power minimization using the ellipsoid method.",
                    "Minimising buffer requirements of synchronous dataflow graphs with model checking.",
                    "Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips.",
                    "Towards scalable flow and context sensitive pointer analysis.",
                    "MiniBit: bit-width optimization via affine arithmetic.",
                    "A non-parametric approach for dynamic range estimation of nonlinear systems.",
                    "Path delay test compaction with process variation tolerance.",
                    "A DFT approach for diagnosis and process variation-aware structural test of thermometer coded current steering DACs.",
                    "Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13 \u00b5m and 90 nm technologies.",
                    "Asynchronous circuits transient faults sensitivity evaluation.",
                    "Deterministic approaches to analog performance space exploration (PSE).",
                    "Mixed signal design space exploration through analog platforms.",
                    "Performance space modeling for hierarchical synthesis of analog integrated circuits.",
                    "Structured/platform ASIC apprentices: which platform will survive your board room?",
                    "Quasi-static assignment of voltages and optional cycles for maximizing rewards in real-time systems with energy c-onstraints.",
                    "DC-DC converter-aware power management for battery-operated embedded systems.",
                    "Energy optimal speed control of devices with discrete speed sets.",
                    "Optimal procrastinating voltage scheduling for hard real-time systems.",
                    "Flexible ASIC: shared masking for multiple media processors.",
                    "Device and architecture co-optimization for FPGA power reduction.",
                    "Exploring technology alternatives for nano-scale FPGA interconnects.",
                    "Piece-wise approximations of RLCK circuit responses using moment matching.",
                    "A quasi-convex optimization approach to parameterized model order reduction.",
                    "Structure preserving reduction of frequency-dependent interconnect.",
                    "Segregation by primary phase factors: a full-wave algorithm for model order reduction."
                ]
            }
        ]
    },
    {
        "year": "2004",
        "name": "41st DAC 2004",
        "info": "San Diego, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2004",
                "sub_name": "Proceedings of the 41th Design Automation Conference, DAC 2004, San Diego, CA, USA, June 7-11, 2004.",
                "count": 197,
                "papers": [
                    "EDA: this is serious business.",
                    "Design optimizations for microprocessors at low temperature.",
                    "Leakage in nano-scale technologies: mechanisms, impact and design considerations.",
                    "System level leakage reduction considering the interdependence of temperature and leakage.",
                    "Reducing clock skew variability via cross links.",
                    "Fast and flexible buffer trees that navigate the physical layout environment.",
                    "Practical repeater insertion for low power: what repeater library do we need?",
                    "Industrial experience with test generation languages for processor verification.",
                    "Defining coverage views to improve functional coverage analysis.",
                    "Systematic functional coverage metric synthesis from hierarchical temporal event relation graph.",
                    "Probabilistic regression suites for functional verification.",
                    "Modular scheduling of guarded atomic actions.",
                    "Automatic correct scheduling of control flow intensive behavioral descriptions in formal synthesis.",
                    "A timing-driven module-based chip design flow.",
                    "Timing closure through a globally synchronous, timing partitioned design methodology.",
                    "Design and reliability challenges in nanometer technologies.",
                    "A communication-theoretic design paradigm for reliable SOCs.",
                    "Reliable communication in systems on chips.",
                    "Designing robust microarchitectures.",
                    "Hierarchical application aware error detection and recovery.",
                    "When IC yield missed the target, who is at fault?",
                    "Memory access scheduling and binding considering energy minimization in multi-bank memory systems.",
                    "Profile-based optimal intra-task voltage scheduling for hard real-time applications.",
                    "Requirement-based design methods for adaptive communications links.",
                    "Automated energy/performance macromodeling of embedded software.",
                    "Coding for system-on-chip networks: a unified framework.",
                    "Abstraction of assembler programs for symbolic worst case execution time analysis.",
                    "Extending the transaction level modeling approach for fast communication architecture exploration.",
                    "Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware.",
                    "LODS: locality-oriented dynamic scheduling for on-chip multiprocessors.",
                    "An area estimation methodology for FPGA based designs at systemc-level.",
                    "Automated design of operational transconductance amplifiers using reversed geometric programming.",
                    "Correct-by-construction layout-centric retargeting of large analog designs.",
                    "Fast and accurate parasitic capacitance models for layout-aware.",
                    "ORACLE: optimization with recourse of analog circuits including layout extraction.",
                    "A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits.",
                    "Buffer sizing for clock power minimization subject to general skew constraints.",
                    "Optimal placement of power supply pads and pins.",
                    "A stochastic approach To power grid analysis.",
                    "Efficient power/ground network analysis for power integrity-driven design methodology.",
                    "Reliability-driven layout decompaction for electromigration failure avoidance in complex mixed-signal IC designs.",
                    "What happened to ASIC?: Go (recon)figure?",
                    "Optical proximity correction (OPC): friendly maze routing.",
                    "Design automation for mask programmable fabrics.",
                    "On designing via-configurable cell blocks for regular fabrics.",
                    "Routing architecture exploration for regular fabrics.",
                    "Accurate pre-layout estimation of standard cell characteristics.",
                    "An efficient finite-domain constraint solver for circuits.",
                    "Automatic abstraction and verification of verilog models.",
                    "Abstraction refinement by controllability and cooperativeness analysis.",
                    "Verifying a gigabit ethernet switch using SMV.",
                    "A general decomposition strategy for verifying register renaming.",
                    "An integrated hardware/software approach for run-time scratchpad management.",
                    "Multi-profile based code compression.",
                    "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.",
                    "Operating-system controlled network on chip.",
                    "DyAD: smart routing for networks-on-chip.",
                    "Competitive strategies for the electronics industry.",
                    "Business models in IP, software licensing, and services.",
                    "Timing closure for low-FO4 microprocessor design.",
                    "Forest vs. trees: where's the slack?",
                    "Efficient timing closure without timing driven placement and routing.",
                    "Verification: what works and what doesn't.",
                    "Leakage aware dynamic voltage scaling for real-time embedded systems.",
                    "Retargetable profiling for rapid, early system-level design space exploration.",
                    "High level cache simulation for heterogeneous multiprocessors.",
                    "Communication-efficient hardware acceleration for fast functional simulation.",
                    "A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication.",
                    "Circuit-aware architectural simulation.",
                    "Toward a methodology for manufacturability-driven design rule exploration.",
                    "Phase correct routing for alternating phase shift masks.",
                    "Toward a systematic-variation aware timing methodology.",
                    "Selective gate-length biasing for cost-effective runtime leakage control.",
                    "First-order incremental block-based statistical timing analysis.",
                    "Fast statistical timing analysis handling arbitrary delay correlations.",
                    "STAC: statistical timing analysis with correlation.",
                    "System level design: six success stories in search of an industry.",
                    "Large-scale placement by grid-warping.",
                    "Placement feedback: a concept and method for better min-cut placements.",
                    "Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions.",
                    "Passivity-preserving model reduction via a computationally efficient project-and-balance scheme.",
                    "A linear fractional transform (LFT) based model for interconnect parametric uncertainty.",
                    "Variational delay metrics for interconnect timing analysis.",
                    "Exploiting input information in a model reduction algorithm for massively coupled parasitic networks.",
                    "Automatic translation of software binaries onto FPGAs.",
                    "Area-efficient instruction set synthesis for reconfigurable system-on-chip designs.",
                    "Data compression for improving SPM behavior.",
                    "Platform based design: does it answer the entire SoC challenge?",
                    "Nomadic platform approach for wireless mobile multimedia.",
                    "Benefits and challenges for platform-based design.",
                    "Trends in the use of re-configurable platforms.",
                    "A recursive paradigm to solve Boolean relations.",
                    "A robust algorithm for approximate compatible observability don't care (CODC) computation.",
                    "A method to decompose multiple-output logic functions.",
                    "Symmetry detection for incompletely specified functions.",
                    "Implicit enumeration of structural changes in circuit optimization.",
                    "Parametric yield estimation considering leakage variability.",
                    "A methodology to improve timing yield in the presence of process variations.",
                    "Novel sizing algorithm for yield improvement under process variation in nanometer technology.",
                    "Statistical timing analysis based on a timing yield model.",
                    "System design for DSP applications in transaction level modeling paradigm.",
                    "An analytical approach for dynamic range estimation.",
                    "Automated fixed-point data-type optimization tool for signal processing and communication systems.",
                    "An algorithm for converting floating-point computations to fixed-point in MATLAB based FPGA design.",
                    "Synthesizing interconnect-efficient low density parity check codes.",
                    "On path-based learning and its applications in delay test and diagnosis.",
                    "Efficient on-line testing of FPGAs with provable diagnosabilities.",
                    "On test generation for transition faults with minimized peak power dissipation.",
                    "A new state assignment technique for testing and low power.",
                    "Automatic generation of breakpoint hardware for silicon debug.",
                    "Is statistical timing statistically significant?",
                    "AMUSE: a minimally-unsatisfiable subformula extractor.",
                    "A SAT-based algorithm for reparameterization in symbolic simulation.",
                    "Exploiting structure in symmetry detection for CNF.",
                    "Refining the SAT decision ordering for bounded model checking.",
                    "Efficient equivalence checking with partitions and hierarchical cut-points.",
                    "Were the good old days all that good?: EDA then and now.",
                    "Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding.",
                    "Energy-aware deterministic fault tolerance in distributed real-time embedded systems.",
                    "Proxy-based task partitioning of watermarking algorithms for reducing energy consumption in mobile devices.",
                    "Adaptive data partitioning for ambient multimedia.",
                    "Energy characterization of filesystems for diskless embedded systems.",
                    "A method for correcting the functionality of a wire-pipelined circuit.",
                    "A new approach to latency insensitive design.",
                    "Pre-layout wire length and congestion estimation.",
                    "The best of both worlds: the efficient asynchronous implementation of synchronous specifications.",
                    "Fast hazard detection in combinational circuits.",
                    "Defect tolerant probabilistic design paradigm for nanotechnologies.",
                    "Architecture-level synthesis for automatic interconnect pipelining.",
                    "Automatic generation of equivalent architecture model from functional specification.",
                    "Divide-and-concatenate: an architecture level optimization technique for universal hash functions.",
                    "Performance analysis of different arbitration algorithms of the AMBA AHB bus.",
                    "Design tools for BioMEMS.",
                    "CAD challenges in BioMEMS design.",
                    "Will Moore's Law rule in the land of analog?",
                    "Profile-guided microarchitectural floorplanning for deep submicron processor design.",
                    "Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects.",
                    "A packing algorithm for non-manhattan hexagon/triangle placement design by using an adaptive o-tree representation.",
                    "Worst-case circuit delay taking into account power supply variations.",
                    "Statistical gate delay model considering multiple input switching.",
                    "Static timing analysis using backward signal propagation.",
                    "Design and implementation of the POWER5 microprocessor.",
                    "A dual-core 64b ultraSPARC microprocessor for dense server applications.",
                    "Low voltage swing logic circuits for a Pentium 4 processor integer core.",
                    "The future of multiprocessor systems-on-chips.",
                    "Heterogeneous MP-SoC: the solution to energy-efficient signal processing.",
                    "Flexible architectures for engineering successful SOCs.",
                    "Modeling repeaters explicitly within analytical placement.",
                    "Quadratic placement using an improved timing model.",
                    "An approach to placement-coupled logic replication.",
                    "A novel approach for flexible and consistent ADL-driven ASIP design.",
                    "Characterizing embedded applications for instruction-set extensible processors.",
                    "Introduction of local memory elements in instruction set extensions.",
                    "FPGA power reduction using configurable dual-Vdd.",
                    "Multi-resource aware partitioning algorithms for FPGAs with heterogeneous resources.",
                    "An SoC design methodology using FPGAs and embedded microprocessors.",
                    "Security as a new dimension in embedded system design.",
                    "Tradeoffs between date oxide leakage and delay for dual Tox circuits.",
                    "Implicit pseudo boolean enumeration algorithms for input vector control.",
                    "Statistical optimization of leakage power considering process variations using dual-Vth and sizing.",
                    "Leakage-and crosstalk-aware bus encoding for total power reduction.",
                    "Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment.",
                    "Sparse transformations and preconditioners for hierarchical 3-D capacitance extraction with multiple dielectrics.",
                    "A fast parasitic extractor based on low-rank multilevel matrix compression for conductor and dielectric modeling in microelectronics and MEMS.",
                    "CHIME: coupled hierarchical inductance model evaluation.",
                    "Large-scale full-wave simulation.",
                    "Closed-form expressions of distributed RLC interconnects for analysis of on-chip inductance effects.",
                    "Re-synthesis for delay variation tolerance.",
                    "Post-layout logic optimization of domino circuits.",
                    "Multiple constant multiplication by time-multiplexed mapping of addition chains.",
                    "Decomposing specifications with concurrent outputs to resolve state coding conflicts in asynchronous logic synthesis.",
                    "A new heuristic algorithm for reversible logic synthesis.",
                    "Quantum logic synthesis by symbolic reachability analysis.",
                    "A frequency relaxation approach for analog/RF system-level simulation.",
                    "Robust, stable time-domain methods for solving MPDEs of fast/slow systems.",
                    "High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects.",
                    "Hierarchical approach to exact symbolic analysis of large analog circuits.",
                    "An Essentially Non-Oscillatory (ENO) high-order accurate Adaptive table model for device modeling.",
                    "Theoretical and practical limits of dynamic voltage scaling.",
                    "Enabling energy efficiency in via-patterned gate array devices.",
                    "Compact thermal modeling for temperature-aware design.",
                    "Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era.",
                    "Noise characterization of static CMOS gates.",
                    "A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits.",
                    "A novel technique to improve noise immunity of CMOS dynamic logic circuits.",
                    "Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining.",
                    "Debugging HW/SW interface for MPSoC: video encoder system design case study.",
                    "SUNMAP: a tool for automatic topology selection and generation for NoCs.",
                    "FITS: framework-based instruction-set tuning synthesis for embedded application specific processors.",
                    "Mapping a domain specific language to a platform FPGA.",
                    "On the generation of scan-based test sets with reachable states for testing under functional operation conditions.",
                    "Scalable selector architecture for x-tolerant deterministic BIST.",
                    "Scan-BIST based on transition probabilities.",
                    "Combining dictionary coding and LFSR reseeding for test data compression.",
                    "Virtual memory window for application-specific reconfigurable coprocessors.",
                    "Dynamic FPGA routing for just-in-time FPGA compilation.",
                    "An efficient algorithm for finding empty space for online FPGA placement."
                ]
            }
        ]
    },
    {
        "year": "2003",
        "name": "40th DAC 2003",
        "info": "Anaheim, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2003",
                "sub_name": "Proceedings of the 40th Design Automation Conference, DAC 2003, Anaheim, CA, USA, June 2-6, 2003.",
                "count": 189,
                "papers": [
                    "High level formal verification of next-generation microprocessors.",
                    "Verification strategy for integration 3G baseband SoC.",
                    "Improvements in functional simulation addressing challenges in large, distributed industry projects.",
                    "Reshaping EDA for power.",
                    "A cost-driven lithographic correction methodology based on off-the-shelf sizing tools.",
                    "Performance-impact limited area fill synthesis.",
                    "Improved global routing through congestion estimation.",
                    "Microarchitecture evaluation with physical planning.",
                    "Energy-aware design techniques for differential power analysis protection.",
                    "A timing-accurate modeling and simulation environment for networked embedded systems.",
                    "Application of design patterns for hardware design.",
                    "A fully-programmable memory management system optimizing queue handling at multi-gigabit rates.",
                    "Design flow for HW / SW acceleration transparency in the thumbpod secure embedded system.",
                    "Design techniques for sensor appliances: foundations and light compass case study.",
                    "Seamless multi-radio integration challenges.",
                    "RF front end application and technology trends.",
                    "4G terminals: how are we going to design them?",
                    "New techniques for non-linear behavioral modeling of microwave/RF ICs from simulation and nonlinear microwave measurements.",
                    "COT - customer owned trouble.",
                    "Random walks in a supply network.",
                    "A static pattern-independent technique for power grid voltage integrity verification.",
                    "Power network analysis using an adaptive algebraic multigrid approach.",
                    "Power grid reduction based on algebraic multigrid principles.",
                    "On-chip power supply network optimization using multigrid-based technique.",
                    "Scalable modeling and optimization of mode transitions based on decoupled power management architecture.",
                    "Optimal voltage allocation techniques for dynamically variable voltage processors.",
                    "Energy reduction techniques for multimedia applications with tolerance to deadline misses.",
                    "Xtream-Fit: an energy-delay efficient data memory subsystem for embedded media processing.",
                    "A new enhanced constructive decomposition and mapping algorithm.",
                    "Large-scale SOP minimization using decomposition and functional properties.",
                    "Generalized cofactoring for logic function evaluation.",
                    "Making cyclic circuits acyclic.",
                    "The synthesis of cyclic combinational circuits.",
                    "Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling.",
                    "Analysis and minimization techniques for total leakage considering gate oxide leakage.",
                    "Distributed sleep transistor network for power reduction.",
                    "Implications of technology scaling on leakage reduction techniques.",
                    "Static leakage reduction through simultaneous threshold voltage and state assignment.",
                    "Emerging markets: design goes global.",
                    "Timing optimization of FPGA placements by logic replication.",
                    "Delay budgeting in sequential circuit with application on FPGA placement.",
                    "Multilevel global placement with retiming.",
                    "Force directed mongrel with physical net constraints.",
                    "Realizable parasitic reduction using generalized Y-Delta transformation.",
                    "Realizable RLCK circuit crunching.",
                    "Efficient model order reduction including skin effect.",
                    "Model order reduction of nonuniform transmission lines using integrated congruence transform.",
                    "Partial task assignment of task graphs under heterogeneous resource constraints.",
                    "Dynamic hardware/software partitioning: a first approach.",
                    "Automatic application-specific instruction-set extensions under microarchitectural constraints.",
                    "Instruction encoding synthesis for architecture exploration using hierarchical processor models.",
                    "Quantum-dot cellular automata: computing by field polarization.",
                    "Recent advances and future prospects in single-electronics.",
                    "Manipulation and characterization of molecular scale components.",
                    "Mixed signals on mixed-signal: the right next technology.",
                    "Coverage-oriented verification of banias.",
                    "Coverage directed test generation for functional verification using bayesian networks.",
                    "Dos and don'ts of CTL state coverage estimation.",
                    "Constraint synthesis for environment modeling in functional verification.",
                    "Automatic communication refinement for system level design.",
                    "CoCo: a hardware/software platform for rapid prototyping of code compression technologies.",
                    "A tool for describing and evaluating hierarchical real-time bus scheduling policies.",
                    "A transformation based algorithm for reversible logic synthesis.",
                    "An arbitrary twoqubit computation In 23 elementary gates or less.",
                    "Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction.",
                    "On-chip logic minimization.",
                    "Parameter variations and impact on circuits and microarchitecture.",
                    "Death, taxes and failing chips.",
                    "Computation and Refinement of Statistical Bounds on Circuit Delay.",
                    "Fast, cheap and under control: the next implementation fabric.",
                    "Using a formal specification and a model checker to monitor and direct simulation.",
                    "Advanced techniques for RTL debugging.",
                    "Behavioral consistency of C and verilog programs using bounded model checking.",
                    "Re-use-centric architecture for a fully accelerated testbench environment.",
                    "An effective capacitance based driver output model for on-chip RLC interconnects.",
                    "Delay and slew metrics using the lognormal distribution.",
                    "Blade and razor: cell and interconnect delay analysis using current-based models.",
                    "Non-iterative switching window computation for delay-noise.",
                    "Architecture-level performance evaluation of component-based embedded systems.",
                    "An IDF-based trace transformation method for communication refinement.",
                    "Schedulers as model-based design elements in programmable heterogeneous multiprocessors.",
                    "A complexity effective communication model for behavioral modeling of signal processing applications.",
                    "Leading-edge and future design challenges - is the classical EDA ready?",
                    "How to make efficient communication, collaboration, and optimization from system to chip.",
                    "System-on-chip beyond the nanometer wall.",
                    "A hybrid SAT-based decision procedure for separation logic with uninterpreted functions.",
                    "Symbolic representation with ordered function templates.",
                    "A signal correlation guided ATPG solver and its applications for solving difficult industrial cases.",
                    "Solving the latch mapping problem in an industrial setting.",
                    "Static analysis of transaction-level models.",
                    "Enabling scheduling analysis of heterogeneous systems with multi-rate data dependencies and rate intervals.",
                    "Automatic trace analysis for logic of constraints.",
                    "Accurate timing analysis by modeling caches, speculation and their interaction.",
                    "NORM: compact model order reduction of weakly nonlinear systems.",
                    "Analog and RF circuit macromodels for system-level analysis.",
                    "Piecewise polynomial nonlinear model reduction.",
                    "A TBR-based trajectory piecewise-linear algorithm for generating accurate low-order models for nonlinear analog circuits and MEMS.",
                    "Toward efficient static analysis of finite-precision effects in DSP applications via affine arithmetic modeling.",
                    "Automating the design of an asynchronous DLX microprocessor.",
                    "High-level synthesis of asynchronous systems by data-driven decomposition.",
                    "Using estimates from behavioral synthesis tools in compiler-directed design space exploration.",
                    "A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference.",
                    "Fractional-N frequency synthesizer design at the transfer function level using a direct closed loop realization algorithm.",
                    "Characterizing the effects of clock jitter due to substrate noise in discrete-time D/S modulators.",
                    "Computation of noise spectral density in switched capacitor circuits using the mixed-frequency-time technique.",
                    "Symbolic analysis of analog circuits with hard nonlinearity.",
                    "Nanometer design: place your bets.",
                    "A scalable software-based self-test methodology for programmable processors.",
                    "A scan BIST generation method using a markov source and partial bit-fixing.",
                    "Seed encoding with LFSRs and cellular automata.",
                    "Efficient compression and application of deterministic patterns in a logic BIST architecture.",
                    "Ultimate low cost analog BIST.",
                    "Gain-based technology mapping for discrete-size cell libraries.",
                    "An O(nlogn) time algorithm for optimal buffer insertion.",
                    "Optimum positioning of interleaved repeaters In bidirectional buses.",
                    "Synthesizing optimal filters for crosstalk-cancellation for high-speed buses.",
                    "Fast timing-driven partitioning-based placement for island style FPGAs.",
                    "Global resource sharing for synthesis of control data flow graphs on FPGAs.",
                    "Compiler-generated communication for pipelined FPGA applications.",
                    "Data communication estimation and reduction for reconfigurable systems.",
                    "Clock-tree power optimization based on RTL clock-gating.",
                    "Low-power design methodology for an on-chip bus with adaptive bandwidth capability.",
                    "Power-aware issue queue design for speculative instructions.",
                    "State-based power analysis for systems-on-chip.",
                    "Libraries: lifejacket or straitjacket.",
                    "Switch-level emulation.",
                    "Designing fault tolerant systems into SRAM-based FPGAs.",
                    "Determining appropriate precisions for signals in fixed-point IIR filters.",
                    "Test generation for designs with multiple clocks.",
                    "Enhancing diagnosis resolution for delay defects based upon statistical timing and statistical fault models.",
                    "Using embedded infrastructure IP for SOC post-silicon verification.",
                    "Using satisfiability in application-dependent testing of FPGA interconnects.",
                    "Design of a 10GHz clock distribution network using coupled standing-wave oscillators.",
                    "Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL.",
                    "A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory.",
                    "Physical synthesis methodology for high performance microprocessors.",
                    "A 1.3GHz fifth generation SPARC64 microprocessor.",
                    "A 1.5GHz third generation itanium\u00ae 2 processor.",
                    "Formal verification - prove it or pitch it.",
                    "Algorithms in FastImp: a fast and wideband impedance extraction program for complicated 3-D geometries.",
                    "Vector potential equivalent circuit based on PEEC inversion.",
                    "On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices.",
                    "An adaptive window-based susceptance extraction and its efficient implementation.",
                    "Test application time and volume compression through seed overlapping.",
                    "Test cost reduction for SOCs using virtual TAMs and lagrange multipliers.",
                    "A cost-effective scan architecture for scan testing with non-scan test power and test application cost.",
                    "On test data compression and n-detection test sets.",
                    "A retargetable micro-architecture simulator.",
                    "Instruction set compiled simulation: a technique for fast and flexible instruction set simulation.",
                    "Automated synthesis of efficient binary decoders for retargetable software toolkits.",
                    "Designing mega-ASICs in nanogate technologies.",
                    "Architecting ASIC libraries and flows in nanometer era.",
                    "Exploring regular fabrics to optimize the performance-cost trade-off.",
                    "Pushing ASIC performance in a power envelope.",
                    "An algebraic multigrid solver for analytical placement with layout based clustering.",
                    "Wire length prediction based clustering and its application in placement.",
                    "Dynamic global buffer planning optimization based on detail block locating and congestion analysis.",
                    "Multilevel floorplanning/placement for large-scale modules using B*-trees.",
                    "Checking satisfiability of a conjunction of BDDs.",
                    "Learning from BDDs in SAT-based bounded model checking.",
                    "A fast pseudo-boolean constraint solver.",
                    "Shatter: efficient symmetry-breaking for boolean satisfiability.",
                    "SAT-based unbounded symbolic model checking.",
                    "Design of a 17-million gate network processor using a design factory.",
                    "Hybrid hierarchical timing closure methodology for a high performance and low power DSP.",
                    "Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations.",
                    "Temporofunctional crosstalk noise analysis.",
                    "Static noise analysis with noise windows.",
                    "Embedded intelligent SRAM.",
                    "Improved indexing for cache miss reduction in embedded systems.",
                    "Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design.",
                    "Interprocedural optimizations for improving data cache performance of array-intensive embedded applications.",
                    "Tutorial: basic concepts in quantum circuits.",
                    "Designing and implementing small quantum circuits and algorithms.",
                    "A survey of techniques for energy efficient on-chip communication.",
                    "Extending the lifetime of a network of battery-powered mobile devices by remote processing: a markovian decision-based approach.",
                    "Energy-aware MPEG-4 FGS streaming.",
                    "A low-energy chip-set for wireless intercom.",
                    "Optimal integer delay budgeting on directed acyclic graphs.",
                    "Optimizations for a simulator construction system supporting reusable components.",
                    "Statistical timing for parametric yield prediction of digital integrated circuits.",
                    "Interconnect and noise immunity design for the Pentium 4 processor.",
                    "Crosstalk noise in FPGAs.",
                    "Simple metrics for slew rate of RC circuits based on two circuit moments.",
                    "Post-route gate sizing for crosstalk noise reduction.",
                    "Performance trade-off analysis of analog circuits by normal-boundary intersection.",
                    "Support vector machines for analog circuit performance representation.",
                    "Efficient description of the design space of analog circuits.",
                    "Architectural selection of A/D converters."
                ]
            }
        ]
    },
    {
        "year": "2002",
        "name": "39th DAC 2002",
        "info": "New Orleans, LA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2002",
                "sub_name": "Proceedings of the 39th Design Automation Conference, DAC 2002, New Orleans, LA, USA, June 10-14, 2002.",
                "count": 169,
                "papers": [
                    "Wall street evaluates EDA.",
                    "IP delivery for FPGAs using Applets and JHDL.",
                    "Watermarking integer linear programming solutions.",
                    "Model design using hierarchical web-based libraries.",
                    "Behavioral synthesis via engineering change.",
                    "A universal technique for fast and flexible instruction-set architecture simulation.",
                    "A fast on-chip profiler memory.",
                    "Design of an one-cycle decompression hardware for performance increase in embedded systems.",
                    "A factorization-based framework for passivity-preserving model reduction of RLC systems.",
                    "Model order reduction for strictly passive and causal distributed systems.",
                    "Guaranteed passive balancing transformations for model order reduction.",
                    "Uncertainty-aware circuit optimization.",
                    "Congestion-driven codesign of power and signal networks.",
                    "On metrics for comparing routability estimation methods for FPGAs.",
                    "Tools or users: which is the bigger bottleneck?",
                    "Life is CMOS: why chase the life after?",
                    "The next chip challenge: effective methods for viable mixed technology SoCs.",
                    "Few electron devices: towards hybrid CMOS-SET integrated circuits.",
                    "Carbon nanotube field-effect transistors and logic circuits.",
                    "Efficient state representation for symbolic simulation.",
                    "Handling special constructs in symbolic simulation.",
                    "A hybrid verification approach: getting deep into the design.",
                    "Can BDDs compete with SAT solvers on bounded model checking?",
                    "RTL c-based methodology for designing and verifying a multi-threaded processor.",
                    "High-Level specification and automatic generation of IP interface monitors.",
                    "Achieving maximum performance: a method for the verification of interlocked pipeline control logic.",
                    "Formal verification of module interfaces against real time specifications.",
                    "Automated timing model generation.",
                    "Timing model extraction of hierarchical blocks by graph reduction.",
                    "Efficient stimulus independent timing abstraction model based on a new concept of circuit block transparency.",
                    "An implication-based method to detect multi-cycle paths in large sequential circuits.",
                    "The wearable motherboard: a framework for personalized mobile information processing (PMIP).",
                    "Challenges and opportunities in electronic textiles modeling and optimization.",
                    "Analog intellectual property: now? Or never?",
                    "Task scheduling and voltage selection for energy minimization.",
                    "Battery-conscious task sequencing for portable devices including voltage/clock scaling.",
                    "An energy saving strategy based on adaptive loop parallelization.",
                    "River PLAs: a regular circuit structure.",
                    "Layout-aware synthesis of arithmetic circuits.",
                    "Automatic data migration for reducing energy consumption in multi-bank memory systems.",
                    "Exploiting shared scratch pad memory space in embedded multiprocessor systems.",
                    "Address assignment combined with scheduling in DSP code generation.",
                    "Multifunctional photonic integration for the agile optical internet.",
                    "Computer aided design of long-haul optical transmission systems.",
                    "A fast optical propagation technique for modeling micro-optical systems.",
                    "Nanometer design: what hurts next...?",
                    "Low-cost sequential ATPG with clock-control DFT.",
                    "Effective diagnostics through interval unloads in a BIST environment.",
                    "On output response compression in the presence of unknown output values.",
                    "Software-based diagnosis for processors.",
                    "Design of a high-throughput low-power IS95 Viterbi decoder.",
                    "A detailed cost model for concurrent use with hardware/software co-design.",
                    "Efficient code synthesis from extended dataflow graphs for multimedia applications.",
                    "Transformation based communication and clock domain refinement for system design.",
                    "Model composition for scheduling analysis in platform design.",
                    "Timed compiled-code simulation of embedded software for performance analysis of SOC design.",
                    "Automated equivalence checking of switch level circuits .",
                    "A practical and efficient method for compare-point matching.",
                    "Self-referential verification of gate-level implementations of arithmetic circuits.",
                    "Whither (or wither?) ASIC handoff?",
                    "Software synthesis from synchronous specifications using logic simulation techniques.",
                    "Complex library mapping for embedded software using symbolic algebra.",
                    "Retargetable binary utilities.",
                    "Exploiting operation level parallelism through dynamically reconfigurable datapaths.",
                    "Dynamic hardware plugins in an FPGA with partial run-time reconfiguration.",
                    "A reconfigurable FPGA-based readback signal generator for hard-drive read channel simulator.",
                    "Embedded software-based self-testing for SoC design.",
                    "A novel wavelet transform based transient current analysis for fault detection and localization.",
                    "Signal integrity fault analysis using reduced-order modeling.",
                    "Enhancing test efficiency for delay fault testing using multiple-clocked schemes.",
                    "Going mobile: the next horizon for multi-million gate designs in the semi-conductor industry.",
                    "HiPRIME: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery.",
                    "High-level current macro-model for power-grid analysis.",
                    "Macro-modeling concepts for the chip electrical interface.",
                    "Modeling and analysis of regular symmetrically structured power/ground distribution networks.",
                    "Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients.",
                    "Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems.",
                    "Design of asynchronous circuits by synchronous CAD tools.",
                    "Implementing asynchronous circuits using a conventional EDA tool-flow.",
                    "Transformation rules for designing CNOT-based quantum circuits.",
                    "Fast three-level logic minimization based on autosymmetry.",
                    "An efficient optimization--based technique to generate posynomial performance models for analog integrated circuits.",
                    "Remembrance of circuits past: macromodeling by data mining in large analog design spaces.",
                    "Optimal design of delta-sigma ADCs by design space exploration.",
                    "Systematic design of a 200 MS/s 8-bit interpolating/averaging A/D converter.",
                    "Petri net modeling of gate and interconnect delays for power estimation.",
                    "Power estimation in global interconnects and its reduction using a novel repeater optimization methodology.",
                    "Low-swing clock domino logic incorporating dual supply and dual threshold voltages.",
                    "DRG-cache: a data retention gated-ground cache for low power.",
                    "Unified tools for SoC embedded systems: mission critical, mission impossible or mission irrelevant?",
                    "Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique.",
                    "Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors.",
                    "An optimal voltage synthesis technique for a power-efficient satellite application.",
                    "Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits.",
                    "Time-domain steady-state simulation of frequency-dependent components using multi-interval Chebyshev method.",
                    "A time-domain RF steady-state method for closely spaced tones.",
                    "An algorithm for frequency-domain noise analysis in nonlinear systems.",
                    "System-level performance optimization of the data queueing memory management in high-speed network processors.",
                    "Analysis of power consumption on switch fabrics in network routers.",
                    "Memory optimization in single chip network switch fabrics.",
                    "Behavioral modeling of (coupled) harmonic oscillators.",
                    "Model checking algorithms for analog verification.",
                    "Regularization of hierarchical VHDL-AMS models using bipartite graphs.",
                    "Improving the generality of the fictitious magnetic charge approach to computing inductances in the presence of permeable materials.",
                    "A general probabilistic framework for worst case timing analysis.",
                    "False timing path identification using ATPG techniques and delay-based information.",
                    "False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation.",
                    "A fast, inexpensive and scalable hardware acceleration technique for functional simulation.",
                    "Formal verification methods: getting around the brick wall.",
                    "S-Tree: a technique for buffered routing tree synthesis.",
                    "An algorithm for integrated pin assignment and buffer planning.",
                    "An efficient routing database.",
                    "Automatic generation of embedded memory wrapper for multiprocessor SoC.",
                    "A novel synthesis technique for communication controller hardware from declarative data communication protocol specifications.",
                    "An integrated algorithm for memory allocation and assignment in high-level synthesis.",
                    "High-level synthesis of multiple-precision circuitsindependent of data-objects length.",
                    "Schedulability of event-driven code blocks in real-time embedded systems.",
                    "Associative caches in formal software timing analysis.",
                    "Compiler-directed scratch pad memory hierarchy design and management.",
                    "Unlocking the design secrets of a 2.29 Gb/s Rijndael processor.",
                    "The iCOREtm 520 MHz synthesizable CPU core.",
                    "A flexible accelerator for layer 7 networking applications.",
                    "What's the next EDA driver?",
                    "Estimation of the likelihood of capacitive coupling noise.",
                    "Crosstalk noise estimation for noise management.",
                    "Variable frequency crosstalk noise analysis: : a methodology to guarantee functionality from dc to fmax.",
                    "Towards global routing with RLC crosstalk constraints.",
                    "Reduction of SOC test data volume, scan power and testing time using alternating run-length codes.",
                    "Embedded test control schemes for compression in SOCs.",
                    "Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs.",
                    "Communication architecture based power management for battery efficient system design.",
                    "Scheduler-based DRAM energy management.",
                    "An integer linear programming based approach for parallelizing applications in On-chip multiprocessors.",
                    "Embedding infrastructure IP for SOC yield improvement.",
                    "Using embedded FPGAs for SoC yield improvement.",
                    "A proof engine approach to solving combinational design automation problems.",
                    "Solving difficult SAT instances in the presence of symmetry.",
                    "Satometer: how much have we searched?",
                    "SAT with partial clauses and back-leaps.",
                    "Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver.",
                    "A solenoidal basis method for efficient inductance extraction.",
                    "On the efficacy of simplified 2D on-chip inductance models.",
                    "A physical model for the transient response of capacitively loaded distributed rlc interconnects.",
                    "HSpeedEx: a high-speed extractor for substrate noise analysis in complex mixed signal SOC.",
                    "Combined BEM/FEM substrate resistance modeling.",
                    "System design methodologies for a wireless security processing platform.",
                    "Constraint-driven communication synthesis.",
                    "Component-based design approach for multicore SoCs.",
                    "Traffic analysis for on-chip networks design of multimedia applications.",
                    "Deriving a simulation input generator and a coverage metric from a formal specification.",
                    "Hole analysis for functional coverage data.",
                    "Effective safety property checking using simulation-based sequential ATPG.",
                    "A comparison of three verification techniques: directed testing, pseudo-random testing and property checking.",
                    "Energy-efficient communication protocols.",
                    "Reliable and energy-efficient digital signal processing.",
                    "CMOS: a paradigm for low power wireless?",
                    "TCG-S: orthogonal coupling of P*-admissible representations for general floorplans.",
                    "Floorplanning with alignment and performance constraints.",
                    "Algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control.",
                    "Coping with buffer delay change due to power and ground noise.",
                    "Osculating Thevenin model for predicting delay and slew of capacitively characterized cells.",
                    "Timed pattern generation for noise-on-delay calculation.",
                    "VeriCDF: a new verification methodology for charged device failures.",
                    "A framework for evaluating design tradeoffs in packet processing architectures.",
                    "Energy estimation and optimization of embedded VLIW processors based on instruction clustering.",
                    "Energy exploration and reduction of SDRAM memory systems.",
                    "Coordinated transformations for high-level synthesis of high performance microprocessor blocks.",
                    "Forward-looking objective functions: concept & applications in high level synthesis.",
                    "ILP-based engineering change."
                ]
            }
        ]
    },
    {
        "year": "2001",
        "name": "38th DAC 2001",
        "info": "Las Vegas, Nevada, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2001",
                "sub_name": "Proceedings of the 38th Design Automation Conference, DAC 2001, Las Vegas, NV, USA, June 18-22, 2001.",
                "count": 160,
                "papers": [
                    "Panel: The Electronics Industry Supply Chain: Who Will Do What?",
                    "Future Performance Challenges in Nanometer Design.",
                    "IC Design in High-Cost Nanometer-Technologies Era.",
                    "LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs.",
                    "Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols.",
                    "Latency-Driven Design of Multi-Purpose Systems-On-Chip.",
                    "Estimation of Speed, Area, and Power of Parameterizable, Soft IP.",
                    "Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines.",
                    "Scalable Hybrid Verification of Complex Microprocessors.",
                    "Symbolic RTL Simulation.",
                    "A Unified DFT Architecture for Use with IEEE 1149.1 and VSIA/IEEE P1500 Compliant Test Access Controllers.",
                    "Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip.",
                    "Test Strategies for BIST at the Algorithmic and Register-Transfer Levels.",
                    "Panel: The Next HDL: If C++ is the Answer, What was the Question?",
                    "Reticle Enhancement Technology: Implications and Challenges for Physical Design.",
                    "Enabling Alternating Phase Shifted Mask Designs for a Full Logic Gate Level: Design Rules and Design Rule Checking.",
                    "Layout Design Methodologies for Sub-Wavelength Manufacturing.",
                    "Adoption of OPC and the Impact on Design and Layout.",
                    "A Practical Application of Full-Feature Alternating Phase-Shifting Technology for a Phase-Aware Standard-Cell Design Flow.",
                    "Layout-Driven Hot-Carrier Degradation Minimization Using Logic Restructuring Techniques.",
                    "An Algorithm for Bi-Decomposition of Logic Functions.",
                    "Factoring and Recognition of Read-Once Functions using Cographs and Normality.",
                    "Logic Minimization using Exclusive OR Gates.",
                    "Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems.",
                    "A Novel Method for Stochastic Nonlinearity Analysis of a CMOS Pipeline ADC.",
                    "Behavioral Partitioning in the Synthesis of Mixed Analog-Digital Systems.",
                    "Efficient DDD-based Symbolic Analysis of Large Linear Analog Circuits.",
                    "Random Limited-Scan to Improve Random Pattern Testing of Scan Circuits.",
                    "Test Volume and Application Time Reduction Through Scan Chain Concealment.",
                    "An Approach to Test Compaction for Scan Circuits that Enhances At-Speed Testing.",
                    "Generating Efficient Tests for Continuous Scan.",
                    "Combining Low-Power Scan Testing and Test Data Compression for System-on-a-Chip.",
                    "Panel: Your Core - My Problem? Integration and Verification of IP.",
                    "A Quick Safari Through the Reconfiguration Jungle.",
                    "Re-Configurable Computing in Wireless.",
                    "Hardware/Software Instruction Set Configurability for System-on-Chip Processors.",
                    "A Practical Methodology for Early Buffer and Wire Resource Allocation.",
                    "Creating and Exploiting Flexibility in Steiner Trees.",
                    "Simultaneous Shield Insertion and Net Ordering under Explicit RLC Noise Constraint.",
                    "On Optimum Switch Box Designs for 2-D FPGAs.",
                    "Dependency Preserving Probabilistic Modeling of Switching Activity using Bayesian Networks.",
                    "A Static Estimation Technique of Power Sensitivity in Logic Circuits.",
                    "JouleTrack - A Web Based Tool for Software Energy Profiling.",
                    "Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors.",
                    "Circuit-based Boolean Reasoning.",
                    "Checking Equivalence for Partial Implementations.",
                    "Validating the Intel Pentium 4 Microprocessor.",
                    "Nuts and Bolts of Core and SoC Verification.",
                    "Teaching Future Verification Engineers: The Forgotten Side of Logic Design.",
                    "SoC Integration of Reusable Baseband Bluetooth IP.",
                    "One-chip Bluetooth ASIC Challenges.",
                    "Transformations for the Synthesis and Optimization of Asynchronous Distributed Control.",
                    "Speculation Techniques for High Level Synthesis of Control Intensive Designs.",
                    "Parallelizing DSP Nested Loops on Reconfigurable Architectures using Data Context Switching.",
                    "Using Symbolic Algebra in Algorithmic Level DSP Synthesis.",
                    "Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis.",
                    "A New Gate Delay Model for Simultaneous Switching and Its Applications.",
                    "Static Timing Analysis Including Power Supply Noise Effect on Propagation Delay in VLSI Circuits.",
                    "Simulation-Based Test Algorithm Generation and Port Scheduling for Multi-Port Memories.",
                    "Improving Bus Test Via IDDT and Boundary Scan.",
                    "Fault Characterizations and Design-for-Testability Technique for Detecting IDDQ Faults in CMOS/BiCMOS Circuits.",
                    "Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores.",
                    "Panel: (When) Will FPGAs Kill ASICs?",
                    "Inductance 101: Modeling and Extraction.",
                    "Inductance 101: Analysis and Design Issues.",
                    "Modeling Magnetic Coupling for On-Chip Interconnect.",
                    "Min/max On-Chip Inductance Models and Delay Metrics.",
                    "Utilizing Memory Bandwidth in DSP Embedded Processors.",
                    "Address Code Generation for Digital Signal Processors.",
                    "Reducing Memory Requirements of Nested Loops for Embedded Systems.",
                    "Detection of Partially Simultaneously Alive Signals in Storage Requirement Estimation for Data Intensive Applications.",
                    "A New Structural Pattern Matching Algorithm for Technology Mapping.",
                    "Technology Mapping for SOI Domino Logic Incorporating Solutions for the Parasitic Bipolar Effect.",
                    "Latency and Latch Count Minimization in Wave Steered Circuits.",
                    "Performance-Driven Multi-Level Clustering with Application to Hierarchical FPGA Mapping.",
                    "Application of Constraint-Based Heuristics in Collaborative Design.",
                    "A Universal Client for Distributed Networked Design and Computing.",
                    "Hypermedia-Aided Design.",
                    "A Framework for Object Oriented Hardware Specification, Verification, and Synthesis.",
                    "Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?",
                    "Achieving 550Mhz in an ASIC Methodology.",
                    "A Semi-Custom Design Flow in High-Performance Microprocessor Design.",
                    "Reducing the Frequency Gap Between ASIC and Custom Designs: A Custom Perspective.",
                    "Low-Energy Intra-Task Voltage Scheduling Using Static Timing Analysis.",
                    "Battery-Aware Static Scheduling for Distributed Real-Time Embedded Systems.",
                    "An Approach to Incremental Design of Distributed Embedded Systems.",
                    "Signal Representation Guided Synthesis Using Carry-Save Adders For Synchronous Data-path Circuits.",
                    "Improved Merging of Datapath Operators using Information Content and Required Precision Analysis.",
                    "Digital Filter Synthesis Based on Minimal Signed Digit Representation.",
                    "Publicly Detectable Techniques for the Protection of Virtual Components.",
                    "Watermarking of SAT using Combinatorial Isolation Lemmas.",
                    "Watermarking Graph Partitioning Solutions.",
                    "Hardware Metering.",
                    "Technical Visualizations in VLSI Design.",
                    "Using Texture Mapping with Mipmapping to Render a VLSI Layout.",
                    "Web-based Algorithm Animation.",
                    "Speeding Up Control-Dominated Applications through Microarchitectural Customizations in Embedded Processors.",
                    "Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip.",
                    "Dynamic Voltage Scaling and Power Management for Portable Systems.",
                    "Chaff: Engineering an Efficient SAT Solver.",
                    "Dynamic Detection and Removal of Inactive Clauses in SAT with Application in Image Computation.",
                    "SATIRE: A New Incremental Satisfiability Engine.",
                    "A Framework for Low Complexity Static Learning.",
                    "Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling.",
                    "An Interconnect Energy Model Considering Coupling Effects.",
                    "Efficient Large-Scale Power Grid Analysis Based on Preconditioned Krylov-Subspace Iterative Methods.",
                    "Using Conduction Modes Basis Functions for Efficient Electromagnetic Analysis of On-Chip and Off-Chip Interconnect.",
                    "Analysis of Non-Uniform Temperature-Dependent Interconnect Performance in High Performance ICs.",
                    "VHDL-Based Design and Design Methodology for Reusable High Performance Direct Digital Frequency Synthesizers.",
                    "Concurrent Error Detection of Fault-Based Side-Channel Cryptanalysis of 128-Bit Symmetric Block Ciphers.",
                    "MetaCores: Design and Optimization Techniques.",
                    "Panel: Is Nanometer Design Under Control?",
                    "A Hardware/Software Co-design Flow and IP Library Based of SimulinkTM.",
                    "System-Level Power/Performance Analysis for Embedded Systems Design.",
                    "High-level Software Energy Macro-modeling.",
                    "Model Checking of S3C2400X Industrial Embedded SOC Product.",
                    "Semi-Formal Test Generation with Genevieve.",
                    "A Transaction-Based Unified Simulation/Emulation Architecture for Functional Verification.",
                    "Integrated High-Level Synthesis and Power-Net Routing for Digital Design under Switching Noise Constraints.",
                    "Integrating Scheduling and Physical Design into a Coherent Compilation Cycle for Reconfigurable Computing Architectures.",
                    "Statistical Design Space Exploration for Application-Specific Unit Synthesis.",
                    "Static Scheduling of Multiple Asynchronous Domains For Functional Verification.",
                    "Functional Correlation Analysis in Crosstalk Induced Critical Paths Identification.",
                    "An Advanced Timing Characterization Method Using Mode Dependency.",
                    "Fast Statistical Timing Analysis By Probabilistic Event Propagation.",
                    "Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design.",
                    "MicroNetwork-Based Integration for SOCs.",
                    "On-Chip Communication Architecture for OC-768 Network Processors.",
                    "Route Packets, Not Wires: On-Chip Interconnection Networks.",
                    "Dynamic Management of Scratch-Pad Memory Space.",
                    "Clustered VLIW Architectures with Predicated Switching.",
                    "High-Quality Operation Binding for Clustered VLIW Datapaths.",
                    "Fast Bit-True Simulation.",
                    "Timing Analysis with Crosstalk as Fixpoints on Complete Lattice.",
                    "Driver Modeling and Alignment for Worst-Case Delay Noise.",
                    "False Coupling Interactions in Static Timing Analysis.",
                    "Coupling Delay Optimization by Temporal Decorrelation using Dual Threshold Voltage Technique.",
                    "Input Space Adaptive Design: A High-level Methodology for Energy and Performance Optimization.",
                    "A2BC: Adaptive Address Bus Coding for Low Power Deep Sub-Micron Designs.",
                    "Coupling-Driven Bus Design for Low-Power Application-Specific Systems.",
                    "Modeling and Minimization of Interconnect Energy Dissipation in Nanometer Technologies.",
                    "A True Single-Phase 8-bit Adiabatic Multiplier.",
                    "TCG: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans.",
                    "Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List.",
                    "Improved Cut Sequences for Partitioning Based Placement.",
                    "Timing Driven Placement using Physical Net Constraints.",
                    "From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip.",
                    "Panel: What Drives EDA Innovation?",
                    "Built-In Self-Test for Signal Integrity.",
                    "Analysis of On-Chip Inductance Effects using a Novel Performance Optimization Methodology for Distributed RLC Interconnects.",
                    "Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-Talk.",
                    "Automated Pipeline Design.",
                    "A New Verification Methodology for Complex Pipeline Behavior.",
                    "Pre-silicon Verification of the Alpha 21364 Microprocessor Error Handling System.",
                    "Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors.",
                    "Dynamic Power Management in a Mobile Multimedia System with Guaranteed Quality-of-Service.",
                    "Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded Systems.",
                    "Exploring SOI Device Structures and Interconnect Architectures for 3-Dimensional Integration.",
                    "Two-Dimensional Position Detection System with MEMS Accelerometer for MOUSE Applications.",
                    "Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search."
                ]
            }
        ]
    },
    {
        "year": "2000",
        "name": "37th DAC 2000",
        "info": "Los Angeles, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/2000",
                "sub_name": "Proceedings of the 37th Conference on Design Automation, Los Angeles, CA, USA, June 5-9, 2000.",
                "count": 160,
                "papers": [
                    "A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC.",
                    "Optimal RF design using smart evolutionary algorithms.",
                    "CYCLONE: automated design and layout of RF LC-oscillators.",
                    "An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects.",
                    "Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits.",
                    "To split or to conjoin: the question in image computation.",
                    "Symbolic guided search for CTL model checking.",
                    "Lazy symbolic model checking.",
                    "Distance driven finite state machine traversal.",
                    "Automatic test pattern generation for functional RTL circuits using assignment decision diagrams.",
                    "Interconnect testing in cluster-based FPGA architectures.",
                    "Improved fault diagnosis in scan-based BIST via superposition.",
                    "On diagnosis of pattern-dependent delay faults.",
                    "On-chip inductance modeling and analysis.",
                    "A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits.",
                    "A rank-one update method for efficient processing of interconnect parasitics in timing analysis.",
                    "On switch factor based analysis of coupled RC interconnects.",
                    "Life at the end of CMOS scaling (and beyond) (panel session) (abstract only).",
                    "Area and search space control for technology mapping.",
                    "BDS: a BDD-based logic optimization system.",
                    "A fine-grained arithmetic optimization technique for high-performance/low-power data path synthesis.",
                    "Optimal low power X OR gate decomposition.",
                    "Watermarking while preserving the critical path.",
                    "Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction.",
                    "Assertion checking by combined word-level ATPG and modular arithmetic constraint-solving techniques.",
                    "Reliable verification using symbolic simulation with scalar values.",
                    "Automatic formal verification of DSP software.",
                    "System chip test: how will it impact your design?",
                    "Test challenges for deep sub-micron technologies.",
                    "Hierarchical analysis of power distribution networks.",
                    "Fast power grid simulation.",
                    "Current signature compression for IR-drop analysis.",
                    "Impact of interconnect variations on the clock skew of a gigahertz microprocessor.",
                    "A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance.",
                    "Design closure (panel session): hope or hype?",
                    "A multi-interval Chebyshev collocation method for efficient high-accuracy RF circuit simulation.",
                    "Projection frameworks for model reduction of weakly nonlinear systems.",
                    "A realizable driving point model for on-chip interconnect with inductance.",
                    "Formal verification of an IBM CoreConnect processor local bus arbiter core.",
                    "Formal verification of iterative algorithms in microprocessors.",
                    "Efficient error detection, localization, and correction for FPGA-based debugging.",
                    "Multiple Si layer ICs: motivation, performance analysis, and design implications.",
                    "High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system.",
                    "A design of and design tools for a novel quantum dot based microprocessor.",
                    "ClariNet: a noise analysis tool for deep submicron design.",
                    "Static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology.",
                    "Dynamic noise analysis in precharge-evaluate circuits.",
                    "Extended Krylov subspace method for reduced order analysis of linear circuits with multiple sources.",
                    "EDA meets.COM (panel session): how E-services will change the EDA business model.",
                    "Symbolic timing simulation using cluster scheduling.",
                    "Critical path analysis using a dynamically bounded delay model.",
                    "TACO: timing analysis with coupling.",
                    "Removing user specified false paths from timing graphs.",
                    "Performance driven multi-level and multiway partitioning with retiming.",
                    "Domino logic synthesis minimizing crosstalk.",
                    "Fast post-placement rewiring using easily detectable functional symmetries.",
                    "Depth optimal incremental mapping for field programmable gate arrays.",
                    "Code compression for low power embedded system design.",
                    "Synthesis of application-specific memories for power optimization in embedded systems.",
                    "Influence of compiler optimizations on system power.",
                    "Power minimization derived from architectural-usage of VLIW processors.",
                    "Power analysis of embedded operating systems.",
                    "Memory aware compilation through accurate timing extraction.",
                    "Compiling Esterel into sequential code.",
                    "Interactive co-design of high throughput embedded multimedia.",
                    "Predicting performance potential of modern DSPs.",
                    "Future systems-on-chip: software of hardware design? (panel session).",
                    "Embedded systems design in the new millennium (panel session).",
                    "The design and use of simplepower: a cycle-accurate energy estimation tool.",
                    "An instruction-level functionally-based energy estimation model for 32-bits microprocessors.",
                    "Dynamic power management of complex systems using generalized stochastic Petri nets.",
                    "Wave-steering one-hot encoded FSMs.",
                    "Performance analysis and optimization of latency insensitive systems.",
                    "A fast algorithm for context-aware buffer insertion.",
                    "Maze routing with buffer insertion and wiresizing.",
                    "Routing tree construction under fixed buffer locations.",
                    "A current driven routing and verification methodology for analog applications.",
                    "A codesign virtual machine for hierarchical, balanced hardware/software system modeling.",
                    "Operating system based software generation for systems-on-chip.",
                    "YAPI: application modeling for signal processing systems.",
                    "COSY communication IP's.",
                    "Synthesis and optimization of coordination controllers for distributed embedded systems.",
                    "Application-specific memory management for embedded systems using software-controlled caches.",
                    "Designing systems-on-chip using cores.",
                    "Verification of configurable processor cores.",
                    "Design of system-on-a-chip test access architectures under place-and-route and power constraints.",
                    "The future of system design languages (panel session).",
                    "A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers.",
                    "High-level simulation of substrate noise generation including power supply noise coupling.",
                    "Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter.",
                    "B*-Trees: a new representation for non-slicing floorplans.",
                    "Block placement with symmetry constraints based on the O-tree non-slicing representation.",
                    "Floorplan sizing by linear programming approximation.",
                    "Timing-driven placement based on partitioning with dynamic cut-net control.",
                    "Can recursive bisection alone produce routable placements?",
                    "Task scheduling with RT constraints.",
                    "Task generation and compile-time scheduling for mixed data-control embedded software.",
                    "Schedulability-driven performance analysis of multiple mode embedded real-time systems.",
                    "System design of active basestations based on dynamically reconfigurable hardware.",
                    "Hardware-software co-design of embedded reconfigurable architectures.",
                    "Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips.",
                    "Embedded systems education (panel abstract).",
                    "Passive model order reduction algorithm based on Chebyshev expansion of impulse response of interconnect networks.",
                    "Passive model order reduction of multiport distributed interconnects.",
                    "Predicting coupled noise in RC circuits by matching 1, 2, and 3 moments.",
                    "Singularity-treated quadrature-evaluated method of moments solver for 3-D capacitance extraction.",
                    "Optimal two level partitioning and loop scheduling for hiding memory latency for DSP applications.",
                    "On lower bounds for scheduling problems in high-level synthesis.",
                    "Efficient building block based RTL code generation from synchronous data flow graphs.",
                    "System-level data format exploration for dynamically allocated data structures.",
                    "MOSFET modeling and circuit design: re-establishing a lost connection (tutorial).",
                    "Using general-purpose programming languages for FPGA design.",
                    "An architecture-driven metric for simultaneous placement and global routing for FPGAs.",
                    "MorphoSys: case study of a reconfigurable computing system targeting multimedia applications.",
                    "Survival strategies for mixed-signal systems-on-chip (panel session).",
                    "Forensic engineering techniques for VLSI CAD tools.",
                    "Fingerprinting intellectual property using constraint-addition.",
                    "Hardware/software IP protection.",
                    "A Web-CAD methodology for IP-core analysis and simulation.",
                    "Optimizing sequential verification by retiming transformations.",
                    "Efficient methods for embedded system design space exploration.",
                    "Synthesis-for-testability of controller-datapath pairs that use gated clocks.",
                    "Self-test methodology for at-speed test of crosstalk in chip interconnects.",
                    "Embedded hardware and software self-testing methodologies for processor cores.",
                    "Modeling and simulation of real defects using fuzzy logic.",
                    "Closing the gap between ASIC and custom: an ASIC perspective.",
                    "The role of custom design in ASIC Chips.",
                    "Case studies: Chip design on the bleeding edge (panel session abstract).",
                    "MINFLOTRANSIT: min-cost flow based transistor sizing tool.",
                    "Convex delay models for transistor sizing.",
                    "Macro-driven circuit design methodology for high-performance datapaths.",
                    "Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability.",
                    "Practical iterated fill synthesis for CMP uniformity.",
                    "Boolean satisfiability in electronic design automation.",
                    "Analysis of composition complexity and how to obtain smaller canonical graphs.",
                    "Efficient variable ordering using aBDD based sampling.",
                    "GTX: the MARCO GSRC technology extrapolation system.",
                    "A system simulation framework.",
                    "METRICS: a system architecture for design process optimization.",
                    "Web-based frameworks to enable CAD RD (abstract).",
                    "\"Timing closure by design, \" a high frequency microprocessor design methodology.",
                    "Multiprocessing design verification methodology for Motorola MPC74XX PowerPC microprocessor.",
                    "A methodology for formal design of hardware control with application to cache coherence protocols.",
                    "CGaAs PowerPC FXU.",
                    "When bad things happen to good chips (panel session).",
                    "Fast methods for extraction and sparsification of substrate coupling.",
                    "Large-scale capacitance calculation.",
                    "Fast temperature calculation for transient electrothermal simulation by mixed frequency/time domain thermal model reduction.",
                    "Unifying behavioral synthesis and physical design.",
                    "Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization.",
                    "The use of carry-save representation in joint module selection and retiming.",
                    "Closing the gap between analog and digital.",
                    "A switch level fault simulation environment.",
                    "Universal fault simulation using fault tuples.",
                    "A novel algorithm to extract two-node bridges.",
                    "Power minimization using control generated clocks.",
                    "Bus encoding for low-power high-performance memory systems.",
                    "Run-time voltage hopping for low-power real-time systems.",
                    "Function-level power estimation methodology for microprocessors.",
                    "Emerging companies - acquiring minds want to know (panel session)."
                ]
            }
        ]
    },
    {
        "year": "1999",
        "name": "36th DAC 1999",
        "info": "New Orleans, LA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1999",
                "sub_name": "Proceedings of the 36th Conference on Design Automation, New Orleans, LA, USA, June 21-25, 1999.",
                "count": 181,
                "papers": [
                    "An Efficient Lyapunov Equation-Based Approach for Generating Reduced-Order Models of Interconnect.",
                    "Error Bounded Pad\u00e9 Approximation via Bilinear Conformal Transformation.",
                    "Model-Reduction of Nonlinear Circuits Using Krylov-Space Techniques.",
                    "ENOR: Model Order Reduction of RLC Circuits Using Nodal Equations for Efficient Factorization.",
                    "Why is ATPG Easy?",
                    "Using Lower Bounds During Dynamic BDD Minimization.",
                    "Optimization-Intensive Watermarking Techniques for Decision Problems.",
                    "Efficient Algorithms for Optimum Cycle Mean and Optimum Cost to Time Ratio Problems.",
                    "IP-based Design Methodology.",
                    "ipChinook: an Integrated IP-based Design Framework for Distributed Embedded Systems.",
                    "Virtual Simulation of Distributed IP-based Designs.",
                    "Common-Case Computation: A High-Level Technique for Power and Performance Optimization.",
                    "Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-based Designs.",
                    "Gate-Level Design Exploiting Dual Supply Voltages for Power-Driven Applications.",
                    "Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages.",
                    "HW and SW in Embedded System Design: Loveboat, Shipwreck, or Ships Passing in the Night.",
                    "Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programmings.",
                    "FAR-DS: Full-Plane AWE Routing with Driver Sizing.",
                    "Noise-Constrained Performance Optimization by Simultaneous Gate and Wire Sizing Based on Lagrangian Relaxation.",
                    "Simultaneous Routing and Buffer Insertion with Restrictions on Buffer Locations.",
                    "Crosstalk Minimization Using Wire Perturbations.",
                    "Practical Advances in Asynchronous Design and in Asynchronous/Synchronous Interfaces.",
                    "Automatic Synthesis and Optimization of Partially Specified Asynchronous Systems.",
                    "CAD Directions for High Performance Asynchronous Circuits.",
                    "A Low Power Hardware/Software Partitioning Approach for Core-Based Embedded Systems.",
                    "Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses.",
                    "Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems.",
                    "Memory Exploration for Low Power, Embedded Systems.",
                    "Distributed Application Development with Inferno.",
                    "Embedded Application Design Using a Real-Time OS.",
                    "The Jini Architecture: Dynamic Services in a Flexible Network.",
                    "Verifying Large-Scale Multiprocessors Using an Abstract Verification Environment.",
                    "Functional Verification of the Equator MAP1000 Microprocessor.",
                    "Micro Architecture Coverage Directed Generation of Test Programs.",
                    "Verification of a Microprocessor Using Real World Applications.",
                    "High-Level Test Generation for Design Verification of Pipelined Microprocessors.",
                    "Developing an Architecture Validation Suite: Applicaiton to the PowerPC Architecture.",
                    "Passive Reduced-Order Models for Interconnect Simulation and Their Computation via Krylov-Subspace Algorithms.",
                    "Model Order-Reduction of RC(L) Interconnect Including Variational Analysis.",
                    "Robust Rational Function Approximation Algorithm for Model Generation.",
                    "Behavioral Network Graph: Unifying the Domains of High-Level and Logic Synthesis.",
                    "Soft Scheduling in High Level Synthesis.",
                    "Graph Coloring Algorithms for Fast Evaluation of Curtis Decompositions.",
                    "Maximizing Performance by Retiming and Clock Skew Scheduling.",
                    "A Practical Approach to Multiple-Class Retiming.",
                    "Performance-Driven Integration of Retiming and Resynthesis.",
                    "Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms.",
                    "Customized Instruction-Sets for Embedded Processors.",
                    "System-Level Hardware/Software Trade-offs.",
                    "Functional Verification - Real Users, Real Problems, Real Opportunities (Panel).",
                    "A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning.",
                    "An O-Tree Representation of Non-Slicing Floorplan and Its Applications.",
                    "Module Placement for Analog Layout Using the Sequence-Pair Representation.",
                    "Genetic List Scheduling Algorithm for Scheduling and Allocation on a Loosely Coupled Heterogeneous Multiprocessor System.",
                    "Performance-Driven Scheduling with Bit-Level Chaining.",
                    "A Model for Scheduling Protocol-Constrained Components and Environments.",
                    "A Reordering Technique for Efficient Code Motion.",
                    "Coverage Estimation for Symbolic Model Checking.",
                    "Improving Symbolic Traversals by Means of Activity Profiles.",
                    "Improved Approximate Reachability Using Auxiliary State Variables.",
                    "Symbolic Model Checking Using SAT Procedures instead of BDDs.",
                    "Power Efficient Mediaprocessors: Design Space Exploration.",
                    "Global Multimedia System Design Exploration Using Accurate Memory Organization Feedback.",
                    "Implementation of a Scalable MPEG-4 Wavelet-Based Visual Texture Compression System.",
                    "A 10 Mbit/s Upstream Cable Modem with Automatic equalization.",
                    "Panel: Cell Libraries - Build vs. Buy; Static vs. Dynamic.",
                    "Multilevel k-way Hypergraph Partitioning.",
                    "Hypergraph Partitioning for VLSI CAD: Methodology for Heuristic Development, Experimentation and Reporting.",
                    "Hypergraph Partitioning with Fixed Vertices.",
                    "Relaxation and Clustering in a Local Search Framework: Application to Linear Placement.",
                    "An Approxmimate Algorithm for Delay-Constraint Technology Mapping.",
                    "Technology Mapping for FPGAs with Nonuniform Pin Delays and Fast Interconnections.",
                    "Automated Phase Assignment for the Synthesis of Low Power Domino Circuits.",
                    "Enhancing Simulation with BDDs and ATPG.",
                    "Cycle-Based Symbolic Simulation of Gate-Level Synchronous Circuits.",
                    "Exploiting Positive Equality and Partial Non-Consistency in the Formal Verification of Pipelined Microprocessors.",
                    "Parametric Representations of Boolean Constraints.",
                    "Vertical Benchmarks for CAD.",
                    "A Framework for User Assisted Design Space Exploration.",
                    "Fast Prototyping: A System Design Flow Applied to a Complex System-on-Chip Multiprocessor Design.",
                    "Verification and Management of a Multimillion-Gate Embedded Core Design.",
                    "Parasitic Extraction Accuracy - How Much is Enough?",
                    "Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications.",
                    "Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing.",
                    "Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS.",
                    "A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design.",
                    "Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation.",
                    "Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization.",
                    "Wave Steering in YADDs: A Novel Non-Iterative Synthesis and Layout Technique.",
                    "MERLIN: Semi-Order-Independent Hierarchical Buffered Routing Tree Generation Using Local Neighborhood Search.",
                    "Buffer Insertion with Accurate Gate and Interconnect Delay Computation.",
                    "Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design.",
                    "A Novel VLSI Layout Fabric for Deep Sub-Micron Applications.",
                    "Improved Selay Prediction for On-Chip Buses.",
                    "Noise-Aware Repeater Insertion and Wire-Sizing for On-Chip Interconnect Using Hierarchical Moment-Matching.",
                    "Interconnect Estimation and Dlanning for Deep Submicron Designs.",
                    "ECL: A Specification Environment for System-Level Design.",
                    "Representation of Function Variants for Embedded System Optimization and Synthesis.",
                    "Vex - A CAD Toolbox.",
                    "Constraint Management for Collaborative Electronic Design.",
                    "MEMS CAD Beyond Multi-Million Transistors (Panel).",
                    "A Multiscale Method for Fast Capacitance Extraction.",
                    "Efficient Capacitance Computation for Structures with Non-Uniform Adaptive Surface Meshes.",
                    "Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation.",
                    "Dynamic Power Management Based on Continuous-Time Markov Decision Processes.",
                    "Parallel Mixed-Level Power Simulation Based on Spatio-Temporal Circuit Partitioning.",
                    "Low-Power Behavioral Synthesis Optimization Using Multiple Precision Arithmetic.",
                    "A Methodology for the Verification of a \"System on Chip\".",
                    "ICEBERG: An Embedded In-Circuit Emulator Synthesizer for Microcontrollers.",
                    "Microprocessor Based Testing for Core-Based System on Chip.",
                    "Using Partitioning to Help Convergence in the Standard-Cell Design Automation Methodology.",
                    "Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper.",
                    "Engineering Change: Methodology and Applications to Behavioral and System Synthesis.",
                    "Reconfigurable Computing: What, Why, and Implications for Design Automation.",
                    "An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications.",
                    "Dynamically Reconfigurable Architecture for Image Processor Applications.",
                    "Multi-Time Simulation of Voltage-Controlled Oscillators.",
                    "Efficient Computation of Quasi-Periodic Circuit Operating Conditions via a Mixed Frequency/Time Approach.",
                    "Time-Mapped Harmonic Balance.",
                    "Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor.",
                    "Proptest: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction.",
                    "Multiple Error Diagnosis Based on Xlists.",
                    "Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage.",
                    "A Two-State Methodology for RTL Logic Simulation.",
                    "An Approach for Extracting RT Timing Information to Annotate Algorithmic VHDL Specifications.",
                    "A Massively-Parallel Easily-Scalable Satisfiability Solver Using Reconfigurable Hardware.",
                    "Dynamic Fault Diagnosis on Reconfigurable Hardware.",
                    "Hardware Compilation for FPGA-Based Configurable Computing Machines.",
                    "0.18m CMOS and Beyond.",
                    "SOI Digital CMOS VLSI - a Design Perspective.",
                    "Equivalent Elmore Delay for RLC Trees.",
                    "Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits.",
                    "Retiming for DSM with Area-Delay Trade-Offs and Delay Constraints.",
                    "Functional Timing Analysis for IP Characterization.",
                    "Detecting False Timing Paths: Experiments on PowerPC Microprocessors.",
                    "On ILP Formulations for Built-In Self-Testable Data Path Synthesis.",
                    "Improving the Test Quality for Scan-Based BIST Using a General Test Application Scheme.",
                    "Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Test Subsequences.",
                    "Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices.",
                    "A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs.",
                    "Digital Aetection of Analog Parametric Faults in SC Filters.",
                    "Application of High Level Interface-Based Design to Telecommunications System Hardware.",
                    "Hardware Reuse at the Behavioral Level.",
                    "Description and Simulation of Hardware/Software Systems with Java.",
                    "Java Driven Codesign and Prototyping of Networked Embedded Systems.",
                    "Subwavelength Lithography: How Will It Affect Your Design Flow? (Panel).",
                    "Subwavelength Lithography and Its Potential Impact on Design and EDA.",
                    "Synthesis of Embedded Software Using Free-Choice Petri Nets.",
                    "Exact Memory Size Estimation for Array Computations without Loop Unrolling.",
                    "Constraint Driven Code Selection for Fixed-Point DSPs.",
                    "Rapid Development of Optimized DSP Code from a High Level Description Through Software Estimations.",
                    "Software Environment for a Multiprocessor DSP.",
                    "Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks.",
                    "Robust Techniques for Watermarking Sequential Circuit Designs.",
                    "Effective Iterative Techniques for Fingerprinting Design IP.",
                    "Behavioral Synthesis Techniques for Intellectual Property Protection.",
                    "Design and Implementation of a Scalable Encryption Processor with Embedded Variable DC/DC Converter.",
                    "Design Considerations for Battery-Powered Electronics.",
                    "Cycle-Accurate Simulation of Energy Consumption in Embedded Systems.",
                    "Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style.",
                    "A CAD Tool for Optical MEMS.",
                    "On Thermal Effects in Deep Sub-Micron VLSI Interconnects.",
                    "Converting a 64b PowerPC Processor from CMOS Bulk to SOI Technology.",
                    "A Framework for Collaborative and Distributed Web-Based Design.",
                    "Dealing with Inductance in High-Speed Chip Design.",
                    "Interconnect Analysis: From 3-D Structures to Circuit Models.",
                    "IC Analyses Including Extracted Inductance Models.",
                    "On-Chip Inductance Issues in Multiconductor Systems.",
                    "A Methodology for Accurate Performance Evaluation in Architecture Exploration.",
                    "LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures.",
                    "Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software.",
                    "MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells.",
                    "Behavioral Synthesis of Analog Systems Using Two-layered Design Space Exploration.",
                    "Circuit Complexity Reduction for Symbolic Analysis of Analog Integrated Circuits.",
                    "Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification.",
                    "A Study in Coverage-Driven Test Generation.",
                    "IC Test Using the Energy Consumption Ratio.",
                    "Design Strategy of On-Chip Inductors for Highly Integrated RF Systems.",
                    "The Simulation and Design of Integrated Inductors.",
                    "Optimization of Inductor Circuits via Geometric Programming.",
                    "Panel: What is the Proper System on Chip Design Methodology."
                ]
            }
        ]
    },
    {
        "year": "1998",
        "name": "35th DAC 1998",
        "info": "San Francico, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1998",
                "sub_name": "Proceedings of the 35th Conference on Design Automation, Moscone center, San Francico, California, USA, June 15-19, 1998.",
                "count": 156,
                "papers": [
                    "Customers, Vendors, and Universities: Determining the Future of EDA Together (Panel).",
                    "Asynchronous Interface Specification, Analysis and Synthesis.",
                    "Automatic Synthesis of Interfaces Between Incompatible Protocols.",
                    "Automated Composition of Hardware Components.",
                    "Multilevel Integral Equation Methods for the Extraction of Substrate Coupling Parameters in Mixed-Signal IC's.",
                    "Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation.",
                    "Efficient Analog Test Methodology Based on Adaptive Algorithms.",
                    "General AC Constraint Transformation for Analog ICs.",
                    "Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver.",
                    "A Video Signal Processor for MIMD Multiprocessing.",
                    "Realization of a Programmable Parallel DSP for High Performance Image Processing Applications.",
                    "A Multiprocessor DSP System Using PADDI-2.",
                    "Design and Implementation of the NUMAchine Multiprocessor.",
                    "Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement.",
                    "Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer.",
                    "Design Space Exploration Algorithm for Heterogeneous Multi-Processor Embedded System Design.",
                    "Modal Processes: Towards Enhanced Retargetability Through Control Composition of Distributed Embedded Systems.",
                    "Design Methodologies for Noise in Digital Integrated Circuits.",
                    "Taming Noise in Deep Submicron Digital Integrated Circuits (Panel).",
                    "FACT: A Framework for the Application of Throughput and Power Optimizing Transformations to Control-Flow Intensive Behavioral Descriptions.",
                    "Incorporating Speculative Execution into Scheduling of Control-Flow Intensive Behavioral Descriptions.",
                    "The DT-Model: High-Level Synthesis Using Data Transfers.",
                    "Rate Optimal VLSI Design from Data Flow Graph.",
                    "Planning for Performance.",
                    "A DSM Design Flow: Putting Floorplanning, Technology-Napping, and Gate-Placement Together.",
                    "Framework Encapsulations: A New Approach to CAD Tool Interoperability.",
                    "A Geographically Distributed Framework for Embedded System Design and Validation.",
                    "WELD - An Environment for Web-based Electronic Design.",
                    "OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification.",
                    "User Defined Coverage - A Tool Supported Methodology for Design Verification.",
                    "Enhanced Visibility and Performance in Functional Verification by Reconstruction.",
                    "Virtual Chip: Making Functional Models Work on Real Target Systems.",
                    "Hardware/Software Co-Design: The Next Embedded System Design Challenge (Panel).",
                    "Power Optimization of Variable Voltage Core-Based Systems.",
                    "Policy Optimization for Dynamic Power Management.",
                    "A Framework for Estimation and Minimizing Energy Dissipation of Embedded HW/SW Systems.",
                    "Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability.",
                    "Fast Exact Minimization of BDDs.",
                    "Boolean Matching for Large Libraries.",
                    "A Fast Hierarchical Algorithm for 3-D Capacitance Extraction.",
                    "Boundary Element Method Macromodels for 2-D Hierachical Capacitance Extraction.",
                    "Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions.",
                    "Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor.",
                    "A Top-Down Design Environment for Developing Pipelined Datapaths.",
                    "Validation of an Architectural Level Power Analysis Technique.",
                    "Design Methodology of a 200MHz Superscalar Microprocessor: SH-4.",
                    "How Much Analog Does a Designer Need to Know for Successful Mixed-Signal Design? (Panel).",
                    "Hierarchical Algorithms for Assessing Probabilistic Constraints on System Performance.",
                    "A Tool for Performance Estimation of Networked Embedded End-systems.",
                    "Rate Derivation and Its Applications to Reactive, Real-Time Embedded Systems.",
                    "Generic Global Placement and Floorplanning.",
                    "Congestion Driven Quadratic Placement.",
                    "Potential-NRG: Placement with Incomplete Data.",
                    "Performance-Driven Multi-FPGA Partitioning Using Functional Clustering and Replication.",
                    "Multi-Pad Power/Ground Network Design for Uniform Distribution of Ground Bounce.",
                    "Layout Extraction and Verification Methodology CMOS I/O Circuits.",
                    "A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects.",
                    "Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis.",
                    "A Methodology for Guided Behavioral-Level Optimization.",
                    "A Programming Environment for the Design of Complex High Speed ASICs.",
                    "Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor.",
                    "User Experience with High Level Formal Verification (Panel).",
                    "What's Between Simulation and Formal Verification? (Extended Abstract).",
                    "Optimal FPGA Mapping and Retiming with Efficient Initial State Computation.",
                    "M32: A Constructive multilevel Logic Synthesis System.",
                    "Efficient Boolean Division and Substitution.",
                    "Delay-Optimal Technology Mapping by DAG Covering.",
                    "A Fast Fanout Optimization Algorithm for Near-Continuous Buffer Libraries.",
                    "Performance Driven Multi-Layer General Area Routing for PCB/MCM Designs.",
                    "Buffer Insertion for Noise and Delay Optimization.",
                    "Table-Lookup Methods for Improved Performance-Driven Routing.",
                    "Global Routing with Crosstalk Constraints.",
                    "Timing and Crosstalk Driven Area Routing.",
                    "Process Multi-Circuit Optimization.",
                    "Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization.",
                    "A Practical Repeater Insertion Method in High Speed VLSI Circuits.",
                    "Practical Experiences with Standard-Cell Based Datapath Design Tools: Do We Really Need Regular Layouts?",
                    "A Statistical Performance Simulation Methodology for VLSI Circuits.",
                    "RF IC Design Challenges.",
                    "Tools and Methodology for RF IC Design.",
                    "Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards.",
                    "Efficient Coloring of a Large Spectrum of Graphs.",
                    "Arithmetic Optimization Using Carry-Save-Adders.",
                    "Synthesis of Power-Optimized and Area-Optimized Circuits from Hierarchical Behavioral Descriptions.",
                    "Approximation and Decomposition of Binary Decision Diagrams.",
                    "Approximate Reachability with BDDs Using Overlapping Projections.",
                    "Incremental CTL Model Checking Using BDD Subsetting.",
                    "PRIMO: Probability Interpretation of Moments for Delay Calculation.",
                    "ftd: An Exact Frequency to Time Domain Conversion for Reduced Order RLC Interconnect Models.",
                    "Extending Moment Computation to 2-Port Circuit Representations.",
                    "Adjoint Transient Sensitivity Computation in Piecewise Linear Simulation.",
                    "Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques.",
                    "Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits.",
                    "MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns.",
                    "Technical Challenges of IP and System-on-Chip: The ASIC Vendor Perspective (Panel).",
                    "Software Synthesis of Process-Based Concurrent Programs.",
                    "Don't Care-Based BDD Minimization for Embedded Software.",
                    "Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator.",
                    "Code Compression for Embedded Systems.",
                    "A Decision Procedure for Bit-Vector Arithmetic.",
                    "Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability.",
                    "Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation.",
                    "Combining Theorem Proving and Trajectory Evaluation in an Industrial Environment.",
                    "A Fast and Low Cost Testing Technique for Core-Based System-on-Chip.",
                    "Introducing Redundant Computations in a Behavior for Reducing BIST Resources.",
                    "A BIST Scheme for RTL Controller-Data Paths Based on Symbolic Testability Analysis.",
                    "Figures of Merit to Characterize the Importance of On-Chip Inductance.",
                    "Layout Techniques for Minimizing On-Chip Interconnect Self Inductance.",
                    "A Practical Approach to Static Signal Electromigration Analysis.",
                    "Design Productivity: How To Measure It, How To Improve It (Panel).",
                    "Hierarchical Functional Timing Analysis.",
                    "Making Complex Timing Relationships Readable: Presburger Formula Simplicication Using Don't Cares.",
                    "Delay Estimation VLSI Circuits from a High-Level View.",
                    "TETA: Transistor-Level Engine for Timing Analysis.",
                    "Validation with Guided Search of the State Space.",
                    "Efficient State Classification of Finite State Markov Chains.",
                    "An Implicit Algorithm for Finding Steady States and its Application to FSM Verification.",
                    "Hybrid Verification Using Saturated Simulation.",
                    "Fast State Verification.",
                    "A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance.",
                    "Fault-Simulation Based Design Error Diagnosis for Sequential Circuits.",
                    "Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor.",
                    "Design Reliability - Estimation through Statistical Analysis of Bug Discovery Data.",
                    "Functional Verification of Large ASICs.",
                    "The EDA Start-up Experience: The First Product (Panel).",
                    "Digital System Simulation: Methodologies and Examples.",
                    "Hybrid Techniques for Fast Functional Simulation.",
                    "A Reconfigurable Logic Machine for Fast Event-Driven Simulation.",
                    "Parallel Algorithms for Power Estimation.",
                    "A Power Macromodeling Technique Based on Power Sensitivity.",
                    "Maximum Power Estimation Using the Limiting Distributions of Extreme Order Statistics.",
                    "An Optimization-Based Error Calculation for Statistical Power Estimation of CMOS Logic Circuits.",
                    "Using Complementation and Resequencing to Minimize Transitions.",
                    "Technology Mapping for Large Complex PLDs.",
                    "Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs.",
                    "Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs.",
                    "Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis.",
                    "In-Place Power Optimization for LUT-Based FPGAs.",
                    "A Re-engineering Approach to Low Power FPGA Design Using SPFD.",
                    "Power Considerations in the Design of the Alpha 21264 Microprocessor.",
                    "Reducing Power in High-Performance Microprocessors.",
                    "Design and Analysis of Power Distribution Networks in PowerPC Microprocessors.",
                    "Full-Chip Verification Methods for DSM Power Distribution Systems.",
                    "System Chip Test Challenges, Are There Solutions Today? (Panel).",
                    "System-Chip Test Strategies (Tutorial).",
                    "Finite State Machine Decomposition For Low Power.",
                    "Computational Kernels and their Application to Sequential Power Optimization.",
                    "Partitioning and Optimizing Controllers Synthesized from Hierarchical High-Level Descriptions.",
                    "Watermarking Techniques for Intellectual Property Protection.",
                    "Robust IP Watermarking Methodologies for Physical Design.",
                    "Data Security for Web-based CAD.",
                    "Design of a SPDIF Receiver Using Protocol Compiler.",
                    "MetaCore: An Application Specific DSP Development System.",
                    "A Case Study in Embedded System Design: An Engine Control Unit.",
                    "HW/SW CoVerification Performance Estimation and Benchmark for a 24 Embedded RISC Core Design.",
                    "System-level exploration with SpecSyn."
                ]
            }
        ]
    },
    {
        "year": "1997",
        "name": "34th DAC 1997",
        "info": "Anaheim, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1997",
                "sub_name": "Proceedings of the 34st Conference on Design Automation, Anaheim, California, USA, Anaheim Convention Center, June 9-13, 1997.",
                "count": 140,
                "papers": [
                    "An Improved Algorithm for Minimum-Area Retiming.",
                    "Efficient Latch Optimization Using Exclusive Sets.",
                    "Sequence Compaction for Probabilistic Analysis of Finite-State Machines.",
                    "Synthesis of Speed-Independent Circuits from STG-Unfolding Segment.",
                    "Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control.",
                    "Zeros and Passivity of Arnoldi-Reduced-Order Models for Interconnect Networks.",
                    "Preservation of Passivity During RLC Network Reduction via Split Congruence Transformations.",
                    "Lumped Interconnect Models Via Gaussian Quadrature.",
                    "Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling.",
                    "Schedule Validation for Embedded Reactive Real-Time Systems.",
                    "Incorporating Imprecise Computation into System-Level Design of Application-Specific Heterogeneous Multiprocessors.",
                    "Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets.",
                    "An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment.",
                    "Tools and Methodologies for Low Power Design.",
                    "A C-Based RTL Design Verification Methodology for Complex Microprocessor.",
                    "Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors.",
                    "Efficient Testing of Clock Regenerator Circuits in Scan Designs.",
                    "A Real-Time RTL Engineering-Change Method Supporting On-Line Debugging for Logic-Emulation Applications.",
                    "A Graph-Based Synthesis Algorithm for AND/XOR Networks.",
                    "Optimizing Designs Containing Black Boxes.",
                    "Solving Covering Problems Using LPR-Based Lower Bounds.",
                    "Exact Coloring of Real-Life Graphs is Easy.",
                    "Hierarchical 2-D Field Solution for Capacitance Extraction for VLSI Interconnect Modeling.",
                    "Bounds for BEM Capacitance Extraction.",
                    "SPIE: Sparse Partial Inductance Extraction.",
                    "A Fast Method of Moments Solver for Efficient Parameter Extraction of MCMs.",
                    "Static Timing Analysis of Embedded Software.",
                    "A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors.",
                    "Predicting Timing Behavior in Architectural Design Exploration of Real-Time Embedded Systems.",
                    "Formal Verification of a Superscalar Execution Unit.",
                    "Formal Verification of Content Addressable Memories Using Symbolic Trajectory Evaluation.",
                    "Formal Verification of FIRE: A Case Study.",
                    "Interface-Based Design.",
                    "An Integrated Design Environment for Performance and Dependability Analysis.",
                    "A Dynamic Design Estimation and Exploration Environment.",
                    "Remembrance of Things Past: Locality and Memory in BDDs.",
                    "Linear Sifting of Decision Diagrams.",
                    "Safe BDD Minimization Using Don't Cares.",
                    "Timing Optimization for Multi-Source Nets: Characterization and Optimal Repeater Insertion.",
                    "Exact Required Time Analysis via False Path Detection.",
                    "Symbolic Timing Verification of Timing Diagrams using Presburger Formulas.",
                    "Code Generation for Core Processors.",
                    "Interface Timing Verification Drives System Design.",
                    "Memory-CPU Size Optimization for Embedded System Designs.",
                    "Methodology for Behavioral Synthesis-Based Algorithm-Level Design Space Exploration: DCT Case Study.",
                    "Formal Verification in a Commercial Setting.",
                    "Equivalence Checking Using Cuts and Heaps.",
                    "Efficient Methods for Simulating Highly Nonlinear Multi-Rate Circuits.",
                    "Rapid Frequency-Domain Analog Fault Simulation Under Parameter Tolerances.",
                    "SWITTEST: Automatic Switch-Level Fault Simulation and Test Evaluation of Switched-Capacitor Systems.",
                    "Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures.",
                    "System Level Fixed-Point Design Based on an Interpolative Approach.",
                    "ISDL: An Instruction Set Description Language for Retargetability.",
                    "Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign.",
                    "Education for the Deep Submicron Age: Business as Usual?",
                    "InfoPad - An Experiment in System Level Design and Integration.",
                    "Very Rapid Prototyping of Wearable Computers: A Case Study of Custom versus Off-the-Shelf Design Methodologies.",
                    "CAD at the Design-Manufacturing Interface.",
                    "CELLERITY: A Fully Automatic Layout Synthesis System for Standard Cell Libraries.",
                    "Developing a Concurrent Methodology for Standard-Cell Library Generation.",
                    "A Fast And Accurate Technique To Optimize Characterization Tables For Logic Synthesis.",
                    "Limited Exception Modeling and Its Use in Presynthesis Optimizations.",
                    "Potential-Driven Statistical Ordering of Transformations.",
                    "Synthesis of Application Specific Programmable Processors.",
                    "Symbolic Evaluation of Performance Models for Tradeoff Visualization.",
                    "Power Macromodeling for High Level Power Estimation.",
                    "Statistical Estimation of the Cumulative Distribution Function for Power Dissipation in VLSI Cirucits.",
                    "Statistical Estimation of Average Power Dissipation in Sequential Circuits.",
                    "Vector Generation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits.",
                    "Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis.",
                    "Dynamic Communication Models in Embedded System Co-Simulation.",
                    "Device-Circuit Optimization for Minimal Energy and Power Consumption in CMOS Random Logic Networks.",
                    "Transistor Sizing Issues and Tool For Multi-Threshold CMOS Technology.",
                    "Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT.",
                    "A Power Estimation Framework for Designing Low Power Portable Video Applications.",
                    "An Investigation of Power Delay Trade-Offs on PowerPC Circuits.",
                    "Power Management Techniques for Control-Flow Intensive Designs.",
                    "Low Energy Memory and Register Allocation Using Network Flow.",
                    "Power-conscious High Level Synthesis Using Loop Folding.",
                    "The Future of Custom Cell Generation in Physical Synthesis.",
                    "CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells.",
                    "An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design.",
                    "Technology Retargeting for IC Layout.",
                    "A Test Synthesis Approach to Reducing BALLAST DFT Overhead.",
                    "STARBIST: Scan Autocorrelated Random Pattern Generation.",
                    "A Hybrid Algorithm for Test Point Selection for Scan-Based BIST.",
                    "Design and Synthesis of Array Structured Telecommunication Processing Applications.",
                    "RASSP Virtual Prototyping of DSP Systems.",
                    "A Parallel/Serial Trade-Off Methodology for Look-Up Table Based Decoders.",
                    "High-Level Power Modeling, Estimation, and Optimization.",
                    "A Network Flow Approach for Hierarchical Tree Partitioning.",
                    "Multi-Way FPGA Partitioning by Fully Exploiting Design Hierarchy.",
                    "A Hierarchy-Driven FPGA Partitioning Method.",
                    "Multilevel Hypergraph Partitioning: Application in VLSI Domain.",
                    "Multilevel Circuit Partitioning.",
                    "Hierarchical Test Generation and Design for Testability of ASPPs and ASIPs.",
                    "Frequency-Domain Compatibility in Digital Filter BIST.",
                    "A Scheme for Integrated Controller-Datapath Fault Testing.",
                    "Executable Workflows: A Paradigm for Collaborative Design on the Internet.",
                    "Electronic Component Information Exchange (ECIX).",
                    "Modeling Design Tasks and Tools: The Link Between Product and Flow Model.",
                    "Hierarchical Sequence Compaction for Power Estimation.",
                    "Profile-Driven Program Synthesis for Evaluation of System Power Dissipation.",
                    "Analytical Estimation of Transition Activity From Word-Level Signal Statistics.",
                    "Wire Segmenting for Improved Buffer Insertion.",
                    "More Practical Bounded-Skew Clock Routing.",
                    "An Efficient Approach to Multi-Layer Layer Assignment with Application to Via Minimization.",
                    "Optimal Wire-Sizing Function with Fringing Capacitance Consideration.",
                    "Fault Simulation under the Multiple Observation Time Approach using Backward Implications.",
                    "ATPG for Heat Dissipation Minimization During Scan Testing.",
                    "Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits.",
                    "Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology.",
                    "Accurate and Efficient Macromodel of Submicron Digital Standard Cells.",
                    "Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design.",
                    "FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits.",
                    "Technology-Dependent Transformations for Low-Power Synthesis.",
                    "Low Power FPGA Design - A Re-engineering Approach.",
                    "Post-Layout Logic Restructuring for Performance Optimization.",
                    "Layout Driven Re-synthesis for Low Power Consumption LSIs.",
                    "Overview of Microelectromechanical Systems and Design Processes.",
                    "CAD and Foundries for Microsystems.",
                    "Structured Design of Microelectromechanical Systems.",
                    "Algorithms for Coupled Domain MEMS Simulation.",
                    "A Hardware/Software Partitioner Using a Dynamically Determined Granularity.",
                    "System-Level Synthesis of Low-Power Hard Real-Time Systems.",
                    "COSYN: Hardware-Software Co-Synthesis of Embedded Systems.",
                    "Data-Flow Assisted Behavioral Partitioning for Embedded Systems.",
                    "Hardware/Software Partitioning and Pipelining.",
                    "Chip Parasitic Extraction and Signal Integrity Verification (Extended Abstract).",
                    "Designing High Performance CMOS Microprocessors Using Full Custom Techniques.",
                    "Disjunctive Partitioning and Partial Iterative Squaring: An Effective Approach for Symbolic Traversal of Large Circuits.",
                    "An Efficient Assertion Checker for Combinational Properties.",
                    "Toward Formalizing a Validation Methodology Using Simulation Coverage.",
                    "Algorithms for Large-Scale Flat Placement.",
                    "Quadratic Placement Revisited.",
                    "Unification of Budgeting and Placement.",
                    "Cluster Refinement for Block Placement.",
                    "Computer-Aided Design of Free-Space Opto-Electronic Systems.",
                    "Hardware/Software Co-Simulation in a VHDL-Based Test Bench Approach.",
                    "Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor."
                ]
            }
        ]
    },
    {
        "year": "1996",
        "name": "33rd DAC 1996",
        "info": "Las Vegas, Nevada, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1996",
                "sub_name": "Proceedings of the 33st Conference on Design Automation, Las Vegas, Nevada, USA, Las Vegas Convention Center, June 3-7, 1996.",
                "count": 151,
                "papers": [
                    "Package and Interconnect Modeling of the HFA3624, a 2.4GHz RF to IF Converter.",
                    "HEAT: Hierarchical Energy Analysis Tool.",
                    "Opportunities and Obstacles in Low-Power System-Level CAD.",
                    "POSE: Power Optimization and Synthesis Environment.",
                    "Early Power Exploration - A World Wide Web Application.",
                    "Behavioral Synthesis.",
                    "A Register File and Scheduling Model for Application Specific Processor Synthesis.",
                    "Optimized Code Generation of Multiplication-free Linear Transforms.",
                    "Concurrent Analysis Techniques for Data Path Timing Optimization.",
                    "HDL Optimization Using Timed Decision Tables.",
                    "Efficient Partial Enumeration for Timing Analysis of Asynchronous Systems.",
                    "Verification of asynchronous circuits using Time Petri Net unfolding.",
                    "Methodology and Tools for State Encoding in Asynchronous Circuit Synthesis.",
                    "A Technique for Synthesizing Distributed Burst-mode Circuits.",
                    "Espresso-HF: A Heuristic Hazard-Free Minimizer for Two-Level Logic.",
                    "Synthesis for Hazard-free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes.",
                    "Partitioning of VLSI Circuits and Systems.",
                    "New Spectral Linear Placement and Clustering Approach.",
                    "Characterization and Parameterized Random Generation of Digital Circuits.",
                    "A Probability-Based Approach to VLSI Circuit Partitioning.",
                    "Verification of Electronic Systems.",
                    "Design Considerations and Tools for Low-voltage Digital System Design.",
                    "VAMP: A VHDL-Based Concept for Accurate Modeling and Post Layout Timing Simulation of Electronic Systems.",
                    "A Systematic Technique for Verifying Critical Path Delays in a 300MHz Alpha CPU Design Using Circuit Simulation.",
                    "High-Level Synthesis for Testability: A Survey and Perspective.",
                    "Introspection: A Low Overhead Binding Technique During Self-Diagnosing Microarchitecture Synthesis.",
                    "Lower Bounds on Test Resources for Scheduled Data Flow Graphs.",
                    "Symphony: A Simulation Backplane for Parallel Mixed-Mode Co-Simulation of VLSI Systems.",
                    "Oscillation Control in Logic Simulation using Dynamic Dominance Grahps.",
                    "Compact Vector Generation for Accurate Power Simulation.",
                    "Improving the Efficiency of Power Simulators by Input Vector Compaction.",
                    "Efficient Communication in a Design Environment.",
                    "A Description Language for Design Process Management.",
                    "Improved Tool and Data Selection in Task Management.",
                    "Application of a Markov Model to the Measurement, Simulation, and Diagnosis of an Iterative Design Process.",
                    "Tutorial: Design of a Logic Synthesis System.",
                    "On Solving Covering Problems.",
                    "A New Complete Diagnosis Patterns for Wiring Interconnects.",
                    "A Satisfiability-Based Test Generator for Path Delay Faults in Combinational Circuts.",
                    "On Static Compaction of Test Sequences for Synchronous Sequential Circuits.",
                    "An O(n) Algorithm for Transistor Stacking with Performance Constraints.",
                    "Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design.",
                    "RTL Emulation: The Next Leap in System Verification.",
                    "Equation-Based Behavioral Model Generation for Nonlinear Analog Circuits.",
                    "Multilevel Logic Synthesis for Arithmetic Functions.",
                    "Synthesis by Spectral Translation Using Boolean Decision Diagrams.",
                    "Delay Minimal Decomposition of Multiplexers in Technology Mapping.",
                    "Error Correction Based on Verification Techniques.",
                    "Layout Driven Selecting and Chaining of Partial Scan.",
                    "Test Point Insertion: Scan Paths through Combinational Logic.",
                    "Area Efficient Pipelined Pseudo-Exhaustive Testing with Retiming.",
                    "Stable and Efficient Reduction of Large, Multiport RC Networks by Pole Analysis via Congruence Transformations.",
                    "Homotopy Techniques for Obtaining a DC Solution of Large-Scale MOS Circuits.",
                    "Efficient AC and Noise Analysis of Two-Tone RF Circuits.",
                    "Synthesis Tools for Mixed-Signal ICs: Progress on Frontend and Backend Strategies.",
                    "Code Generation and Analysis for the Functional Verification of Microprocessors.",
                    "Innovative Verification Strategy Reduces Design Cycle Time for High-End Sparc Processor.",
                    "Hardware Emulation for Functional Verification of K5.",
                    "Functional Verification Methodology for the PowerPC 604 Microprocessor.",
                    "I'm Done Simulating: Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor.",
                    "Glitch Analysis and Reduction in Register Transfer Level.",
                    "An Effective Power Management Scheme for RTL Design Based on Multiple Clocks.",
                    "Power Optimization in Programmable Processors and ASIC Implementations of Linear Systems: Transformation-based Approach.",
                    "Scheduling Techniques to Enable Power Management.",
                    "Electromigration Reliability Enhancement via Bus Activity Distribution.",
                    "A Sparse Image Method for BEM Capacitance Extraction.",
                    "A Parallel Precorrected FFT Based Capacitance Extraction Program for Signal Integrity Analysis.",
                    "Multipole Accelerated Capacitance Calculation for Structures with Multiple Dielectrics with high Permittivity Ratios.",
                    "Fast Parameters Extraction of General Three-Dimension Interconnects Using Geometry Independent Measured Equation of Invariance.",
                    "Efficient Full-Wave Electromagnetic Analysis via Model-Order Reduction of Fast Integral Transforms.",
                    "Useful-Skew Clock Routing With Gate Sizing for Low Power Design.",
                    "Sizing of Clock Distribution Networks for High Performance CPU Chips.",
                    "New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing.",
                    "Constructing Lower and Upper Bounded Delay Routing Trees Using Linear Programming.",
                    "Fast Performance-Driven Optimization for Buffered Clock Trees Based on Lagrangian Relaxation.",
                    "How to Write Awk and Perl Scripts to Enable Your EDA Tools to Work Together.",
                    "The Automatic Generation of Functional Test Vectors for Rambus Designs.",
                    "Functional Verification Methodology of Chameleon Processor.",
                    "Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools.",
                    "Power Estimation of Cell-Based CMOS Circuits.",
                    "A New Hybrid Methodology for Power Estimation.",
                    "A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits.",
                    "Engineering Change in a Non-Deterministic FSM Setting.",
                    "Identifying Sequential Redundancies Without Search.",
                    "A Fast State Reduction Algorithm for Incompletely Specified Finite State Machines.",
                    "Symbolic Optimization of FSM Networks Based on Sequential ATPG Techniques.",
                    "Module Compaction in FPGA-based Regular Datapaths.",
                    "Network Partitioning into Tree Hierarchies.",
                    "Efficient Approximation Algorithms for Floorplan Area Minimization.",
                    "Optimal Wire-Sizing Formular Under the Elmore Delay Model.",
                    "VLSI Design and System Level Verification for the Mini-Disc.",
                    "Design Methodologies for consumer-use video signal processing LSIs.",
                    "Design Methodology for Analog High Frequency ICs.",
                    "Issues and Answers in CAD Tool Interoperability.",
                    "The Design of Mixed Hardware/Software Systems.",
                    "Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications.",
                    "A Hardware/Software Partitioning Algorithm for Designing Pipelined ASIPs with Least Gate Counts.",
                    "Analysis of RC Interconnections Under Ramp Input.",
                    "An AWE Technique for Fast Printed Circuit Board Delays.",
                    "RC-Interconnect Macromodels for Timing Simulation.",
                    "iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips.",
                    "Techniques for Verifying Superscalar Microprocessors.",
                    "A Scalable Formal Verification Methodology for Pipelined Microprocessors.",
                    "State Reduction Using Reversible Rules.",
                    "Formal Verification of Embedded Systems based on CFSM Networks.",
                    "Combined Control Flow Dominated and Data Flow Dominated High-Level Synthesis.",
                    "FADIC: Architectural Synthesis applied in IC Design.",
                    "Domain-Specific High-Level Modeling and Synthesis for ATM Switch Design Using VHDL.",
                    "Using Register-Transfer Paths in Code Generation for Heterogeneous Memory-Register Architectures.",
                    "Address Calculation for Retargetable Compilation and Exploration of Instruction-Set Architectures.",
                    "Analysis of Operation Delay and Execution Rate Constraints for Embedded Systems.",
                    "Efficient Software Performance Estimation Methods for Hardware/Software Codesign.",
                    "An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response.",
                    "Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time.",
                    "Optimal Clock Skew Scheduling Tolerant to Process Variations.",
                    "An Efficient Equivalence Checker for Combinational Circuits.",
                    "High Performance BDD Package By Exploiting Memory Hiercharchy.",
                    "Implementation of an Efficient Parallel BDD Package.",
                    "Word Level Model Checking - Avoiding the Pentium FDIV Error.",
                    "Formal Verification of PowerPC Arrays Using Symbolic Trajectory Evaluation.",
                    "RuleBase: An Industry-Oriented Formal Verification Tool.",
                    "Bit-Level Analysis of an SRT Divider Circuit.",
                    "Integrating Formal Verification Methods with A Conventional Project Design Flow.",
                    "A System Design Methodology for Software/Hardware Co-Development of Telecommunication Network Applications.",
                    "A Strategy for Real-Time Kernel Support in Application-Specific HW/SW Embedded Architectures.",
                    "Software Development in a Hardware Simulation Environment.",
                    "Compiled HW/SW Co-Simulation.",
                    "Stochastic Sequential Machine Synthesis Targeting Constrained Sequence Generation.",
                    "Energy Characterization based on Clustering.",
                    "Architectural Retiming: Pipelining Latency-Constrained Circuts.",
                    "Optimizing Systems for Effective Block-Processing: The k-Delay Problem.",
                    "Optimal Clock Period FPGA Technology Mapping for Sequential Circuits.",
                    "Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-based FPGA Design.",
                    "A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs.",
                    "New Algorithms for Gate Sizing: A Comparative Study.",
                    "Post-Layout Optimization for Deep Submicron Design.",
                    "Enhanced Network Flow Algorithm for Yield Optimization.",
                    "Hierarchical Electromigration Reliability Diagnosis for VLSI Interconnects.",
                    "Using Articulation Nodes to Improve the Efficiency of Finite-Element based Resistance Extraction.",
                    "Extracting Circuit Models for Large RC Interconnections that are Accurate up to a Predefined Signal Frequency.",
                    "VHDL & Verilog Compared & Contrasted - Plus Modeled Example Written in VHDL, Verilog and C.",
                    "VDHL Development System and Coding Standard.",
                    "An Exact Algorithm for Low Power Library-Specific Gate Re-Sizing.",
                    "Reducing Power Dissipation after Technology Mapping by Structural Transformations.",
                    "Desensitization for Power Reduction in Sequential Circuits.",
                    "Serial Fault Emulation.",
                    "Partial Scan Design Based on Circuit State Information.",
                    "Pseudorandom-Pattern Test Resistance in High-Performance DSP Datapaths.",
                    "Hot-Carrier Reliability Enhancement via Input Reordering and Transistor Sizing.",
                    "A Methodology for Concurrent Fabrication Process/Cell Library Optimization.",
                    "Computing Parametric Yield Adaptively Using Local Linear Models."
                ]
            }
        ]
    },
    {
        "year": "1995",
        "name": "32nd DAC 1995",
        "info": "San Francisco, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1995",
                "sub_name": "Proceedings of the 32st Conference on Design Automation, San Francisco, California, USA, Moscone Center, June 12-16, 1995.",
                "count": 122,
                "papers": [
                    "A Fast and Flexible Performance Simulator for Micro-Architecture Trade-off Analysis on UltraSPARC-I.",
                    "System Design Methodology of UltraSPARC-I.",
                    "UltraSPARC-I Emulation.",
                    "CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc.",
                    "Computing the Maximum Power Cycles of a Sequential Circuit.",
                    "Register Allocation and Binding for Low Power.",
                    "Memory Segmentation to Exploit Sleep Mode Operation.",
                    "Power-Profiler: Optimizing ASICs Power Consumption at the Behavioral Level.",
                    "Boolean Matching for Incompletely Specified Functions.",
                    "Functional Multiple-Output Decomposition: Theory and an Implicit Algorithm.",
                    "A Method for Finding Good Ashenhurst Decompositions and Its Application to FPGA Synthesis.",
                    "Lambda Set Selection in Roth-Karp Decomposition for LUT-Based FPGA Technology Mapping.",
                    "Minimizing the Routing Cost During Logic Extraction.",
                    "Requirements-Based Design Evaluation.",
                    "Incorporating Design Schedule Management into a Flow Management System.",
                    "Generating ECAD Framework Code from Abstract Models.",
                    "Tool Integration and Construction Using Generated Graph-Based Design Representations.",
                    "Scheduling Using Behavioral Templates.",
                    "Rephasing: A Transformation Technique for the Manipulation of Timing Constraints.",
                    "Optimal ILP-Based Approach for Throughput Optimization Using Simultaneous Algorithm/Architecture Matching and Retiming.",
                    "Fast Identification of Robust Dependent Path Delay Faults.",
                    "On Synthesis-for-Testability of Combinational Logic Circuits.",
                    "Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits Using Compact Lists.",
                    "Parallel Logic Simulation of VLSI Systems.",
                    "Asynchronous, Distributed Event Driven Simulation Algorithm for Execution of VHDL on Parallel Processors.",
                    "A General Method for Compiling Event-Driven Simulations.",
                    "A Transformation-Based Approach for Storage Optimization.",
                    "Register Minimization beyond Sharing among Variables.",
                    "Constrained Register Allocation in Bus Architectures.",
                    "On Test Set Preservation of Retimed Circuits.",
                    "Combining Deterministic and Genetic Approaches for Sequential Circuit Test Generation.",
                    "Partial Scan with Pre-selected Scan Signals.",
                    "Spectral Partitioning: The More Eigenvectors, The Better.",
                    "Multi-way Partitioning for Minimum Delay for Look-Up Table Based FPGAs.",
                    "Performance-Driven Partitioning Using a Replication Graph Approach.",
                    "Timing Driven Placement for Large Standard Cell Circuits.",
                    "Quantified Suboptimality of VLSI Layout Heuristics.",
                    "Concurrent Design Methodology and Configuration Management of the SIEMENS EWSD - CCS7E Processor System Simulation.",
                    "Digital Receiver Design Using VHDL Generation from Data Flow Graphs.",
                    "Logic Verification Methodology for PowerPC Microprocessors.",
                    "A Survey of Optimization Techniques Targeting Low Power VLSI Circuits.",
                    "Logic Extraction and Factorization for Low Power.",
                    "Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool.",
                    "The Aurora RAM Compiler.",
                    "Automatic Layout Synthesis of Leaf Cells.",
                    "Delayed Frontal Solution for Finite-Element Based Resistance Extraction.",
                    "Test Program Generation for Functional Verification of PowerPC Processors in IBM.",
                    "Behavioral Synthesis Methodology for HDL-Based Specification and Validation.",
                    "Design-Flow and Synthesis for ASICs: A Case Study.",
                    "Model Checking in Industrial Hardware Design.",
                    "DELAY: An Efficient Tool for Retiming with Realistic Delay Modeling.",
                    "A Fresh Look at Retiming Via Clock Skew Optimization.",
                    "The Validity of Retiming Sequential Circuits.",
                    "Retiming Synchronous Circuitry with Imprecise Delays.",
                    "A Fast State Assignment Procedure for Large FSMs.",
                    "Software Accelerated Functional Fault Simulation for Data-Path Architectures.",
                    "Symbolic Fault Simulation for Sequential Circuits and the Multiple Observation Time Test Strategy.",
                    "Accurate and Efficient Fault Simulation of Realistic CMOS Network Breaks.",
                    "Analysis of Switch-Level Faults by Symbolic Simulation.",
                    "Transmission Line Synthesis.",
                    "The Elmore Delay as a Bound for RC Trees with Generalized Input Signals.",
                    "Delay Analysis of the Distributed RC Line.",
                    "Efficient Reduced-Order Modeling of Frequency-Dependent Coupling Inductances Associated with 3-D Interconnect Structures.",
                    "Performance Driven Global Routing and Wiring Rule Generation for High Speed PCBs and MCMs.",
                    "Symbolic Modeling and Evaluation of Data Paths.",
                    "Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead.",
                    "Deriving Efficient Area and Delay Estimates by Modeling Layout Tools.",
                    "Efficient OBDD-Based Boolean Manipulation in CAD beyond Current Limits.",
                    "Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis Environment.",
                    "Advanced Verification Techniques Based on Learning.",
                    "Efficient Generation of Counterexamples and Witnesses in Symbolic Model Checking.",
                    "DARWIN: CMOS Opamp Synthesis by Means of a Genetic Algorithm.",
                    "Mixed-Signal Switching Noise Analysis Using Voronoi-Tessellated Substrate Macromodels.",
                    "Direct Performance-Driven Placement of Mismatch-Sensitive Analog Circuits.",
                    "System-Level Design for Test of Fully Differential Analog Circuits.",
                    "Performance Analysis of Embedded Software Using Implicit Path Enumeration.",
                    "Interval Scheduling: Fine-Grained Code Scheduling for Embedded Systems.",
                    "Interfacing Incompatible Protocols Using Interface Process Generation.",
                    "Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm.",
                    "Efficient Steady-State Analysis Based on Matrix-Free Krylov-Subspace Methods.",
                    "Transient Simulations of Three-Dimensional Integrated Circuit Interconnect Using a Mixed Surface-Volume Approach.",
                    "Buffer Insertion and Sizing Under Process Variations for Low Power Clock Distribution.",
                    "Power Optimal Buffered Clock Tree Design.",
                    "Power Distribution Topology Design.",
                    "On the Bounded-Skew Clock and Steiner Routing Problems.",
                    "Benchmarking An Interdisciplinary Concurrent Design Methodology for Electronic/Mechanical Systems.",
                    "A Methodology for HW-SW Codesign in ATM.",
                    "Accelerating Concurrent Hardware Design with Behavioural Modelling and System Simulation.",
                    "Verification of Arithmetic Circuits with Binary Moment Diagrams.",
                    "Residue BDD and Its Application to the Verification of Arithmetic Circuits.",
                    "Equivalence Checking of Datapaths Based on Canonical Arithmetic Expressions.",
                    "On Optimal Board-Level Routing for FPGA-Based Logic Emulation.",
                    "A Performance and Routability Driven Router for FPGAs Considering Path Delays.",
                    "New Performance-Driven FPGA Routing Algorithms.",
                    "Orthogonal Greedy Coupling - A New Optimization Approach to 2-D FPGA Routing.",
                    "Effects of FPGA Architecture on FPGA Routing.",
                    "The Case for Design Using the World Wide Web.",
                    "Synthesis of Software Programs for Embedded Control Applications.",
                    "Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores.",
                    "Code Optimization Techniques for Embedded DSP Microprocessors.",
                    "Retargetable Self-Test Program Generation Using Constraint Logic Programming.",
                    "Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits.",
                    "Accurate Estimation of Combinational Circuit Activity.",
                    "Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuits.",
                    "Efficient Power Estimation for Highly Correlated Input Streams.",
                    "Power Estimation in Sequential Circuits.",
                    "New Ideas for Solving Covering Problems.",
                    "Logic Synthesis for Engineering Change.",
                    "A Partitioning-Based Logic Optimization Method for Large Scale Circuits with Boolean Matrix.",
                    "Multi-Level Logic Minimization Based on Multi-Signal Implications.",
                    "An Efficient Algorithm for Local Don't Care Sets Calculation.",
                    "Logic Clause Analysis for Delay Optimization.",
                    "Productivity Issues in High-Level Design: Are Tools Solving the Real Problems?",
                    "Information Models of VHDL.",
                    "Measures of Syntactic Complexity for Modeling Behavioral VHDL.",
                    "Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization.",
                    "An Algorithm for Incremental Timing Analysis.",
                    "An Assigned Probability Technique to Derive Realistic Worst-Case Timing Models of Digital Standard Cells.",
                    "Automatic Clock Abstraction from Sequential Circuits.",
                    "Hierarchical Optimization of Asynchronous Circuits.",
                    "Externally Hazard-Free Implementations of Asynchronous Circuits.",
                    "A Design and Validation System for Asynchronous Circuits."
                ]
            }
        ]
    },
    {
        "year": "1994",
        "name": "31st DAC 1994",
        "info": "San Diego, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1994",
                "sub_name": "Proceedings of the 31st Conference on Design Automation, San Diego, California, USA, June 6-10, 1994.",
                "count": 135,
                "papers": [
                    "Software Scheduling in the Co-Synthesis of Reactive Real-Time Systems.",
                    "Synthesis of Instruction Sets for Pipelined Microprocessors.",
                    "A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits.",
                    "Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs.",
                    "ASTRX/OBLX: Tools for Rapid Synthesis of High-Performance Analog Circuits.",
                    "Simultaneous Placement and Module Optimization of Analog IC's.",
                    "Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits.",
                    "Management Issues in Eda.",
                    "Executive Perspective and Vision of the Future of EDA (Panel).",
                    "A Communicating Petri Net Model for the Design of Concurrent Asynchronous Modules.",
                    "Basic Gate Implementation of Speed-Independent Circuits.",
                    "A Modular Partitioning Approach for Asynchronous Circuit Synthesis.",
                    "Performance Analysis Based on Timing Simulation.",
                    "Implicit Computation of Minimum-Cost Feedback-Vertex Sets for Partial Scan and Other Applications.",
                    "An Exact Algorithm for Selecting Partial Scan Flip-Flops.",
                    "Resynthesis and Retiming for Optimum Partial Scan.",
                    "Clock Grouping: A Low Cost DFT Methodology for Delay Testing.",
                    "Exact Minimum Cycle Times for Finite State Machines.",
                    "Interface Timing Verification with Application to Synthesis.",
                    "Automated Multi-Cycle Symbolic Timing Verification of Microprocessor-Based Designs.",
                    "The Minimization and Decomposition of Interface State Machines.",
                    "Statistical Delay Modeling in Logic Design and Synthesis.",
                    "Partnering with EDA Vendors: Tips, Techniques, and the Role of Standards.",
                    "Cost of Silicon Viewed from VLSI Design Perspective.",
                    "Memory Estimation for High Level Synthesis.",
                    "Minimization of Memory Traffic in High-Level Synthesis.",
                    "Sequencer-Based Data Path Synthesis of Regular Iterative Algorithms.",
                    "Intellectual Property Protection in the EDA Industry.",
                    "Software Patents and Their Potential Impact on the EDA Community (Panel).",
                    "Switch Bound Allocation for Maximizing Routability in Timing-Driven Routing of FPGAs.",
                    "Routing in a New 2-Dimensional FPGA/FPIC Routing Architecture.",
                    "A Global Router Optimizing Timing and Area for High-Speed Bipolar LSI's.",
                    "A Unified Approach to Multilayer Over-the-Cell Routing.",
                    "PESDA and Design Abstraction: How High is Up? (Panel).",
                    "Efficient Substitution of Multiple Constant Multiplications by Shifts and Additions Using Iterative Pairwise Matching.",
                    "Clock Period Optimization During Resource Sharing and Assignment.",
                    "Optimizing Resource Utilization and Testability Using Hot Potato Techniques.",
                    "Microarchitectural Synthesis of VLSI Designs with High Test Concurrency.",
                    "Rectification of Multiple Logic Design Errors in Multiple Output Circuits.",
                    "Error Diagnosis for Transistor-Level Verification.",
                    "Heuristic Minimization of BDDs Using Don't Cares.",
                    "Clock Skew Minimization During FPGA Placement.",
                    "Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect.",
                    "Circuit Partitioning for Huge Logic Emulation Systems.",
                    "Experience with Image Compression Chip Design using Unified System Construction Tools.",
                    "The Use of CAD Frameworks in a CIM Environment.",
                    "Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1.",
                    "Probabilistic Analysis of Large Finite State Machines.",
                    "New Techniques for Efficient Verification with Implicitly Conjoined BDDs.",
                    "BDD Variable Ordering for Interacting Finite State Machines.",
                    "Auxiliary Variables for Extending Symbolic Traversal Techniques to Data Paths.",
                    "Microprocessor Testing: Which Technique is Best? (Panel).",
                    "Placement and Routing for a Field Programmable Multi-Chip Module.",
                    "Performance-Driven Simultaneous Place and Route for Row-Based FPGAs.",
                    "Layout Driven Logic Synthesis for FPGAs.",
                    "Fitting Formal Methods into the Design Cycle.",
                    "Panel: Complex System Verification: The Challenge Ahead.",
                    "A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays.",
                    "A Methodology and Algorithms for Post-Placement Delay Optimization.",
                    "Technology Mapping Using Fuzzy Logic.",
                    "Boolean Matching Using Generalized Reed-Muller Forms.",
                    "Extraction of a High-level structural Representation from Circuit Descriptions with Applications to DFT/BIST.",
                    "DFBT: A Design-for-Testability Method Based on Balance Testing.",
                    "Design-for-Testability for Path Delay Faults in Large Combinatorial Circuits Using Test-Points.",
                    "Generation of High Quality Non-Robust Tests for Path Delay Faults.",
                    "On Testing Wave Pipelined Circuits.",
                    "An Efficient Zero-Skew Routing Algorithm.",
                    "Rectilinear Steiner Trees with Minimum Elmore Delay.",
                    "RC Interconnect Optimization Under the Elmore Delay Model.",
                    "Minimal Delay Interconnect Design Using Alphabetic Trees.",
                    "Algorithmic Aspects of Three Dimensional MCM Routing.",
                    "Routing for Manufacturability.",
                    "Technology Summit - A View from the Top (Panel).",
                    "Optimum Functional Decomposition Using Encoding.",
                    "Efficient Representation and Manipulation of Switching Functions Based on Ordered Kronecker Functional Decision Diagrams.",
                    "Calculation of Unate Cube Set Algebra Using Zero-Suppressed BDDs.",
                    "Performance Optimization Using Exact Sensitization.",
                    "Random Generation of Test Instances for Logic Optimizers.",
                    "Hardware-Software Co-Design and ESDA.",
                    "Manifestations of Heterogeneity in Hardware/Software Co-Design.",
                    "Hardware/Software Co-Simulation.",
                    "A System for Incremental Synthesis to Gate-Level and Reoptimization Following RTL Design Changes.",
                    "Lessons in Language Design: Cost/Benefit analysis of VHDL Features.",
                    "HSIS: A BDD-Based Environment for Formal Verification.",
                    "Rapid Prototyping of ASIC Based Systems.",
                    "Structured Design Methodology for High-Level Design.",
                    "Design Methodology Management Using Graph Grammars.",
                    "Incorporating Speculative Execution in Exact Control-Dependent Scheduling.",
                    "Loop Pipelining for Scheduling Multi-Dimensional Systems via Rotation.",
                    "Performance Analysis and Optimization of Schedules for Conditional and Loop-Intensive Specifications.",
                    "Chain Closure: A Problem in Molecular CAD.",
                    "DA Algorithms in Non-EDA Applications: How Universal Are Our Techniques? (Panel).",
                    "On Improving Fault Diagnosis for Synchronous Sequential Circuits.",
                    "VFSIM: Vectorized Fault Simulator Using a Reduction Technique Excluding Temporarily Unobservable Faults.",
                    "An Efficient Path Delay Fault Coverage Estimator.",
                    "Path Hashing to Accelerate Delay Fault Simulation.",
                    "The AT&T 5ESS Hardware Design Environment: A Large System's Hardware design Process.",
                    "MIST - A Design Aid for Programmable Pipelined Processors.",
                    "Automatic Synthesis of Pipeline Structures with Variable Data Initiation Intervals.",
                    "Global Scheduling for High-Level Synthesis Applications.",
                    "Protocol Generation for Communication Channels.",
                    "Area-Efficient Fault Detection During Self-Recovering Microarchitecture Synthesis.",
                    "The Attributed-Behavior Abstraction and Synthesis Tools.",
                    "Design Reuse: Fact or Fiction? (Panel).",
                    "Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model.",
                    "MONSTR: A Complete Thermal Simulator of Electronic Systems.",
                    "A Gate-Delay Model for high-Speed CMOS Circuits.",
                    "Transient Sensitivity Computation of MOSFET Circuits Using Iterated Timing Analysis and Selective-Tracing Waveform Eelaxation.",
                    "The Design of High-Performance Microprocessors at Digital.",
                    "Hitachi-PA/50, SH Series Microcontroller.",
                    "Low Power CMOS Design Strategies.",
                    "Formally Verifying a Microprocessor Using a Simulation Methodology.",
                    "Automatic Verification of Pipelined Microprocessors.",
                    "A Time Abstraction Method for Efficient Verification of Communicating Systems.",
                    "On the Computation of the Set of Reachable States of Hybrid Models.",
                    "Efficient Simulation of Lossy and Dispersive Transmission Lines.",
                    "A New Time-Domain Macromodel for Transient Simulation of Uniform/Nonuniform Multiconductor Transmission-Line Interconnections.",
                    "An Efficient Approach to Transmission Line Simulation Using Measured or Tabulated S-parameter Data.",
                    "OTTER: Optimal Termination of Transmission Lines Excluding Radiation.",
                    "Partitioning Very Large Circuits Using Analytical Placement Techniques.",
                    "Multi-Way Partitioning Via Spacefilling curves and Dynamic Programming.",
                    "Data Flow Partitioning for Clock Period and Latency Minimization.",
                    "A Fast and Stable Hybrid Genetic Algorithm for the Ratio-Cut Partitioning Problem on Hypergraphs.",
                    "Acyclic Multi-Way Partitioning of Boolean Networks.",
                    "Design Automation Tools for FPGA Design (Panel).",
                    "Permissible Observability Relations in FSM Networks.",
                    "A Fully Implicit Algorithm for Exact State Minimization.",
                    "Boolean Matching of Sequential Elements.",
                    "Sequential Circuit Test Generation in a Genetic Algorithm Framework.",
                    "Dynamic Search-Space Pruning Techniques in Path Sensitization.",
                    "Functional Test Generation for FSMs by Fault Extraction.",
                    "ProperHITEC: A Portable, Parallel, Object-Oriented Approach to Sequential Test Generation.",
                    "Modeling of Intermediate Node States in switch-Level Networks.",
                    "Statistical Estimation of the Switching Activity in Digital Circuits.",
                    "Improving the Accuracy of Circuit Activity Measurement."
                ]
            }
        ]
    },
    {
        "year": "1993",
        "name": "30th DAC 1993",
        "info": "Dallas, Texas, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1993",
                "sub_name": "Proceedings of the 30th Design Automation Conference. Dallas, Texas, USA, June 14-18, 1993.",
                "count": 141,
                "papers": [
                    "An Efficient Critical Race-Free State Assignment Technique for Asynchronous Finite State Machines.",
                    "Elimination of Dynamic hazards by Factoring.",
                    "Optimized State Assignment of single fault Tolerant FSMs Based on SEC Codes.",
                    "Minimal Shift Counters and Frequency Division.",
                    "Algorithms for Approximate FSM Traversal.",
                    "SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm.",
                    "Resistance Extraction using a Routing Algorithm.",
                    "HV/VH Trees: A New Spatial Data Structure for Fast Region Queries.",
                    "Increasing Design Quality and Engineering Productivity through Design Reuse.",
                    "Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping.",
                    "Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs.",
                    "Technology Decomposition and Mapping Targeting Low Power Dissipation.",
                    "Technology Mapping for Lower Power.",
                    "INCREDYBLE-TG: INCREmental DYnamic test generation based on LEarning.",
                    "Automatic Functional Test Generation Using the Extended Finite State Machine Model.",
                    "Speed up of Behavioral A.T.P.G. using a Heuristic Criterion.",
                    "A State Traversal Algorithm Using a State Covariance Matrix.",
                    "Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits.",
                    "Sequential Circuit Test Generation on a Distributed System.",
                    "VIPER: An Efficient Vigorously Sensitizable Path Extractor.",
                    "A Polynomial-Time Heuristic Approach to Approximate a Solution to the False Path Problem.",
                    "A Verification Technique for Gated Clock.",
                    "Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions.",
                    "Timing Optimization By Gate Resizing And Critical Path Identification.",
                    "What is the Next Big Productivity Boost for Designers? (Panel Abstract).",
                    "Improved Methods for Worst-Case Analysis and Optimization Incorporating Operating Tolerances.",
                    "A New Optimizer for Performance Optimization of Analog Integrated Circuits.",
                    "Performance-Constrained Worst-Case Variability Minimization of VLSI Circuits.",
                    "Analog System Verification in the Presence of Parasitics Using Behavioral Simulation.",
                    "Logic Emulation: A Niche or a Future Standard for Design Verification? (Panel Abstract).",
                    "Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization.",
                    "Performance Oriented Rectilinear Steiner Trees.",
                    "Performance-Driven Steiner Tree Algorithm for Global Routing.",
                    "High-Performance Routing Trees With Identified Critical Sinks.",
                    "The Sea-of-Wires Array Aynthesis System.",
                    "Experiences in Functional Validation of a High Level Synthesis System.",
                    "An Efficient Method of Partitioning Circuits for Multiple-FPGA Implementation..",
                    "Performance Directed Technology Mapping for Look-Up Table Based FPGAs.",
                    "On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping.",
                    "MIM: Logic Module Independent Technology Mapping for Design and Evaluation of Antifuse-based FPGAs.",
                    "Sequential Synthesis for Table Look Up Programmable Gate Arrays.",
                    "Routability-Driven Fanout Optimization.",
                    "Non-Scan Design-for-Testability Techniques for Sequential Circuits.",
                    "An Efficient Partitioning Strategy for Pseudo-Exhaustive Testing.",
                    "Partial Scan with Retiming.",
                    "A Cost-Based Approach to Partial Scan.",
                    "On Computing the Transitive Closure of a State Transition Relation.",
                    "Reducing BDD Size by Exploiting Functional Dependencies.",
                    "Zero-Suppressed BDDs for Set Manipulation in Combinatorial Problems.",
                    "Information Modelling of EDIF.",
                    "Life Expectancy of Standards (Panel Abstract).",
                    "A Layout Estimation Algorithm for RTL Datapaths.",
                    "Behavioral Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments.",
                    "Utilization of Multiport Memories in Data Path Synthesis.",
                    "Architectural Synthesis of Performance-Driven Multipliers with Accumulator Interleaving.",
                    "Embedded Systems and Hardware-Software Co-Design: Panacea or Pandora's Box? (Panel Abstract).",
                    "Optimal Clustering for Delay Minimization.",
                    "Cost Minimization of Partitions into Multiple Devices.",
                    "Iterative Wirability and Performance Improvement for FPGAs.",
                    "On Routability Prediction for Field-Programmable Gate Arrays.",
                    "The Clinton/Gore Technology Policies.",
                    "High-Level Synthesis of Scalable Architectures for IIR Filters using Multichip Modules.",
                    "An Architectural Transformation Program for Optimization of Digital Systems by Multi-Level Decomposition.",
                    "InSyn: Integrated Scheduling for DSP Applications.",
                    "Estimating Architectural Resources and Performance for High-Level Synthesis Applications.",
                    "Performance Enhancement of CMOS VLSI Circuits by Transistor Reordering.",
                    "Evaluation of Parts by Mixed-Level DC-Connected Components in Logic Simulation.",
                    "Comparative Design Validation Based on Event Pattern Mappings.",
                    "Improved Techniques for Probabilistic Simulation Including Signal Correlation Effects.",
                    "Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits.",
                    "MSTC: A Method for Identifying Overconstraints during Hierarchical Compaction.",
                    "Cell-Based Hierarchical Pitchmatching Compaction Using Minimal LP.",
                    "Optimal Graph Constraint Reduction for Symbolic Layout Compaction.",
                    "A Compaction Method for Full Chip VLSI Layouts.",
                    "High-Level Transformations for Minimizing Syntactic Variances.",
                    "An Approach for Redesigning in Data Path Synthesis.",
                    "High-Level Symbolic Construction Technique for High Performance Sequential Synthesis.",
                    "High-Level Synthesis of Fault-Secure Microarchitectures.",
                    "Towards Optimal System-Level Design.",
                    "NEST: A Non-Enumerative Test Generation Method for Path Delay Faults in Combinational Circuits.",
                    "Delay Fault Coverage and Performance Tradeoffs.",
                    "Design for Testability for Path Delay faults in Sequential Circuits.",
                    "Bridge Fault simulation strategies for CMOS integrated Circuits.",
                    "Minimum Length Synchronizing Sequences of Finite State Machine.",
                    "Linking BDD-Based Symbolic Evaluation to Interactive Theorem-Proving.",
                    "A Unified Approach to Language Containment and Fair CTL Model Checking.",
                    "Are EDA Platform Preferences About to Shift? (Panel Abstract).",
                    "Sequential Circuit Delay optimization Using Global Path Delays.",
                    "Resynthesis of Multi-Phase Pipelines.",
                    "TIM: A Timing Package for Two-Phase, Level-Clocked Circuitry.",
                    "Diagnosis and Correction of Logic Design Errors in Digital Circuits.",
                    "DRAFTS: Discretized Analog Circuit Fault Simulator.",
                    "Fast Hierarchical Multi-Level Fault Simulation of Sequential Circuits with Switch-Level Accuracy.",
                    "An Algorithm for Diagnosing Two-Line Bridging Faults in Combinational Circuits.",
                    "A Bounded 2D Contour Searching Algorithm for Floorplan Design with Arbitrarily Shaped Rectilinear and Soft Modules.",
                    "Prime: A Timing-Driven Placement Tool using A Piecewise Linear Resistive Network Approach.",
                    "A Nuffer Distribution Algorithm for High-Speed Clock Routing.",
                    "Cooperative Approach to a Practical Analog LSI Layout System.",
                    "Selective Pseudo Scan: Combinational ATPG with Reduced Scan in a Full Custom RISC Microprocessor.",
                    "ABLE: AMD Backplane for Layout Engines.",
                    "Practical Statistical Design of Complex Integrated Circuit Products.",
                    "Rotation Scheduling: A Loop Pipelining Algorithm.",
                    "Critical Path Minimization Using Retiming and Algebraic Speed-Up.",
                    "A Tree-Based Scheduling Algorithm for Control-Dominated Circuits.",
                    "Synthesis of Pipelined Instruction Set Processors.",
                    "Military to Commercial Conversion: Is it Necessary, Is it Practical, Is it Possible? (Panel Abstract).",
                    "An Efficient Multilayer MCM Router Based on Four-Via Routing.",
                    "An Efficient Timing-Driven Global Routing Algorithm.",
                    "A Negative Reinforcement Method for PGA Routing.",
                    "Performance-Driven Interconnect Design Based on Distributed RC Delay Model.",
                    "A Clustering-Based Optimization Algorithm in Zero-Skew Routings.",
                    "Multi-vendor Tool Integration Experiences (Panel Abstract).",
                    "Espresso-Signature: A New Exact Minimizer for Logic Functions.",
                    "A New Viewpoint on Two-Level Logic Minimization.",
                    "Optimization of Combinational Logic Circuits Based on Compatible Gates.",
                    "Optimization and Resynthesis of Complex Data-Paths.",
                    "BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis.",
                    "Design Management Using Dynamically Defined Flows.",
                    "Active Documentation: A New Interface for VLSI Design.",
                    "Performance Specification Using Attributed Grammars.",
                    "An Information Model of Time.",
                    "A Cross-Debugging Method for Hardware/Software Co-design Environments.",
                    "FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program.",
                    "High-Speed Interconnect Modeling and High-Accuracy Simulation Using SPICE and Finite Element Methods.",
                    "Fast Approximation of the Transient Response of Lossy Transmision Line Trees.",
                    "Analysis and Reliable Design of ECL Circuits with Distributed RLC Interconnections.",
                    "Frequency Domain Microwave Modeling Using Retarded Partial Element Equivalent Circuits.",
                    "The State of CAD and VLSI in Russia.",
                    "The State of VHDL in Russia.",
                    "The State of Simulation in Russia.",
                    "The State of EDA in Russian Universities.",
                    "An Efficient Non-Quasi-Static Diode Model for Circuit Simulation.",
                    "S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function.",
                    "Addressing High-Speed Interconnect Issues in Asymptotic Waveform Evaluation.",
                    "Incremental Event-Driven Simulation of Digital FET Circuits.",
                    "Where in the World Should CAD Software be Made? (Panel Abstract).",
                    "Geometric Embeddings for Faster and Better Multi-Way Netlist Partitioning.",
                    "Spectral K-Way Ratio-Cut Partitioning and Clustering.",
                    "A Parallel Bottom-Up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design.",
                    "Quadratic Boolean Programming for Performance-Driven System Partitioning.",
                    "The Key to EDA Results: Component & Library Management (Panel Abstract)."
                ]
            }
        ]
    },
    {
        "year": "1992",
        "name": "29th DAC 1992",
        "info": "Anaheim, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1992",
                "sub_name": "Proceedings of the 29th Design Automation Conference, Anaheim, California, USA, June 8-12, 1992.",
                "count": 140,
                "papers": [
                    "Maximum Current Estimation in CMOS Circuits.",
                    "Incremental Circuit Simulation Using Waveform Relaxation.",
                    "Parallel Waveform Relaxation of Circuits with Global Feedback Loops.",
                    "On the Over-Specification Problem in Sequential ATPG Algorithms.",
                    "Freeze!: A New Approach for Testing Sequential Circuits.",
                    "SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits.",
                    "Fast Exact and Quasi-Minimal Minimization of Highly Testable Fixed-Polarity AND/XOR Canonical Networks.",
                    "Implicit and Incremental Computation of Primes and Essential Primes of Boolean Functions.",
                    "Symbolic Prime Generation for Multiple-Valued Functions.",
                    "FPGA Design Principles (A Tutorial).",
                    "Net Partitions Yield Better Module Partitions.",
                    "Performance-Driven System Partitioning on Multi-Chip Modules.",
                    "A Wire Length Estimation Technique Utilizing Neighborhood Density Equations.",
                    "A Graph Theoretic Technique to Speed up Floorplan Area Optimization.",
                    "Canonical Embedding of Rectangular Duals with Applications to VLSI Floorplanning.",
                    "Simulating Lossy Interconnect with High Frequency Nonidealities in Linear Time.",
                    "Transient Simulation of Lossy Interconnect.",
                    "AWESpice: A General Tool for the Accurate and Efficient Simulation of Interconnect Problems.",
                    "A Boundary-Element Approach to Transient simulation of Three-Dimensional Integrated Circuit Interconnect.",
                    "Move Frame Scheduling and Mixed Scheduling-Allocation for the Automated Synthesis of Digital Systems.",
                    "Representing Conditional Branches for High-Level Synthesis Applications.",
                    "Global Scheduling Independent of Control Dependencies Based on Condition Vectors.",
                    "Optimal Scheduling and Allocation of Embedded VLSI Chips.",
                    "Optimal Allocation and Binding in High-Level Synthesis.",
                    "Time Constrained Allocation and Assignment Techniques for High Throughput Signal Processing.",
                    "Is Technology-Independent Design Really Practical? (Panel Abstract).",
                    "An Engineering Environment for Hardware/Software Co-Simulation.",
                    "High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers.",
                    "APT: An Area-Performance-Testability Driven Placement Algorithm.",
                    "A Performance Driven Macro-Cell Placement Algorithm.",
                    "Fuzzy Logic Approach to Placement Problem.",
                    "Delay Fault Test Generation for Scan/Hold Circuits Using Boolean Expressions.",
                    "Delay Fault Models and Test Generation for Random Logic Sequential Circuits.",
                    "Equivalence of Robust Delay-Fault and Single Stuck-Fault Test Generation.",
                    "At-Speed Delay Testing of Synchronous Sequential Circuits.",
                    "The Princeton University Behavioral Synthesis System.",
                    "High-Level Synthesis from VHDL with Exact Timing Constraints.",
                    "Synthesis from Production-Based Specifications.",
                    "Which ASIC Technology Will Dominate the 1990's (Panel Abstract).",
                    "Generalized Moment-Matching Methods for Transient Analysis of Interconnect Networks.",
                    "On the Stability of Moment-Matching Approximations in Asymptotic Waveform Evaluation.",
                    "AWEsymbolic: Compiled Analysis of Linear(ized) Circuits using Asymptotic Waveform Evaluation.",
                    "Specification Partitioning for System Design.",
                    "Synthesis and Simulation of Digital Systems Containing Interacting Hardware and Software Components.",
                    "High-Level Synthesis with Pin Constraints for Multiple-Chip Designs.",
                    "Partitioning by Regularity Extraction.",
                    "A Path-Oriented Approach for Reducing Hazards in Asynchronous Designs.",
                    "Circuit Structure Relations to Redundancy and Delay: The KMS Algorithm Revisited.",
                    "Circuit Enhancement by Eliminating Long False Paths.",
                    "Estimation of Average Switching Activity in Combinational and Sequential Circuits.",
                    "Why Data Models Will Become the Fastest Growing Segment of the EDA Market (Panel Abstract).",
                    "Hierarchical Test Generation under Intensive Global Functional Constraints.",
                    "A Methodology to Reduce the Computational Cost of Behavioral Test Pattern Generation.",
                    "Automatic Test Knowledge Extraction from VHDL (ATKET).",
                    "Data Path Allocation using an Extended Binding Model.",
                    "ISIS: A System for Performance Driven Resource Sharing.",
                    "Functional Synthesis Using Area and Delay Optimization.",
                    "Why it doesn't work for CAD (Panel Abstract).",
                    "Directions to Watch in Design Technology (Tutorial Abstract).",
                    "Hcompare: A Hierarchical Netlist Comparison Program.",
                    "An Interpreter for General Netlist Design Rule Checking.",
                    "Hierarchical Pitchmatching Compaction Using Minimum Design.",
                    "Process Independent Constraint Graph Compaction.",
                    "A New Hierarchical Layout Compactor Using Simplified Graph Models.",
                    "On Efficient Concurrent Fault Simulation for Synchronous Sequential Circuits.",
                    "Concurrent Fault Simulation of Logic Gates and Memory Blocks on Message Passing Multicomputers.",
                    "HOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits.",
                    "On the Distribution of Fault Coverage and Test length in Random Testing of Combinational Circuits.",
                    "Exact Evaluation of Diagnostic Test Resolution.",
                    "Algorithms for Current Monitor Based Diagnosis of Bridging and Leakage Faults.",
                    "A Novel Approach to Delay-Fault Diagnosis.",
                    "TEMPT: Technology Mapping for the Exploration of FPGA Architectures with Hard-Wired Connections.",
                    "Area and Delay Mapping for Table-Look-Up Based Field Programmable Gate Arrays.",
                    "Characterization of Boolean Functions for Rapid Matching in FPGA Technology Mapping.",
                    "An Improved Synthesis Algorithm for Multiplexor-Based PGA's.",
                    "Acquiring and Maintaining State-of-the-Art DA Systems.",
                    "Analyzing Cycle Stealing on Synchronous Circuits with Level-Sensitive Latches.",
                    "Computing Optimal Clock Schedules.",
                    "On the Temporal Equivalence of Sequential Circuits.",
                    "An Approach to Symbolic Timing Verification.",
                    "Validating Discrete Event Simulations Using Event Pattern Mappings.",
                    "Two New Techniques for Compiled Multi-Delay Logic Simulation.",
                    "Zero Delay versus Positive Delay in an Incremental Switch-Level Simulator.",
                    "Performance Evaluation of an Event-Driven Logic Simulation Machine.",
                    "HLSIM - A New Hierarchical Logic Simulator and Netlist Converter.",
                    "Coalgebraic Division for Multilevel Logic Synthesis.",
                    "Efficient Sum-to-One Subsets Algorithm for Logic Optimization.",
                    "Optimization of Primitive Gate Networks Using Multiple Output Two-Level Minimization.",
                    "Test-Set Preserving Logic Transformations.",
                    "Design and Integration Services (Panel Abstract).",
                    "Challenges and Advances in Electrical Interconnect Analysis.",
                    "Tools to Aid in Wiring Rule Generation for High Speed Interconnects.",
                    "IPDA: Interconnect Performance Design Assistant.",
                    "On the Circuit Implementation Problem.",
                    "BDDMAP: A Technology Mapper Based on a New Covering Algorithm.",
                    "LATTIS: An Iterative Speedup Heuristic for Mapped Logic.",
                    "A Near Optimal Algorithm for Technology Mapping Minimizing Area under Delay Constraints.",
                    "Why is Today's CAD Inadequate for Designing Tomorrow's Computers (Panel Abstract).",
                    "Design Process Management for CAD Frameworks.",
                    "Automated Design Decision Support System.",
                    "Application-Driven Design Automation for Microprocessor Design.",
                    "Zero Skew Clock Net Routing.",
                    "Power and Ground Network Topology Optimization for Cell Based VLSIs.",
                    "FARM: An Efficient Feed-Through Pin Assignment Algorithm.",
                    "Iterative and Adaptive Slack Allocation for Performance-Driven Layout and FPGA Routing.",
                    "The Role of Long and Short Paths in Circuit Performance Optimization.",
                    "Certified Timing Verification and the Transition Delay of a Logic Circuit.",
                    "Recurrence Equations and the Optimization of Synchronous Logic Circuits.",
                    "Finite State Machine Synthesis with Fault Tolerant Test Function.",
                    "Solving the State Assignment Problem for Signal Transition Graphs.",
                    "State Assignment Using Input/Output Functions.",
                    "Frameworks - User's Perspective (Panel Abstract).",
                    "A New Efficient Approach to Multilayer Channel Routing Problem.",
                    "A Multi-Layer Channel Router with New Style of Over-the-Cell Routing.",
                    "New Models for Four- and Five-Layer Channel Routing.",
                    "A Pin Permutation Algorithm for Improving Over-the-Cell Channel Routing.",
                    "Over-the-Cell Channel Routing for High Performance Circuits.",
                    "Over-the-Cell Routers for New Cell Model.",
                    "Edge-Valued Binary Decision Diagrams for Multi-Level Hierarchical Verification.",
                    "A New Model for Improving symbolic Product Machine Traversal.",
                    "Exact Calculation of Synchronization Sequences Based on Binary Decision Diagrams.",
                    "Functional Approaches to Generating Orderings for Efficient Symbolic Representations.",
                    "Inductive Verification of Iterative Systems.",
                    "The Automatic Generation of Bus-Interface Models.",
                    "Superpipelined Control and Data Path Synthesis.",
                    "Distributed Design-Space Exploration for High-Level Synthesis Systems.",
                    "An Efficient algorithm for Microword Length Minimization.",
                    "Control Optimization in High-Level Synthesis Using Behavioral Don't Cares.",
                    "Transformation-Based High-Level Synthesis of Fault-Tolerant ASICs.",
                    "The Electronic Design Interchange Format EDIF: Present and Future.",
                    "CAD Framework Initiative - A User Perspective.",
                    "An Efficient Routing Algorithm for SOG Cell Generation on a Dense Gate-Isolated Layout Style.",
                    "Routing Considerations in Symbolic Layout Synthesis.",
                    "Experiments with a Performance Driven Module Generator.",
                    "Plane Parallel a Maze Router and Its Application to FPGAs.",
                    "A Mixed-Integer Nonlinear Programming Approach to Analog Circuit Synthesis.",
                    "An Integrated Approach to Realistic Worst-Case Design Optimization of MOS Analog Circuits.",
                    "Multipole-Accelerated 3-D Capacitance Extraction Algorithms for Structures with Conformal Dielectrics.",
                    "The State of EDA Standards (Panel Abstract).",
                    "Manufacturing Interface (Panel Abstract)."
                ]
            }
        ]
    },
    {
        "year": "1991",
        "name": "28th DAC 1991",
        "info": "San Francisco, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1991",
                "sub_name": "Proceedings of the 28th Design Automation Conference, San Francisco, California, USA, June 17-21, 1991.",
                "count": 147,
                "papers": [
                    "Simultaneous Scheduling and Allocation for Cost Constrained Optimal Architectural Synthesis.",
                    "Synthesis of Application-Specific Multiprocessor Architectures.",
                    "Constraint improvements for MILP-based hardware synthesis.",
                    "ILLIADS: A New Fast MOS Timing Simulator Using Direct Equation-Solving Approach.",
                    "ADAPTS: A Digital Transient Simulation Strategy for Integrated Circuits.",
                    "Efficient Simulation of Bipolar Digital ICs.",
                    "Global Stratgies for Electronic Design (Panel Abstract).",
                    "Topological Routing in SURF: Generating a Rubber-Band sketch.",
                    "Routability of a Rubber-Band Sketch.",
                    "Novel Routing Schemes for IC Layout, Part I: Two-Layer Channel Routing.",
                    "A New Hypergraph Based Rip-Up and Reroute Strategy.",
                    "Constrained via Minimization with Practical Considerations for Multi-Layer VLSI/PCB Routing Problems.",
                    "Logic Synthesis for Efficient Pseudoexhaustive Testability.",
                    "Correlation-Reduced Scan-path Design To Improve Delay Fault Coverage.",
                    "Robust Delay-Fault Test Generation and Synthesis for Testability Under A Standard Scan Design Methodology.",
                    "The Interdependence Between Delay-Optimization of Synthesized Networks and Testing.",
                    "A Technology Mapping Method Based On Perfect And Semi-Perfect Matchings.",
                    "Layout Driven Technology Mapping.",
                    "An ECL Logic Synthesis System.",
                    "Timing Optimization on Mapped Circuits.",
                    "Design Automation in the Soviet Union: History and Status (Abstract).",
                    "Implementing the Vision: Electronic Design in the 1990's (Panel Abstract).",
                    "Channel Density Reduction by Routing Over The Cells.",
                    "New Algorithm for Over-the-Cell Channel Routing Using Vacant Terminals.",
                    "Routing the 3-D Chip.",
                    "Algorithms for Fast, Memory Efficient Switch-Level Fault Simulation.",
                    "A System for Fault Diagnosis and Simulation of VHDL Descriptions.",
                    "Sequential Circuit Fault Simulation by Fault Information Tracing Algorithm: FIT.",
                    "Parallel Test Generation for Sequential Circuits on General-Purpose Multiprocessors.",
                    "Creator: General and Efficient Multilevel Concurrent Fault Simulation.",
                    "On Removing Redundancy in Sequential Circuits.",
                    "A Framework for Satisfying Input and Output Encoding Constraints.",
                    "A Unified Approach to Input-Output Encoding for FSM State Assignment.",
                    "FSM Decomposition Revisited: Algebraic Structure Theory Applied to MCNC Benchmark FSMs.",
                    "Intellectual Property (Panel Abstract).",
                    "A CAD System for the Design of Field Programmable Gate Arrays.",
                    "Basic Concepts of Timing-oriented Design Automation for High-performance Mainframe Computers.",
                    "SIDECAR: Design Support for Reliability.",
                    "Automatic Generation of Compiled Simulations through Program Specialization.",
                    "Accelerating Switch-Level Simulation by Function Caching.",
                    "Utilizing Logic Information in Multi-Level Timing Simulation.",
                    "Mapping Switch-Level Simulation onto Gate-Level Hardware Accelerators.",
                    "Breaking the Barrier of Parallel Simulation of Digital Systems.",
                    "Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs.",
                    "Technology Mapping for Electrically Programmable Gate Arrays.",
                    "Xmap: A Technology Mapper for Table-Lookup Field-Programmable Gate Arrays.",
                    "Amap: A Technology Mapper for Selector-Based Field-Programmable Gate Arrays.",
                    "A Heuristic Method for FPGA Technology Mapping Based on the Edge Visibility.",
                    "What is Design for Manufacturability (DFM)? (Panel Abstract).",
                    "Timing- and Constraint-Oriented Placement for Interconnected LSIs in Mainframe Design.",
                    "Object Oriented Lisp Implementation of the CHEOPS VLSI Floor Planning and Routing System.",
                    "Benchmarks for Layout Synthesis - Evolution and Current Status.",
                    "A Design for Testability Scheme with Applications to Data Path Synthesis.",
                    "Enhanced Controllability for IDDQ Test Sets Using Partial Scan.",
                    "ATPG Based on a Novel Grid-Addressable Latch Element.",
                    "Graph Partitioning for Concurrent Test Scheduling in VLSI Circuit.",
                    "Delay Test Effectiveness Evaluation of LSSD-Based VLSI Vogic Circuits.",
                    "Automatic Synthesis of Asynchronous Circuits.",
                    "Algorithms for Synthesis of Hazard-Free Asynchronous Circuits.",
                    "Synthesis of Multiple-Input Change Asynchronous Finite state Machines.",
                    "Framework Standards: How Important are They? (Panel Abstract).",
                    "A Global Router Using An Efficient Approximate Multicommodity Multiterminal Flow Algorithm.",
                    "High-Performance Clock Routing Based on Recursive Geometric Aatching.",
                    "On Minimizing the Number of L-Shaped Channels.",
                    "A General Multi-Layer Area Router.",
                    "On Achieving a Complete Fault Coverage for Sequential Machines Using the Transition Fault Model.",
                    "Generation of Correlated Random Patterns for the Complete Testing of Synthesized Multi-level Circuits.",
                    "A Transitive Closure Based Algorithm for Test Generation.",
                    "A Synthesis-Based Test Generation and Compaction Algorithm for Multifaults.",
                    "Control Optimization Based on Resynchronization of Operations.",
                    "A Unified Approach for the Synthesis of Self-Testable Finite State Machines.",
                    "A Data Path Synthesis Method for Self-Testable Designs.",
                    "Automated Micro-Roll-back Self-Recovery Synthesis.",
                    "Proof-Aided Design of Verified Hardware.",
                    "Formal Hardware Verification by Symbolic Ternary Trajectory Evaluation.",
                    "Representing Circuits More Efficiently in Symbolic Model Checking.",
                    "Using BDDs to Verify Multipliers.",
                    "Breadth-First Manipulation of SBDD of Boolean Functions for Vector Processing.",
                    "Heuristics to Compute Variable Orderings for Efficient Manipulation of Ordered Binary Decision Diagrams.",
                    "A General Purpose Multiple Way Partitioning Algorithm.",
                    "Analytical Placement: A Linear or a Quadratic Objective Function?",
                    "Branch-and-Bound Placement for Building Block Layout.",
                    "A Probabilistic Testability Measure for Delay Faults.",
                    "Testability of Asynchronous Timed Control Circuits with Delay Assumptions.",
                    "A Branching Process Model for Observability Analysis of Combinational Circuits.",
                    "A Resynthesis Approach for Network Optimization.",
                    "Logic Optimization of MOS Networks.",
                    "Logic Minimization using Two-column Rectangle Replacement.",
                    "Are Formal Methods in Design for Real? (Panel Abstract).",
                    "Flexible Transistor Matrix (FTM).",
                    "An Efficient Layout Style for 2-Metal CMOS Leaf Cells And Their Automatic Generation.",
                    "Exact Width and Height Minimization of CMOS Cells.",
                    "Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time.",
                    "Generation of Performance Sensitivities for Analog Cell Layout.",
                    "A Constraint Based Approach to Automatic Design of Analog Cells.",
                    "A Layout Improvement Method Based on Constraint Propagation for Analog LSI's.",
                    "CHOP: A Constraint-Driven System-Level Partitioner.",
                    "Industrial Extensions to University High Level Synthesis Tools: Making It Work in the Real World.",
                    "Bridging High-Level Synthesis to RTL Technology Libraries.",
                    "The Effects of Physical Design Characteristics on the Area-Performance Tradeoff Curve.",
                    "An Efficient Parallel Critical Path Algorithm.",
                    "Incremental Techniques for the Identification of Statically Sensitizable Critical Paths.",
                    "Critical Path Selection for Performance Optimization.",
                    "Timing Verification on a 1.2M-Device Full-Custom CMOS Design.",
                    "RICE: Rapid Interconnect Circuit Evaluator.",
                    "A New Nonlinear Driver Model for Interconnect Analysis.",
                    "Propagation Delay Calculation for Interconnection Nets on Printed Circuit Boards by Reflected Waves.",
                    "Linking TCAD to EDA - Benefits and Issues.",
                    "A Semiconductor Wafer Representation Database and Its Use in the PREDITOR Process Editor and Statistical Simulator.",
                    "GOALSERVER: A Multiobjective Design Optimization Tool for IC Fabrication Process.",
                    "Data-Path Synthesis Using Path Analysis.",
                    "Cathedral-III: Architecture-Driven High-level Synthesis for High Throughput DSP Applications.",
                    "Datapath Scheduling for Two-Level Pipelining.",
                    "Relevant Issues in High-Level Connectivity Synthesis.",
                    "Testability Solutions: Who Really Wants Them? (Panel Abstract).",
                    "The Role of Timing Verification in Layout Synthesis.",
                    "An Analytic Net Weighting Approach for Performance Optimization in Circuit Placement.",
                    "A Fast Physical Constraint Generator for Timing Driven Layout.",
                    "Dynamic Prediction of Critical Paths and Nets for Constructive Timing-Driven Placement.",
                    "An Algorithm for Performance-Driven Initial Placement of Small-Cell ICs.",
                    "Placement for Clock Period Minimization With Multiple Wave Propagation.",
                    "Transition Density, A Stochastic Measure of Activity in Digital Circuits.",
                    "Probabilistic CTSS: Analysis of Timing Error Probability in Asynchronous Logic Circuits.",
                    "OEsim: A Simulator for Timing Behavior.",
                    "CLOVER: A Timing Constraints Verification System.",
                    "3D Scheduling: High-Level Synthesis with Floorplanning.",
                    "Bottom Up Synthesis Based on Fuzzy Schedules.",
                    "Fast and Near Optimal Scheduling in Automatic Data Path Aynthesis.",
                    "Empirical Evaluation of Some High-Level Synthesis Scheduling Heuristics.",
                    "Sizing Synchronization Queues: A Case Study in Higher Level Synthesis.",
                    "The MCC CAD Framework Methodology Management System.",
                    "A Configuration Management System in a Data Management Framework.",
                    "Design Version Management in the GARDEN Framework.",
                    "Design Flow Management in the NELSIS CAD Framework.",
                    "REX - A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis.",
                    "A New Approach to Hierarchical Adaptation Using Sequence-Control Based on Cell Interactions.",
                    "A Two-Dimensional Topological Compactor With Octagonal Geometry.",
                    "VLSI Layout Compaction Using Radix Priority Search Trees.",
                    "On Minimal Closure Constraint Generation for Symbolic Cell Assembly.",
                    "Efficient Transient Simulation of Lossy Interconnect.",
                    "A Transmission Line Simulator for GaAs Integrated Circuits.",
                    "Modeling and Simulation of High-Frequency Integrated Circuits Based on Scattering Parameters.",
                    "Minimizing the Number of Delay Buffers in the Synchronization of Pipelined Systems.",
                    "Scheduling for Functional Pipelining and Loop Winding.",
                    "Incremental Tree Height Reduction for High Level Synthesis.",
                    "Redundant Operator Creation: A Scheduling Optimization Technique.",
                    "Will the Field-Programmable Gata Array Replace the Mask-Programmable Gate Array? (Panel Abstract)."
                ]
            }
        ]
    },
    {
        "year": "1990",
        "name": "27th DAC 1990",
        "info": "Orlando, Florida, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1990",
                "sub_name": "Proceedings of the 27th ACM/IEEE Design Automation Conference. Orlando, Florida, USA, June 24-28, 1990.",
                "count": 132,
                "papers": [
                    "The VHDL Validation Suite.",
                    "NES: The Behavioral Model for the Formal Semantics of a Hardware Design Language UDL/I.",
                    "An Intermediate Representation for Behavioral Synthesis.",
                    "Optimization by Simulated Evolution with Applications to Standard Cell Placement.",
                    "Stochastic Evolution: a Fast Effective Heuristic for Some Generic Layout Problems.",
                    "Integrated Placement for Mixed Macro Cell and Standard Cell Designs.",
                    "A New Simultaneous Circuit Partitioning and Chip Placement Approach Based on Simulated Annealing.",
                    "Efficient Implementation of a BDD Package.",
                    "Sequential Circuit Verification Using Symbolic Model Checking.",
                    "Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean function Manipulation.",
                    "Women in the Microelectronics Industry (Panel Abstract).",
                    "Relative Scheduling Under Timing Constraints.",
                    "Optimum and Heuristic Data Path Scheduling Under Resource Constraints.",
                    "The Combination of Scheduling, Allocation, and Mapping in a Single Algorithm.",
                    "A Linear Program Driven Scheduling and Allocation Method Followed by an Interconnect Optimization Algorithm.",
                    "Timing Driven Placement Using Complete Path Delays.",
                    "An Adaptive Timing-Driven Layout for High Speed VLSI.",
                    "A New Min-Cut Placement Algorithm for Timing Assurance Layout Design Meeting Net Length Constraint.",
                    "Performance-Driven Constructive Placement.",
                    "MHERTZ: A New Optimization Algorithm for Floorplanning and Global Routing.",
                    "Analysis and Design of Latch-Controlled Synchronous Digital Circuits.",
                    "Timing Verification Using HDTV.",
                    "Timing Analysis in Precharge/Unate Networks.",
                    "Coded Time-Symbolic Simulation Using Shared Binary Decision Diagram.",
                    "Design Management Based on Design Traces.",
                    "Meta Data Management in the NELSIS CAD Framework.",
                    "An Intelligent Component Database for Behavioral Synthesis.",
                    "Design Data Management in a CAD Framework Environment.",
                    "Memory, Control and Communications Synthesis for Scheduled Algorithms.",
                    "A Generalized Interconnect Model for Data Path Synthesis.",
                    "Automatic Operator Configuration in the Synthesis of Pipelined Architectures.",
                    "An Optimal Algorithm for Floorplan Area Optimization.",
                    "An Analytical Approach to Floorplan Design and Optimization.",
                    "Pad Placement and Ring Routing for Custom Chip Layout.",
                    "Comparing Structurally Different Views of a VLSI Design.",
                    "Verification of Interacting Sequential Circuits.",
                    "Distributed Computing Environment for Design Automation in the 90's (Panel Abstract).",
                    "Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits.",
                    "Is Redundancy Necessary to Reduce Delay.",
                    "Test Function Specification in Synthesis.",
                    "Layout Synthesis of MOS Digital Cells.",
                    "A Practical Online Design Rule Checking System.",
                    "Design and Performance Evaluation of New Massively Parallel VLSI Mask Verification Algorithms in JIGSAW.",
                    "Circuit Extraction on a Message-Based Multiprocessor.",
                    "SKILL: A CAD System Extension Language.",
                    "BREL - a Prolog Knowledge-based System Shell for VLSI CAD.",
                    "Design Methodology Management - a CAD Framework Initiative Perspective.",
                    "Boolean Resubstitution with Permissible Functions and Binary Decision Diagrams.",
                    "Reduced Offsets for Two-Level Multi-Valued Logic Minimization.",
                    "The Use of Observability and External Don't Cares for the Simplification of Multi-Level Networks.",
                    "An Entropy Measure for the Complexity of Multi-Output Boolean Functions.",
                    "A Data Path Layout Assembler for High Performance DSP Circuits.",
                    "Global Routing Considerations in a Cell Synthesis System.",
                    "Benchmarks for Cell Synthesis.",
                    "New Algorithm for Overlapping Cell Treatment in Hierarchical CAD Data/Electron Beam Exposure Data Conversion.",
                    "Design of Repairable and Fully Diagnosable Folded PLAs for Yield Enhancement.",
                    "NASFLOW, a Simulation Tool for Silicon Technology Development.",
                    "Testing Strategies for the 1990's (Panel Abstract).",
                    "Timing Optimization for Multi-Level Combinational Networks.",
                    "Logic Optimization Algorithm by Linear Programming Approach.",
                    "Delay and Area Optimization in Standard-Cell Design.",
                    "Algorithms for Library-Specific Sizing of Combinational Logic.",
                    "A Heuristic Algorithm for the Fanout Problem.",
                    "A Depth-Decreasing Heuristic for Combinational Logic: Or How To Convert a Ripple-Carry Adder Into A Carry-Lookahead Adder Or Anything in-between.",
                    "Multilevel Synthesis Minimizing the Routing Factor.",
                    "Layout Compaction with Attractive and Repulsive Constraints.",
                    "A Hierarchy Preserving Hierarchical Compactor.",
                    "An O(n1.5logn) 1-d Compaction Algorithm.",
                    "Datapath Generator Based on Gate-Level Symbolic Layout.",
                    "Parallel Circuit Simulation Using Hierarchical Relaxation.",
                    "PARASPICE: A Parallel Circuit Simulator for Shared-Memory Multiprocessors.",
                    "Waveform Moment Methods for Improved Interconnection Analysis.",
                    "System Simulation of Printed Circuit Boards Including Packages and Connectors.",
                    "A Framework for Industrial Layout Generators.",
                    "Organized C: A Unified Method of Handling Data in CAD Algorithms and Databases.",
                    "An Object-Oriented VHDL Design Environment.",
                    "An Object-Oriented Kernel for an Integrated Design and Process Planning System.",
                    "Percolation Based Synthesis.",
                    "Synthesis Using Path-Based scheduling: algorithms and Exercises.",
                    "Global Hardware Synthesis from Behavioral Dataflow Descriptions.",
                    "A Transistor Reordering Technique for Gate Matrix Layout.",
                    "PALACE: A Kayout Generator for SCVS Logic Blocks.",
                    "LiB: A Cell Layout Generator.",
                    "Techniques for Unit-Delay Compiled Simulation.",
                    "Distributed and Parallel Demand Driven Logic Simulation.",
                    "LECSIM: A Levelized Event Driven Compiled Logic Simulation.",
                    "Standards, Openness and Design Environments in Electronic Design Automation (Panel Abstract).",
                    "Data Path Allocation Based on Bipartite Weighted Matching.",
                    "A Global, Dynamic Register Allocation and Binding for a Data Path Synthesis System.",
                    "Data Path Tradeoffs Using MABAL.",
                    "Symbolic Simulation - Techniques and Applications.",
                    "An Efficient Delay Test Generation System for Combinational Logic Circuits.",
                    "Automatic Incorporation of On-Chip Testability Circuits.",
                    "Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator.",
                    "Integration of Hardware and Software in Embedded Systems Design (Panel Abstract).",
                    "Architecture Synthesis of High-Performance Application-Specific Processors.",
                    "High-Level Synthesis: Technology Transfer to Industry.",
                    "ASSURE: Automated Design for Dependability.",
                    "Constraint Generation for Routing Analog Circuits.",
                    "Segmented Channel Routing.",
                    "Clock Routing for High-Performance ICs.",
                    "Sequential Test Generation at the Register-Transfer and Logic Levels.",
                    "Behavioral Fault Simulation in VHDL.",
                    "Speed Up of Test Generation Using High-Level Primitives.",
                    "Impact and Evaluation of Competing Implementation Media for ASIC's (Panel Abstract).",
                    "A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines.",
                    "Corolla Based Circuit Partitioning and Resynthesis.",
                    "Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays.",
                    "Logic Synthesis for Programmable Gate Arrays.",
                    "A Gridless Router for Industrial Design Rules.",
                    "Layout Optimization by Pattern Modification.",
                    "A Channel/Switchbox Definition Algorithm for Building-Block Layout.",
                    "New Placement and Global Routing Algorithms for Standard Cell Layouts.",
                    "A Hardware Implementation of Gridless Routing Based on Content Addressable Memory.",
                    "PHIGURE: A Parallel Hierarchical Global Router.",
                    "Automatic Test Generation Using Quadratic 0-1 Programming.",
                    "SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits.",
                    "EST: The New Frontier in Automatic Test-Pattern Generation.",
                    "The Influences of Fault Type and Topology on Fault Model Performance and the Implications to Test and Testable Design.",
                    "Object Databases in Electronic Design: Implementation Experiences (Panel Abstract).",
                    "Abstract Data Types and High-Level Synthesis.",
                    "Failure Recovery in the MICON System.",
                    "The FSM Network Model for Behavioral Synthesis of Control-Dominated Machines.",
                    "MISER: An Integrated Three Layer Gridless Channel Router and Compactor.",
                    "A Multi-Layer Router Utilizing Over-Cell Areas.",
                    "General Models and Algorithms for Over-the-Cell Routing in Standard Cell Design.",
                    "A Parallel Pattern Mixed-Level Fault Simulator.",
                    "Extension of the Critical Path Tracing Algorithm.",
                    "BIST PLAs, Pass or Fail - A Case Study.",
                    "A Variable Observation Time Method for Testing Delay Faults.",
                    "A Fault Analysis Method for Synchronous Sequential Circuits.",
                    "On Synthesizing and Identifying Stuck-Open Testable CMOS Combinational Circuits (extended abstract)."
                ]
            }
        ]
    },
    {
        "year": "1989",
        "name": "26th DAC 1989",
        "info": "Las Vegas, Nevada, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1989",
                "sub_name": "Proceedings of the 26th ACM/IEEE Design Automation Conference, Las Vegas, Nevada, USA, June 25-29, 1989.",
                "count": 157,
                "papers": [
                    "Scheduling and Binding Algorithms for High-Level Synthesis.",
                    "A Scheduling and Resource Allocation Algorithm for Hierarchical Signal Flow Graphs.",
                    "Efficient Sparse Matrix Factorization for Circuit Simulation on Vector Supercomputers.",
                    "A Framework for Scheduling Multi-Rate Circuit Simulation.",
                    "Feedback Loops and Large Subcircuits in the Multiprocessor Implementation of a Relaxation Based Circuit Simulator.",
                    "Template Style Considerations for Sea-of-Gates Layout Generation.",
                    "Gate Matrix Layout Synthesis with Two-Dimensional Folding.",
                    "Transistor Size Optimization in the Tailor Layout System.",
                    "VLSI Design Language Standardization Effort in Japan.",
                    "Experience with ADAM Synthesis System.",
                    "Architectural Partitioning for System Level Design.",
                    "Integrated Scheduling and Binding: A Synthesis Approach for Design Space Exploration.",
                    "Automatic Production of Controller Specifications from Control and Timing Behavioral Descriptions.",
                    "Characterization of Parallelism and Deadlocks in Distributed Digital Logic Simulation.",
                    "Scheduling High-Level Blocks for Functional Simulation.",
                    "Massively Parallel Switch-Level Simulation: A Feasibility Study.",
                    "Data Parallel Simulation Using Time-Warp on the Connection Machine.",
                    "LASSIE: Structure to Layout for Behavioral Synthesis Tools.",
                    "Multi-Stack Optimization for Data-Path Chip (Microprocessor) Layout.",
                    "Performance optimized floor planning by graph planarization.",
                    "ORCA a Sea-of-Gates Place and Route System.",
                    "The Social Implications of Computerization: Making the Technology Humane.",
                    "The MICON System for Computer Design.",
                    "GABRIEL: A Design Environment for Programmable DSPs.",
                    "Automatic Synthesis of Microprogrammed Control Units from Behavioral Descriptions.",
                    "On Global Wire Ordering for Macro-Cell Routing.",
                    "A New Approach to the Rectilinear Steiner Tree Problem.",
                    "A New Heuristic for Single Row Routing Problems.",
                    "IRSIM: An Incremental MOS Switch-Level Simulator.",
                    "Automatic Generation of Behavioral Models from Switch-Level Descriptions.",
                    "Locating Functional Errors in Logic Circuits.",
                    "CASE Environments for Design Automation.",
                    "An Object Oriented Approach to CAD Tool Control within a Design Framework.",
                    "DeBuMA: Description, Building and Management of Applications.",
                    "Experience with D-BUS Architecture for a Design Automation Framework.",
                    "Multi-Level Logic Synthesis Using Communication Complexity.",
                    "Efficient Prime Factorization of Logic Expressions.",
                    "New Methods in the Analysis of Logic Minimization Data and Algorithms.",
                    "The Layout Synthesizer: An Automatic Netlist-to-Layout System.",
                    "GENAC: An Automatic Cell Synthesis Tool.",
                    "A Module Generator for Optimized CMOS Buffers.",
                    "Use of Change Coordination in an Information-rich Design Environment.",
                    "Database Support for Evolving Design Objects.",
                    "Protection and Versioning for OCT.",
                    "Approaches to Multi-level Sequential Logic Synthesis.",
                    "Multi-level Logic Simplification Using Don't Cares and Filters.",
                    "Automatic Synthesis of Boolean Equations Using Programmable Array Logic.",
                    "An Efficient Two-Dimensional Layout Compaction Algorithm.",
                    "Technology Tracking of Non Manhattan VLSI Layout.",
                    "Automatic Tub Region Generation for Symbolic Layout Compaction.",
                    "Three Competing Design Methodologies for ASIC's: Architectual Synthesis, Logic Synthesis, Logic Synthesis and Module Generation.",
                    "General Decomposition of Sequential Machines: Relationships to State Assignment.",
                    "State Assignment Using a New Embedding Method Based on an Intersecting Cube Theory.",
                    "NOVA: State Assignment of Finite State Machines for Optimal Two-level Logic Implementations.",
                    "Horizontal Partitioning of PLA-based Finite State Machines.",
                    "A Parallel Branch and Bound Algorithm for Test Generation.",
                    "Test Generation of Stuck-open Faults Using Stuck-at Test Sets in CMOS Combinational Circuits.",
                    "A Deterministic Approach to Adjacency Testing for Delay Faults.",
                    "Parallel Pattern Fault Simulation of Path Delay Faults.",
                    "Path-Delay Constrained Floorplanning: A Mathematical Programming Approach for Initial Placement.",
                    "Performance-driven Placement of Cell Based IC's.",
                    "An Analytic Optimization Technique for Placement of Macro-Cells.",
                    "An Investigation into Statistical Properties of Partitioning and Floorplanning Problems.",
                    "Multi Chip Modules.",
                    "Automatic Layout of Silicon-on-Silicon Hybrid Packages.",
                    "Solutions to the Module Orientation and Rotation Problems by Neural Computation Networks.",
                    "A Neural Network Design for Circuit Partitioning.",
                    "A Study of the Applicability of Hopfield Decision Neural Nets to VLSI CAD.",
                    "Test Pattern Generation for Sequential MOS Circuits by Symbolic Fault Simulation.",
                    "Differential Fault Simulation - a Fast Method Using Minimal Memory.",
                    "An Automatic Test Generation Algorithm for Hardware Description Languages.",
                    "VVDS: A Verification/Diagnosis System for VHDL.",
                    "Verification of Hardware Descriptions by Retargetable Code Generation.",
                    "GRASP: A Grammar-based Schematic Parser.",
                    "Design for Manufacturability and Yield.",
                    "MIOS: A Flexible System for PCB Manufacturing.",
                    "FACE Core Environment: The Model and Its Application in CAE/CAD Tool Development.",
                    "An Approach to Intelligent Assistance for the Specification of ASIC Design Using Objects and Rules.",
                    "Representation and Use of Design Rules within a Technology Adaptable CAD System.",
                    "Computing Signal Delay in General RC Networks by Tree/Link Partitioning.",
                    "Worst-case Delay Estimation of Transistor Groups.",
                    "Time-Symbolic Simulation for Accurate Timing Verification of Asynchronous Behavior of Logic Circuits.",
                    "An O(nlogm) Algorithm for VLSI Design Rule Checking.",
                    "The Use of Inverse Layout Trees for Hierarchical Design Rule Checking.",
                    "Electrical Debugging of Synchronous MOS VLSI Circuits Exploiting Analysis of the Intended Logic Behaviour.",
                    "MULTES/IS: An Effective and Reliable Test Generation System for Partial Scan and Non-Scan Synchronous Circuits.",
                    "A Coordinated Approach to Partitioning and Test Pattern Generation for Pseudoexhaustive Testing.",
                    "A Scheme for Overlaying Concurrent Testing of VLSI Circuits.",
                    "ACE: A Hierarchical Graphical Interface for Architectual Synthesis.",
                    "ELF: A Tool for Automatic Synthesis of Custom Physical CAD Software.",
                    "High-Level Graphical User Interface Management in the FACE Synthesis Environment.",
                    "On the General False Path Problem in Timing Analysis.",
                    "Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network.",
                    "Static Timing Analysis of Dynamically Sensitizable Paths.",
                    "Average Interconnection Length and Interconnection Distribution Based on Rent's Rule.",
                    "Efficient Final Placement Based on Nets-as-Points.",
                    "PIAF: A Knowledge-based/Algorithm Top-Down Floorplanning System.",
                    "Efficient Floorplan Area Optimization.",
                    "A Parallel Row-based Algorithm for Standard Cell Placement with Integrated Error Control.",
                    "A Note on Clustering Modules for Floorplanning.",
                    "An Interactive Tool for Register-level Structure Optimization.",
                    "A Technology-adaptive Allocation of Functional Units and Connections.",
                    "VHDL Synthesis Using Structured Modeling.",
                    "Capturing Designer Expertise the CGEN System.",
                    "Evaluation of a Reconfigurable Architecture for Digital Beamforming Using the OODRA Workbench.",
                    "An ASIC Methodology for Mixed Analog-Digital Simulation.",
                    "FACET: A CAE System for RF Analogue Simulation Including Layout.",
                    "A Novel Algorithm for Improving Convergence Behavior of Circuit Simulators.",
                    "iSMILE: A Novel Circuit Simulation Program with Emphasis on New Device Model Development.",
                    "AWEsim: Asymptotic Waveform Evaluation for Timing Analysis.",
                    "A Novel Approach to Accurate Timing Verification Using RTL Descriptions.",
                    "Evaluating Hardware Models in DIGITAL's System Simulation Environment.",
                    "Algorithms for Accuracy Enhancement in a Hardware Logic Simulator.",
                    "Efficient Algorithms for Extracting the K most Critical Paths in Timing Analysis.",
                    "Timing Analysis in a Logic Synthesis Environment.",
                    "Rule-based VLSI Verification System Constrained by Layout Parasitics.",
                    "Timing Verification by Formal Signal Interaction Modeling in a Multi-level Timing Simulator.",
                    "Special Purpose Architecture for Accelerating Bitmap DRC.",
                    "An Efficient Finite Element Method for Submicron IC Capacitance Extraction.",
                    "Resistance Extraction and Resistance Calculation in GOALIE?",
                    "From Network to Artwork.",
                    "Extracting Schematic-like Information from CMOS Circuit Net-lists.",
                    "REDUSA: Module Generation by Automatic Elimination of Superfluous Blocks in Regular Structures.",
                    "A Comparison of Four Two-dimensional Gate Matrix Layout Tools.",
                    "Plowing: Modifying Cells and Routing 45: 9D - Layouts.",
                    "CrossCheck: A Cell Based VLSI Testability Solution.",
                    "On the Repair of Redundant RAMs.",
                    "CMOS Stuck-open Fault Detection Using Single Test Patterns.",
                    "ATLAS/ELA: Scan-based Software Tools for Reducing System Debug Time in a State-of-the-art Workstation.",
                    "A Functional-Level Test Generation Methodology Using Two-level Representations.",
                    "A New Approach to Derive Robust Sets for Stuck-open Faults in CMOS Combinational Logic Circuits.",
                    "A Simplified Six-waveform Type Method for Delay Fault Testing.",
                    "A Massively Parallel Algorithm for Fault Simulation on the Connection Machine.",
                    "A New Model for the High Level Description and Simulation of VLSI Networks.",
                    "Toward Synthesis from English Descriptions.",
                    "Behavioral Modeling of Transmission Gates in VHDL.",
                    "COMP: A VHDL Composition System.",
                    "Designer Controlled Behavioral Synthesis.",
                    "Partitioning by Probability Condensation.",
                    "Fast Hypergraph Partition.",
                    "An Evolution-Based Approach to Partitioning ASIC Systems.",
                    "Min-cost Partitioning on a Tree Structure and Applications.",
                    "Improving the Performance of the Kernighan-Lin and Simulated Annealing Graph Bisection Algorithms.",
                    "Compaction of a Routed Channel on the Connection Machine.",
                    "Automatic Sizing of Power/Ground (P/G) Networks in VLSI.",
                    "Optimum Design of Reliable IC Power Networks Having General Graph Topologies.",
                    "DYNAJUST: An Efficient Automatic Routing Technique Optimizing Delay Conditions.",
                    "DTR: A Defect-Tolerant Routing Algorithm.",
                    "VIA Minimization by Layout Modification.",
                    "A Unified Data Exchange Environment Based on EDIF.",
                    "The Object-Oriented Integration Methodology of the Cadlab Work Station Design Environment.",
                    "A Unified Design Representation Can Work.",
                    "An Object-Oriented Datamodel for the VLSI Design System PLAYOUT.",
                    "CEDIF: A Data Driven EDIF Reader.",
                    "Fast Online/Offline Netlist Compilation of Hierarchical Schematics.",
                    "Loop Optimization in Register-Transfer Scheduling for DSP-Systems.",
                    "Semantics of a Hardware Design Language for Japanese Standardization."
                ]
            }
        ]
    },
    {
        "year": "1988",
        "name": "25th DAC 1988",
        "info": "Anaheim, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1988",
                "sub_name": "Proceedings of the 25th ACM/IEEE Conference on Design Automation, DAC '88, Anaheim, CA, USA, June 12-15, 1988.",
                "count": 132,
                "papers": [
                    "Future Developments in Information Technology (abstract).",
                    "Twenty-Five Years of Electronic Design Automation.",
                    "An Automated BIST Approach for General Sequential Logic Synthesis.",
                    "Automatic Insertion of BIST Hardware Using VHDL.",
                    "VLSI Design Synthesis with Testability.",
                    "A Defect-Tolerant and Fully Testable PLA.",
                    "The Role of VHDL in the MCC CAD System.",
                    "VHDL: A Call for Standards.",
                    "Verification of VHDL Designs Using VAL.",
                    "A Module Area Estimator for VLSI Layout.",
                    "A New Area and Shape Function Estimation Technique for VLSI Layouts.",
                    "Optimal Aspect Ratios of Building Blocks in VLSI.",
                    "Chip-Planning, Placement, and Global Routing of Macro/Custom Cell Integrated Circuits Using Simulated Annealing.",
                    "Automating the Design of Electronic Packaging (tutorial).",
                    "Opportunities in Computer Integrated Manufacturing.",
                    "Contest: A Concurrent Test Generator for Sequential Circuits.",
                    "A Method of Delay Fault Test Generation.",
                    "Split Circuit Model for Test Generation.",
                    "A Notation for Describing Multiple Views of VLSI Circuits.",
                    "A Graphical Hardware Design Language.",
                    "A Human Machine Interface for Silicon Compilation.",
                    "Parallel Placement on Reduced Array Architecture.",
                    "Parallel Channel Routing.",
                    "Mask Verification on the Connection Machine.",
                    "Future Computing Environments for DA (panel).",
                    "On Path Selection in Combinational Logic Circuits.",
                    "Pearl: A CMOS Timing Analyzer.",
                    "ATV: An Abstract Timing Verifier.",
                    "An Empirical Study of On-chip Parallelism.",
                    "Parallel Logic Simulation on General Purpose Machines.",
                    "A Programmable Hardware Accelerator for Compiled Electrical Simulation.",
                    "Recursive Channel Router.",
                    "Multi-Pads, Single Layer Power Net Routing in VLSI Circuits.",
                    "LocusRoute: A Parallel Global Router for Standard Cells.",
                    "Behavioral Modeling for System Design (panel).",
                    "Formal Specification and Verification of Hardware: A Comparative Case Study.",
                    "Proving Circuit Correctness Using Formal Comparison Between Expected and Extracted Behaviour.",
                    "Formal Verification of the Sobel Image Processing Chip.",
                    "The IBM Engineering Verification Engine.",
                    "Logic Simulation System Using Simulation Processor (SP).",
                    "Algorithm for Vectorizing Logic Simulation and Evaluation of \"VELVET\" Performance.",
                    "A Structural Representation for VLSI Design.",
                    "Parameterized Schematics.",
                    "Patchwork: Layout from Schematic Annotations.",
                    "What Is a Design Automation Framework, Anyway? (panel).",
                    "A Database Management System for a VLSI Design System.",
                    "An Enhanced Data Model for CAD/CAM Database Systems.",
                    "Browsing in Chip Design Database.",
                    "Versions and Change Notification in an Object-Oriented Database System.",
                    "An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits.",
                    "Delay Modeling and Time of Bipolar Digital Circuits.",
                    "Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits.",
                    "Improved Methods of Simulating RLC Couple and Uncoupled Transmission Lines Based on the Method of Characteristics.",
                    "Performance of a New Annealing Schedule.",
                    "Clustering Based Simulated Annealing for Standard Cell Placement.",
                    "Proud: A Fast Sea-of-Gates Placement Algorithm.",
                    "A Quadratic Metric with a Simple Solution Scheme for Initial Placement.",
                    "Tutorial on High-Level Synthesis.",
                    "The System Architect's Workbench.",
                    "A Context Mechanism to Control Sharing in a Design Database.",
                    "Object Type Oriented Data Modeling for VLSI Data Management.",
                    "Concurrency Control in a VLSI Design Database.",
                    "Automated Design Software for Switched-Capacitor IC's with Symbolic Simulator SCYMBAL.",
                    "Analog Compilation Based on Successive Decompositions.",
                    "Model Development and Verification for High Level Analog Blocks.",
                    "Symbolic Layout Compaction Review.",
                    "Compaction with Incremental Over-Constraint Resolution.",
                    "An Efficient Compactor for 45\u00b0 Layout.",
                    "MILO: A Microarchitecture and Logic Optimizer.",
                    "BECOME: Behavior Level Circuit Synthesis Based on Structure Mapping.",
                    "Bridge: A Versatile Behavioral Synthesis System.",
                    "PLAYGROUND: Minimization of PLAs with Mixed Ground True Outputs.",
                    "A Fast Algorithm to Minimize Multi-Output Mixed-Polarity Generalized Reed-Muller Forms.",
                    "A Kernel-Finding State Assignment Algorithm for Multi-Level Logic.",
                    "A High Packing Density Module Generator for CMOS Logic Cells.",
                    "SOLO: A Generator of Efficient Layouts from Optimized MOS Circuit Schematics.",
                    "An Electrical Optimizer that Considers Physical Layout.",
                    "Analyzing CMOS Power Supply Networks Using Ariel.",
                    "RISCE - A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification.",
                    "Time Efficient VLSI Artwork Analysis Algorithms in GOALIE2.",
                    "CAD Tool Needs for System Designers.",
                    "High-Level Synthesis: Current Status and Future Directions.",
                    "HERCULES - a System for High-Level Synthesis.",
                    "Design Process Model in the Yorktown Silicon Compiler.",
                    "Fast Incremental Circuit Analysis Using Extracted Hierarchy.",
                    "Incremental-in-time Algorithm for Digital Simulation.",
                    "A Dynamically-Directed Switch Model for MOS Logic Simulation.",
                    "A Circuit Comparison System with Rule-Based Functional Isomorphism Checking.",
                    "LOGEX - an Automatic Logic Extractor Form Transistor to Gate Level for CMOS Technology.",
                    "A Prolog-Based Connectivity Verification Tool.",
                    "Will Cell Generation Displace Standard Cells?",
                    "CORAL II: Linking Behavior and Structure in an IC Design System.",
                    "Splicer: A Heuristic Approach to Connectivity Binding.",
                    "Module Selection for Pipelined Synthesis.",
                    "The Use of Petri Nets for Modeling Pipelined Processors.",
                    "Fast Algorithm for Optimal Layer Assignment.",
                    "Connectivity Biased Channel Construction and Ordering for Building-Block Layout.",
                    "A New Approach to the Pin Assignment Problem.",
                    "The Constrained Via Minimization Problem for PCB and VLSI Design.",
                    "Micro-operation Perturbations in Chip Level Fault Modeling.",
                    "A New Two Task Algorithm for Clock Mode Fault Simulation in Sequential Circuits.",
                    "Switch Level Random Pattern Testability Analysis.",
                    "Dytest: A Self-Learning Algorithm Using Dynamic Testability Measures to Accelerate Test Generation.",
                    "CATAPULT: Concurrent Automatic Testing Allowing Parallelization and Using Limited Topology.",
                    "A Graph Compaction Approach to Fault Simulation.",
                    "Automatic Functional Test Program Generation for Microprocessors.",
                    "Spare Allocation and Reconfiguration in Large Area VLSI.",
                    "A Data Structure for Circuit Net Lists.",
                    "The Architecture of a Highly Integrated Simulation System.",
                    "Circuit Compilers don't have to be Slow.",
                    "Constraint Propagation in an Object-Oriented IC Design Environment.",
                    "Design Automation for the Component Parts Industry.",
                    "Automatic Building of Graphs for Rectangular Dualisation.",
                    "Automatic Layout Procedures for Serial Routing Devices.",
                    "A Digit-Serial Silicon Compiler.",
                    "DECOMPOSER: A Synthesizer for Systolic Systems.",
                    "SMART: Tools and Methods for Synthesis of VLSI Chips with Processor Architecture.",
                    "Routing Algorithm for Gate Array Macro Cells.",
                    "How to Obtain More Compactable Channel Routing Solutions.",
                    "A Channelless, Multilayer Router.",
                    "An Interactive Maze Router with Hints.",
                    "Improved Channel Routing by Via Minimization and Shifting.",
                    "The Min-cut Shuffle: Toward a Solution for the Global Effect Problem of Min-cut Placement.",
                    "Fault Simulation in a Distributed Environment.",
                    "The Performance of the Concurrent Fault Simulation Algorithms in MOZART.",
                    "An Approach to Fast Hierarchical Fault Simulation.",
                    "Why Partial Design Verification Works Better Than It Should.",
                    "Advances in Functional Abstraction from Structure.",
                    "Hardware Logic Simulation by Compilation.",
                    "Clock Event Suppression Algorithm of VELVET and Its Application to S-820 Development.",
                    "A Path Selection Algorithm for Timing Analysis.",
                    "Algorithms for Timing Requirement Analysis and Generation."
                ]
            }
        ]
    },
    {
        "year": "1987",
        "name": "24th DAC 1987",
        "info": "Miami Beach, Florida",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1987",
                "sub_name": "Proceedings of the 24th ACM/IEEE Design Automation Conference. Miami Beach, FL, USA, June 28 - July 1, 1987.",
                "count": 128,
                "papers": [
                    "SSIM: A Software Levelized Compiled-Code Simulator.",
                    "COSMOS: A Compiled Simulator for MOS Circuits.",
                    "A Fast Signature Simulation Tool for Built-In Self-Testing Circuits.",
                    "An Improved Systematic Method for Constructing Systolic Arrays from Algorithms.",
                    "Predicting Area-Time Tradeoffs for Pipelined Design.",
                    "A Prototype Framework for Knowledge-Based Analog Circuit Synthesis.",
                    "An Automatic Rectilinear Partitioning Procedure for Standard Cells.",
                    "Standard Cell Placement Using Simulated Sintering.",
                    "ESP: A New Standard Cell Placement Package Using Simulated Evolution.",
                    "Requirements for a Practical Software Engineering Environment.",
                    "The Making of VIVID: A Software Engineering Perspective.",
                    "A Case Study in Silicon Compilation Software Engineering, HVDEV High Voltage Device Layout Generator.",
                    "A Vector Hardware Accelerator with Circuit Simulation Emphasis.",
                    "A Hardware Switch Level Simulator for Large MOS Circuits.",
                    "Architecture and Design of the MARS Hardware Accelerator.",
                    "Circuit Simulation on the Connection Machine.",
                    "Aesop: A Tool for Automated Transistor Sizing.",
                    "Transistor Sizing in CMOS Circuits.",
                    "Delay Optimization of Combinational Static CMOS Logic.",
                    "Reflections of High Speed Signals Analyzed as a Delay in Timing for Clocked Logic.",
                    "Geometrical Compaction in One Dimension for Channel Routing.",
                    "A Three-Layer Gridless Channel Router with Compaction.",
                    "Routing L-Shaped Channels in Nonslicing-Structure Placement.",
                    "Via Minimization for Gridless Layouts.",
                    "An Overview of Logic Synthesis Systems.",
                    "Realistic Fault Modeling for VLSI Testing.",
                    "Demand Driven Simulation: BACKSIM.",
                    "Faster Architectural Simulation Through Parallelism.",
                    "Force-Directed Scheduling in Automatic Data Path Synthesis.",
                    "Knowledge Based Control in Micro-Architecture Design.",
                    "REAL: a program for REgister ALlocation.",
                    "A Practical Moat Router.",
                    "An Automated Design of Minimum-Area IC Power/Ground Nets.",
                    "Abstract Routing of Logic Networks for Custom Module Generation.",
                    "Accelerated Transition Fault Simulation.",
                    "On Accuracy of Switch-Level Modeling of Bridging Faults in Complex Gates.",
                    "Integrating Design Information for IC Diagnosis.",
                    "Switch Directed Dynamic Causal Networks - a Paradigm for Electronic System Diagnosis.",
                    "Functional Verification of MOS Circuits.",
                    "On the Verification of Sequential Machines at Differing Levels of Abstraction.",
                    "Application of Term Rewriting Techniques to Hardware Design Verification.",
                    "Logic Verification Algorithms and Their Parallel Implementation.",
                    "Generating Incremental VLSI Compaction Spacing Constraints.",
                    "Nutcracker: An Efficient and Intelligent Channel Spacer.",
                    "Improving Virtual-Grid Compaction Through Grouping.",
                    "KAHLUA: A Hierarchical Circuit Disassembler.",
                    "Benchmarks for Cell-Based Layout Systems.",
                    "VALKYRIE: A Validation Subsystem of a Version Server for Computer-Aided Design Data.",
                    "Querying Part Hierarchies: A Knowledge-Based Approach.",
                    "An Object-Oriented Approach to Data Management: Why Design Databases Need It.",
                    "DAGON: Technology Binding and Local Optimization by DAG Matching.",
                    "Mesh Arrays and LOGICIAN: A Tool for Their Efficient Generation.",
                    "Finding the Optimal Variable Ordering for Binary Decision Diagrams.",
                    "Strip Layout: A New Layout Methodology for Standard Circuit Modules.",
                    "The ALGIC Silicon Compiler System: Implementation, Design Experience and Results.",
                    "A Dynamic and Efficient Representation of Building-Block Layout.",
                    "BIST-PLA: A Built-in Self-Test Design of Large Programmable Logic Arrays.",
                    "On Computing Optimized Input Probabilities for Random Tests.",
                    "VLSI Circuit Testing Using an Adaptive Optimization Model.",
                    "Circular Self-Test Path: A Low-Cost BIST Technique.",
                    "PHRAN-SPAN: A Natural Language Interface for System Specifications.",
                    "TED: A Graphical Technology Description Editor.",
                    "\"?\": A Context-Sensitive Help System Based on Hypertext.",
                    "VISION: VHDL Induced Schematic Imaging on Net-Lists.",
                    "An Intelligent Compiler Subsystem for a Silicon Compiler.",
                    "Fast, Small, and Static Combinatorial CMOS Circuits.",
                    "LCS - A Leaf Cell Synthesizer Employing Formal Deduction Techniques.",
                    "A Design Rule Independent Cell Compiler.",
                    "An Interface between VHDL and EDIF.",
                    "Tutorial: Reading and Reviewing the Common Schema for Electrical Design and Analysis.",
                    "The IBM VHDL Design System.",
                    "Where VHDL Fits Within the CAD Environment.",
                    "A Hierarchical Approach Test Vector Generation.",
                    "A Topological Search Algorithm for ATPG.",
                    "Benchmark Runs of the Subscripted D-Algorithm with Observation Path Mergers on the Brglez-Fujiwara Circuits.",
                    "An Overview of the Penn State Design System.",
                    "TRIP: An Automated Technology Mapping System.",
                    "ASTA: LSI Design Management System.",
                    "Array Optimization for VLSI Synthesis.",
                    "Layout Optimization of CMOS Functional Cells.",
                    "Automated Layout Generation Using Gate Matrix Approach.",
                    "The Design Automation Standards Environment.",
                    "Design Automation Standards Need Integration.",
                    "Design Automation Standards - Perspectives from a Down-the-Road End User.",
                    "Needed: A Meta-Language for Evaluating the Expressiveness of EDIF, IGES, VHDL and Other Representation Mechanisms.",
                    "HPEX: A Hierarchical Parasitic Circuit Extractor.",
                    "RED: Resistance Extraction for Digital Simulation.",
                    "Function Search from Behavioral Description of a Digital System.",
                    "The Implementation of a State Machine Compiler.",
                    "Boolean Comparison by Simulation.",
                    "Statistics for Parallelism and Abstraction Level in Digital Simulation.",
                    "A Conceptual Framework for Designing ASIC Hardware.",
                    "CASE: An Integrated Design Environment for Algorithm-Driven Architectures.",
                    "A Parallel PLA Minimization Program.",
                    "Improving a PLA Area by Pull-Up Transistor Folding.",
                    "PALMINI - Fast Boolean Minimizer for Personal Computers.",
                    "On Yield Consideration for the Design of Redundant Programmable Logic Arrays.",
                    "Routing with a Scanning Window-8Ma Unified Approach.",
                    "A \"gridless\" Variable-Width Channel Router for Marco Cell Design.",
                    "General Purpose Router.",
                    "A Path Selection Global Router.",
                    "A New Compaction Scheme Based on Compression Ridges.",
                    "Hierarchical Design Based on a Calculus of Nets.",
                    "An Application of Exploratory Data Analysis Techniques to Floorplan Design.",
                    "PLAY: Pattern-Based Symbolic Cell Layout: Part I: Transistor Placement.",
                    "PAMS: An Expert System for Parameterized Module Synthesis.",
                    "LES: A Layout Expert System.",
                    "An Expert System Application in Semicustom VLSI Design.",
                    "Design and Algorithms for Parallel Testing of Random Access and Content Addressable Memories.",
                    "A Dynamic Programming Approach to the Test Point Insertion Problem.",
                    "A Parts Selection Expert System to Increase Manufacturability.",
                    "Knowledge Based Approach for the Verification of CAD Database Generated by an Automated Schematic Capture System.",
                    "A New Interactive Supply/Demand Router with Rip-Up Capability for Printed Circuit Boards.",
                    "Fast Printed Circuit Board Routing.",
                    "Heuristic Acceleration of Force-Directed Placement.",
                    "EASE: A Design Support Environment for the HDDL ELLA.",
                    "CHESHIRE: An Object-Oriented Integration of VLSI CAD Tools.",
                    "STEM: An IC Design Environment Based on the Smalltalk Model-View-Controller Construct.",
                    "Rational for and Organization of the Engineering Information System Program.",
                    "A Discrete Heuristics Approach to Predictive Evaluation of Semi-Custom IC Layouts.",
                    "A Rule-Based Placement System for Printed Wiring Boards.",
                    "A Rule-Based Circuit Representation for Automated CMOS Design and Verification.",
                    "A High Performance Routing Engine.",
                    "A Hardware Accelerator for Maze Routing.",
                    "Performance of a Parallel Algorithm for Standard Cell Placement on the Intel Hypercube.",
                    "A Preliminary Investigation into Parallel Routing on a Hypercube Computer.",
                    "Functional Abstraction from Structure in VLSI Simulation Models.",
                    "Optimal Layout to Avoid CMOS Stuck-Open Faults."
                ]
            }
        ]
    },
    {
        "year": "1986",
        "name": "23rd DAC 1986",
        "info": "Las Vegas, Nevada, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1986",
                "sub_name": "Proceedings of the 23rd ACM/IEEE Design Automation Conference. Las Vegas, NV, USA, June, 1986.",
                "count": 125,
                "papers": [
                    "IBM perspectives on the electrical design automation industry (keynote address).",
                    "Fundamentals of parallel logic simulation.",
                    "Statistics on logic simulation.",
                    "Exploiting parallelism in a switch-level simulation machine.",
                    "A version server for computer-aided design data.",
                    "Semantics of CAD objects for generalized databases.",
                    "DOSS: a storage system for design data.",
                    "A design utility manager: the ADAM planning engine.",
                    "VLSI CAD tool integration using the Ulysses environment.",
                    "An expert-system paradigm for design.",
                    "Tutorial on parallel processing for design automation applications (tutorial session).",
                    "Logic synthesis and optimization benchmarks for the 1986 Design Automation Conference.",
                    "SOCRATES: a system for automatically synthesizing and optimizing combinational logic.",
                    "MACDAS: multi-level AND-OR circuit synthesis using two-variable function generators.",
                    "Technology adaption in logic synthesis.",
                    "A new algorithm for floorplan design.",
                    "A linear algorithm to find a rectangular dual of a planar triangulated graph.",
                    "Two-dimensional compaction by \"zone refining\".",
                    "Minplex - a compactor that minimizes the bounding rectangle and individual rectangles in a layout.",
                    "GEMS: an automatic layout tool for MIMOLA schematics.",
                    "An object-oriented visual simulator for microprogram development.",
                    "A monitor for complex CAD systems.",
                    "Automating the generation of interactive interfaces.",
                    "SIMMOS: a multiple-delay switch-level simulator.",
                    "SLS - a fast switch level simulator for verification and fault coverage analysis.",
                    "MOS circuit models in Network C.",
                    "CINNAMON: coupled integration and nodal analysis of MOS networks.",
                    "A workstation-mixed model circuit simulator.",
                    "Generating essential primes for a Boolean function with multiple-valued inputs.",
                    "A new method for verifying sequential circuits.",
                    "A logic verifier based on Boolean comparison.",
                    "Reasoning about digital systems using temporal logic.",
                    "SCAT - a new statistical timing verifier in a silicon compiler system.",
                    "An accuration delay modeling technique for switch-level timing verification.",
                    "Yield of VLSI circuits: myths vs. reality (panel).",
                    "Robust test generation algorithm for stuck-open fault in CMOS circuits.",
                    "Transistor-level test generation for physical failures in CMOS circuits.",
                    "An effective test generation system for sequential circuits.",
                    "A heuristic chip-level test generation algorithm.",
                    "HAL: a multi-paradigm approach to automatic data path synthesis.",
                    "A new synthesis for the MIMOLA software system.",
                    "Synthesis of VLSI systems with the CAMAD design aid.",
                    "Synthesis of concurrent modular controllers from algorithmic descriptions.",
                    "Simulated annealing and combinatorial optimization.",
                    "Integrated placement/routing in sliced layouts.",
                    "On the relative placement and the transportation problem for standard-cell layout.",
                    "Analysis of placement procedures for VLSI standard cell layout.",
                    "An overview of VHDL language and technology.",
                    "A tutorial introduction to the electronic design interchange format (tutorial session).",
                    "A unified treatment of PLA faults by Boolean differences.",
                    "Design-for-testability of PLA's using statistical cooling.",
                    "Use of the subscripted DALG in submodule testing with applications in cellular arrays.",
                    "Principles of design automatioon system for very large scale computer design.",
                    "An extensive logic simulation method of very large scale computer design.",
                    "Establishment of higher level logic design for very large scale computer.",
                    "Computer aided (CA) tools integration and related standards development (panel session).",
                    "Self-testing with correlated faults.",
                    "Automatic generation of self-test programs - a new feature of the MIMOLA design system.",
                    "Efficient spare allocation in reconfigurable arrays.",
                    "Incremental logic synthesis through gate logic structure identification.",
                    "An effective delay analysis system for a large scale computer design.",
                    "Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs.",
                    "A time and space efficient net extractor.",
                    "Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning.",
                    "A technology independent approach to hierarchical IC layout extraction.",
                    "TimberWolf3.2: a new standard cell placement and global routing package.",
                    "Vanguard: a chip physical design system.",
                    "Automated layout synthesis in the YASC silicon compiler.",
                    "Sehwa: a program for synthesis of pipelines.",
                    "MAHA: a program for datapath synthesis.",
                    "PLEST: a program for area estimation of VLSI integrated circuits.",
                    "Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions.",
                    "Hierarchial global wiring for custom chip design.",
                    "An industrial world channel router for non-rectangular channels.",
                    "Chameleon: a new multi-layer channel router.",
                    "Flow graph representation.",
                    "A design rule database system to support technology-adaptable applications.",
                    "STL - a high level language for simulation and test.",
                    "GENERIC: a silicon compiler support language.",
                    "Knowlege-based expert systems and their application (tutorial session.",
                    "On fault modeling for dynamic MOS circuits.",
                    "Effectiveness of heuristics measures for automatic test pattern generation.",
                    "Mixed-level fault coverage estimation.",
                    "Optimal order of the VLSI IC testing sequence.",
                    "Multiprocessor-based placement by simulated annealing.",
                    "A new routing algorithm and its hardware implementation.",
                    "HAL II: a mixed level hardware logic simulation system.",
                    "An empirical analysis of the performance of a multiprocessor-based circuit simulator.",
                    "A rule-based logic circuit synthesis system for CMOS gate arrays.",
                    "Flute - a floorplanning agent for full custom VLSI design.",
                    "Knowledge-based optimal IIL generator from conventional logic circuit descriptions.",
                    "PEARL: an expert system for power supply layout.",
                    "Automatic placement a review of current techniques (tutorial session).",
                    "Floor planning systems (panel session).",
                    "GENIE: a generalized array optimizer for VLSI synthesis.",
                    "Comparison of CMOS PLA and polycell representations of control logic.",
                    "An implementation of a state assignment heuristic.",
                    "Escher - a geometrical layout system for recursively defined circuits.",
                    "MADMACS: a new VLSI layout macro editor.",
                    "A language for describing rectilinear Steiner tree configurations.",
                    "Dual quadtree representation for VLSI designs.",
                    "Precedent-based manipulation of VLSI structures.",
                    "A frame based system for representing knowledge about VLSI design: a proposal.",
                    "A rule-based approach to unifying functional and fault simulation and timing verification.",
                    "Plug-in timing models for an abstract timing verifier.",
                    "Delay reduction using simulated annealing.",
                    "A new approach to multi-layer PCB routing with short vias.",
                    "A preprocessor for the via minimization problem.",
                    "Near-optimal n-layer channel routing.",
                    "Principles of the SYCO compiler.",
                    "DATAPATH: a CMOS data path silicon assembler.",
                    "An intelligent module generator environment.",
                    "HAPPI: a chip compiler based on double-level-metal technology.",
                    "An object-oriented, procedural database for VLSI chip planning.",
                    "An automated database design tool using the ELKA conceptual model.",
                    "A database interface for an integrated CAD system.",
                    "Rules-based object clustering: a data structure for symbolic VLSI synthesis and analysis.",
                    "Simulating and controlling the effects of transmission line impedance mismatches.",
                    "A delay test system for high speed logic LSI's.",
                    "Router system for printed wiring boards of very high-speed, very large-scale computers.",
                    "Global forced hierarchical router.",
                    "Hierarchical dynamic router.",
                    "A parameter-driven router.",
                    "Early verification of prototype tooling for IC designs.",
                    "Algorithms for global routing."
                ]
            }
        ]
    },
    {
        "year": "1985",
        "name": "22nd DAC 1985",
        "info": "Las Vegas, Nevada, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1985",
                "sub_name": "Proceedings of the 22nd ACM/IEEE conference on Design automation, DAC 1985, Las Vegas, Nevada, USA, 1985.",
                "count": 137,
                "papers": [
                    "Towards a natural language interface for CAD.",
                    "Unified user interface for a CAD system.",
                    "A design by example regular structure generator.",
                    "A technique for distributed execution of design automation tools.",
                    "ACORN: a local customization approach to DCVS physical design.",
                    "Generation of layouts from MOS circuit schematics: a graph theoretic approach.",
                    "Automatic layout algorithms for function blocks of CMOS gate arrays.",
                    "Systematic and optimized layout of MOS cells.",
                    "MCNC's vertically integrated symbolic design system.",
                    "A fully automatic hierarchical compactor.",
                    "The VIVID system approach to technology independence: the matster technology file system.",
                    "Auto-interactive schematics to layout translation.",
                    "Importance of standards (tutorial session).",
                    "Computer aided (CA) tools integration and related standards development in a multi-vendor universe (panel session).",
                    "Mechanical design/analysis integration on Apollo workstations.",
                    "Custom microcomputers for CAD optimization software.",
                    "A database management approach to CAD/CAM systems integration.",
                    "Two-dimensional router for double layer layout.",
                    "Timing influenced layout design.",
                    "An algorithm for one and half layer channel routing.",
                    "A new algorithm for third generation circuit simulators: the one-step relaxation method.",
                    "Macromodeling of digital MOS VLSI Circuits.",
                    "ACTAS: an accurate timing analysis system for VLSI.",
                    "Engineering workstation applications to systems design (panel session): life above the IC.",
                    "Early verification of prototype tooling for IC designs (tutorial).",
                    "Decomposition of logic networks into silicon.",
                    "SWAMI: a flexible logic implementation system.",
                    "Yet another silicon compiler.",
                    "ALLENDE: a procedural language for the hierarchical specification of VLSI layouts.",
                    "Design for testability in a silicon compilation environment.",
                    "PLATYPUS: a PLA test pattern generation tool.",
                    "PROTEST: a tool for probabilistic testability analysis.",
                    "PATEGE: an automatic DC parametric test generation system for series gated ECL circuits.",
                    "Workstations (panel discussion): a complete solution to the VLSI designer?",
                    "Course, video, and manual dexterity (tutorial): tailoring training to CAD users.",
                    "The Silc silicon compiler: language and features.",
                    "A functional language for description and design of digital systems: sequential constructs.",
                    "Layla: a VLSI layout language.",
                    "The VLSI design automation assistant: what's in a knowledge base.",
                    "A knowledge based system for selecting a test methodology for a PLA.",
                    "WEAVER: a knowledge-based routing expert.",
                    "Generalised CMOS-a technology independent CMOS IC design style.",
                    "Technology tracking for VLSI layout design tools.",
                    "Magic's circuit extractor.",
                    "Hierarchical analysis of IC artwork with user defined abstraction rules.",
                    "An algorithm for design rule checking on a multiprocessor.",
                    "Resistance calculation from mask artwork data by finite element method.",
                    "A data architecture for an uncertain design and manufacturing environment.",
                    "CMU-CAM system.",
                    "Cost-effective computer-aided manufacturing of prototype parts.",
                    "A knowledge based planning system for mechanical assembly usign robots.",
                    "Layout design-lessons from the Jedi designer (tutorial session).",
                    "MuSiC: an event-flow computer for fast simulation of digital systems.",
                    "A hardware engine for analogue mode simulation of MOS digital circuits.",
                    "The STE-264 accelerated electronic CAD system.",
                    "Hardware acceleration of gate array layout.",
                    "Synthesis by delayed binding of decisions.",
                    "Linking the behavioral and structural dominis of representation in a synthesis system.",
                    "An automated data path synthesizer for a canonic structure, implementable in VLSI.",
                    "Automatic generation of digital system schematic diagrams.",
                    "A subjective review of compaction (tutorial session).",
                    "Looking for Mr. \"Turnkey\".",
                    "Relational and entity-relationship model databases and specialized design files in VLSI design.",
                    "An architecture design and assessment system for software/hardware codesign.",
                    "Yield analysis modeling.",
                    "A circuit comparison system for bipolar linear LSI.",
                    "Silicon compilation of gate array bases.",
                    "A hierarchical gate array architecture and design methodology.",
                    "ALPS2: a standard cell layout system for double-layer metal technology.",
                    "PLINT layout system for VLSI chips.",
                    "A model of design representation and synthesis.",
                    "An adaptive and evolutive tool for describing general hierarchical models, based on frames and demons.",
                    "A behavioral modeling system for cell compilers.",
                    "Synthesis techniques for digital systems design.",
                    "Integrating stochastic performance analysis with system design tools.",
                    "Synthesis of optimal clocking schemes.",
                    "Future directions for DA machine research (panel session).",
                    "The impact of technological advances on programmable controller s(tutorial session).",
                    "A routing procedure for mixed array of custom macros and standard cells.",
                    "A method for gridless routing of printed circuit boards.",
                    "Layering algorithms for single row routing.",
                    "An expert systems approach to completing partially routed printed circuit boards.",
                    "MIDAS: integrated CAD for total system design.",
                    "Integrated design system for supercomputer SX-1/SX-2.",
                    "Integrated VLSI CAD systems at Digital Equipment Corporation.",
                    "The ITT VLSI design system: CAD integration in a multi-national environment.",
                    "Computer aided design for analog applications (panel session): an assessment.",
                    "Software quality assurance for CAD (tutorial).",
                    "Development concerns for a software design quality expert system.",
                    "ICHABOD: a data base manager for design automation applications.",
                    "A module for improving data access and management in an integrated CAD environment.",
                    "Star's envoling design environment: a user's perspective on CAE.",
                    "A case study in process independence.",
                    "Portability in silicon CAE.",
                    "An analytical algorithm for placement of arbitrarily sized rectangular blocks.",
                    "Near-optimal placement using a quadratic objective function.",
                    "Knowledge-based placement technique for printed wiring boards.",
                    "An object-oriented swicth-level simulator.",
                    "An extensible object-oriented mixed-mod functional simulation system.",
                    "Modeling switch-level simulation using data flow.",
                    "Building a layered database for design automation.",
                    "Effective data management for VLSI design.",
                    "CADTOOLS: a CAD algorithm development system.",
                    "The McBOOLE logic minimizer.",
                    "Multiple output minimization.",
                    "Electrical optimization of PLAs.",
                    "Symbolic manipulation of Boolean functions using a graphical representation.",
                    "Hierarchical circuit verification.",
                    "Efficient netlist comparison using hierarchy and randomization.",
                    "Analysis of timing failures due to random AC defects in VLSI modules.",
                    "Performance evaluation of FMOSSIM, a concurrent switch-level fault simulator.",
                    "Functional fault modeling and simulation for VLSI devices.",
                    "The ADAM advanced design automation system: overview, planner and natural language interface.",
                    "Diagrammatic function description of microprocessor and data-flow processor.",
                    "Switch-level simulation of VLSI using a special-purpose data-driven computer.",
                    "PHIPLA-a new algorithm for logic minimization.",
                    "A heuristic algorithm for PLA block folding.",
                    "Experiments with simulated annealing.",
                    "An abstract machine data structure for non-procedural functional models.",
                    "A unified approach to simulation and timing verification at the functional level.",
                    "A transistor-level logic-with-timing simulator for MOS circuits.",
                    "PLAYER: a PLA design system for VLSI's.",
                    "The integration of an advanced gate array router into a fully automated design system.",
                    "GAMMA: a fast prototype design, build, and test process.",
                    "Effective use of virtual grid compaction in macro-module generators.",
                    "Algorithms for automatic transistor sizing in CMOS digital circuits.",
                    "Automatic routing algorithm for VLSI.",
                    "Symbolic hierarchical artwork generation system.",
                    "The construction of minimal area power and ground nets for VLSI circuits.",
                    "PLA driver selection: an analytic approach.",
                    "RTG: automatic register level test generator.",
                    "Simulation-free estimation of speed degradation in NMOS self-testing circuits for CAD applications.",
                    "Speed up techniques of logic simulation.",
                    "Development of a timing analysis program for multiple clocked network.",
                    "A functional partitioning expert system for test sequences generation.",
                    "Transistor level test generation for MOS circuits.",
                    "Electronic CAD/CAM-is it revolution or evolution (tutorial session)."
                ]
            }
        ]
    },
    {
        "year": "1984",
        "name": "21st DAC 1984",
        "info": "Albuquerque, New Mexico, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1984",
                "sub_name": "Proceedings of the 21st Design Automation Conference, DAC '84, Albuquerque, New Mexico, June 25-27, 1984.",
                "count": 125,
                "papers": [
                    "An experimental MOS fault simulation program CSASIM.",
                    "The second generation motis mixed-mode simulator.",
                    "STAFAN: An alternative to fault simulation.",
                    "THEMIS logic simulator - a mix mode, multi-level, hierarchical, interactive digital circuit simulator.",
                    "A wire routing scheme for double-layer cell arrays.",
                    "An efficient channel router.",
                    "A global routing algorithm for general cells.",
                    "A symbolic-interconnect router for custom IC design.",
                    "HARPA: A hierarchical multi-level hardware description language.",
                    "ADL: An algorithmic design language for integrated circuit synthesis.",
                    "A symbolic functional description language.",
                    "Block description language (BDL): A structural description language.",
                    "Silicon compilers and expert systems for VLSI.",
                    "Workshop introduction to gate array placement and routing packages.",
                    "A technology independent MOS multiplier generator.",
                    "The icewater language and interpreter.",
                    "Cell compilation with constraints.",
                    "Efficient implementation of experimental design systems.",
                    "Extending the relational database data model for design applications.",
                    "The structure and operation of a relational database system in a cell-oriented integrated circuit design system.",
                    "A hiererachical, error-tolerant compactor.",
                    "Chip layout optimization using critical path weighting.",
                    "Interactive compaction router for VLSI layout.",
                    "Computer aided design (CAD) using logic programming.",
                    "Magic: A VLSI layout system.",
                    "Magic's incremental design-rule checker.",
                    "Plowing: Interactive stretching and compaction in magic.",
                    "A switchbox router with obstacle avoidance.",
                    "Test generation for LSI: A case study.",
                    "An approach to the testing of microprocessors.",
                    "Chip partitioning aid: A design technique for partitionability and testability in VLSI.",
                    "An integrated design for testability and automatic test pattern generation system: An overview.",
                    "Introduction to the SRC design sciences program.",
                    "Basic turorial layout tools - what really is there.",
                    "Ergonomic studies in computer aided design.",
                    "Functional verification of memory circuits from mask artwork data.",
                    "The scan line approach to design rules checking: Computational experiences.",
                    "A systolic design rule checker.",
                    "A model for hardware description and verification.",
                    "A model for non interpreted structures of logical systems.",
                    "Towards a standard hardware description language.",
                    "IGES as an interchange format for integrated circuit design.",
                    "A designing system for multi-family housing.",
                    "Module design verification system.",
                    "Studying the mouse for CAD systems.",
                    "Amoeba: A symbolic VLSI layout system.",
                    "ARIES: A workstation based, schematic driven system for circuit design.",
                    "A high level synthesis tool for MOS chip design.",
                    "Emerald: A bus style designer.",
                    "Polaris: Polarity propagation algorithm for combinational logic synthesis.",
                    "A general methodology for synthesis and verification of register-transfer designs.",
                    "Ultimate: A hardware logic simulation engine.",
                    "Oracle - a simulator for Bipolar and MOS IC design.",
                    "A multiprocessor implementation of relaxation-based electrical circuit simulation.",
                    "Micro-computer oriented algorithms for delay evaluation of MOS gates.",
                    "A unified CAD system for electronic design.",
                    "Engineering design aspects.",
                    "Physical design and manufacturing information aspects aspects of the AT & T bell laboratories CAD system.",
                    "Users view.",
                    "Workshop the semi-custom revolution: How to thrive or survive.",
                    "Commercial gate array physical design automation packages.",
                    "The channel expansion problem in layout design.",
                    "A standard cell initial placement strategy.",
                    "Performance of algorithms for initial placement.",
                    "The rectangle placement language.",
                    "A knowledge based approach to VLSI CAD the redesign system.",
                    "The CRITTER system: Automated critiquing of digital circuit designs.",
                    "A branch and bound algorithm for optimal pla folding.",
                    "A VLSI FSM design system.",
                    "The semi-automatic generation of processing element control paths for highly parallel machines.",
                    "Managing a large volume of design/manufacturing/test data in a chip and module factory.",
                    "MINUPROX - an advanced proximity correction technique for the IBM EL-2 electron beam tool.",
                    "An automated system for testing LSI memory chips.",
                    "The Intel design automation system.",
                    "The engineering design environment.",
                    "Functional design verification by multi-level simulation.",
                    "Performance verification of circuits.",
                    "Hierarchical layout verification.",
                    "Taking into account asynchronous signals in functional test of complex circuits.",
                    "VLSI test expertise system using a control flow model.",
                    "A gate level model for CMOS combinational logic circuits with application to fault detection.",
                    "Parameterized random testing.",
                    "Functional testing techniques for digital LSI/VLSI systems.",
                    "Delay and power optimization in VLSI circuits.",
                    "IDA: Interconnect delay analysis for integrated circuits.",
                    "Switch-level delay models for digital MOS VLSI.",
                    "An MOS digital network model on a modified thevenin equivalent for logic simulation.",
                    "The VHSIC hardware description language (VHDL) program.",
                    "Phled45: An enhanced version of caesar supporting 45\u00b0 geometries.",
                    "MGX: An integrated symbolic layout system for VLSI.",
                    "UTMC's LSI CAD system - highland.",
                    "The mimola design system: Tools for the design of digital processors.",
                    "A declarative design approach for combining macrocells by directed placement and constructive routing.",
                    "A model for university, industry and government cooperation.",
                    "Tutorial - mechanical workstation software computer aided engineering in the mechanical design process.",
                    "Computervision's direction in workstation technology.",
                    "A technology independent block extraction algorithm.",
                    "EXCL: A circuit extractor for IC designs.",
                    "An interactive electrical graph extractor.",
                    "Some consideration on the data model of geometric data bases.",
                    "An architecture for application of artificial intelligence to design.",
                    "A formal design verification system based on an automated reasoning system.",
                    "Hardware accelerators in the design automation environment.",
                    "The semi-custom revolution: How to thrive or survive.",
                    "Optimization techniques for two-dimensional placement.",
                    "An algorithm for finding a rectangular dual of a planar graph for use in area planning for VLSI integrated circuits.",
                    "GALA - an automatic layout system for high density CMOS gate arrays.",
                    "An algorithm for building rectangular floor-plans.",
                    "Spider, a chip planner for ISL technology.",
                    "Combine and top down block placement algorithm for hierarchical logic VLSI layout.",
                    "Initial placement of gate arrays using least-squares methods.",
                    "Module positioning algorithms for rectilinear macrocell assemblies.",
                    "Microprocessor synthesis.",
                    "Topological routing of multi-bit data buses.",
                    "An electronic design interchange format.",
                    "A VLSI design methodology based on parametric macro cells.",
                    "Methodology for compiler generated silicon structures.",
                    "Design transaction management.",
                    "Uniform support for information handling and problem solving required by the VLSI design process.",
                    "VTIcompose - a powerful graphical chip assembly tool.",
                    "Computer aided minimization procedure for boolean functions.",
                    "Optimization of negative gate networks realized in weinberger-LIKF layout in a boolean level silicon compiler.",
                    "Deadlock analysis in the design of data-flow circuits.",
                    "A method for IC layout verification.",
                    "On the relation between wire length distributions and placement of logic on master slice ICs."
                ]
            }
        ]
    },
    {
        "year": "1983",
        "name": "20th DAC 1983",
        "info": "Miami Beach, Florida, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1983",
                "sub_name": "Proceedings of the 20th Design Automation Conference, DAC '83, Miami Beach, Florida, USA, June 27-29, 1983.",
                "count": 135,
                "papers": [
                    "Design automation - lessons of the past, challenges for the future.",
                    "Central DA and its role: An executive view.",
                    "Computer Design Language - Version Munich (CDLM) a modern multi-level language.",
                    "Programmimg languages for hardware description.",
                    "Zeus: A hardware description language for VLSI.",
                    "Microprocessor systems modeling with MODLAN.",
                    "Chip assemblers: Concepts and capabilities.",
                    "A vertically integrated VLSI design environment.",
                    "IBM FSD VLSI chip design methodology.",
                    "The IC Module Compiler, a VLSI system design aid.",
                    "On fault detection in CMOS logic networks.",
                    "A new integrated system for PLA testing and verification.",
                    "Test generation for MOS circuits using D-algorithm.",
                    "Test generation for scan design circuits with tri-state modules and bidirectional terminals.",
                    "Engineering Workstations: Tools or toys?",
                    "Design/synthesis workshop session.",
                    "An interactive simulation facility for the evaluation of shared-resource architectures (Parallel ARchitecture SIMulator - PARSIM).",
                    "Aquarius: Logic simulation on an Engineering Workstation.",
                    "BIMOS, an MOS oriented multi-level logic simulator.",
                    "An algorithm to compact a VLSI symbolic layout with mixed constraints.",
                    "Graph-optimization techniques for IC layout and compaction.",
                    "Improved compaction by minimized length of wires.",
                    "Tutorial - Group Technology.",
                    "Computer Aided Software Engineering (CASE).",
                    "Software architecture for the implementation of a Computer-Aided Engineering system.",
                    "Program visualization: Graphics support for software development.",
                    "HAL: A block level HArdware Logic simulator.",
                    "Simulating pass transistor circuits using logic simulation machines.",
                    "Placement algorithms for custom VLSI.",
                    "A module interchange placement machine.",
                    "Automatic placement algorithms for high packing density V L S I.",
                    "A placement algorithm for array processors.",
                    "Incorporating the human factor in color CAD systems.",
                    "Diagnosis of TCM failures in the IBM 3081 Processor complex.",
                    "Quality level and fault coverage for multichip modules.",
                    "Functional testing of digital systems.",
                    "Critical path tracing - an alternative to fault simulation.",
                    "Formal verification of a real-time hardware design.",
                    "Formal design verification of digital systems.",
                    "Automating mask layout and specification panel session.",
                    "An overview of the design and verification subsystem of the Engineering Design System.",
                    "A logic design front-end for improved engineering productivity.",
                    "Structured design verification: Function and timing.",
                    "Design through transformation.",
                    "Routing method for VLSI design using irregular cells.",
                    "Reducing channel density in standard cell layout.",
                    "Pictures with parentheses: Combining graphics and procedures in a VLSI layout tool.",
                    "Importance of device independence to the CADCAM industry.",
                    "A multiple media delay simulator for MOS LSI circuits.",
                    "Design aids for the simulation of bipolar gate arrays.",
                    "An improved switch-level simulator for MOS circuits.",
                    "Design For Test Calculus: An algorithm for DFT rules checking.",
                    "Measured performance of a programmed implementation of the subscripted D-Algorithm.",
                    "Classes of diagnostic tests.",
                    "Petri Net based search directing heuristics for test generation.",
                    "HEX: An instruction-driven approach to feature extraction.",
                    "Hierarchical circuit extraction with detailed parasitic capacitance.",
                    "Symbolic Parasitic Extractor for Circuit Simulation (SPECS).",
                    "A layout verification system for analog bipolar integrated circuits.",
                    "Solid model in geometric modelling system: HICAD.",
                    "Integration of solid modeling and data base management for CAD/CAM.",
                    "UNIGRAFIX.",
                    "VERDI: A computer aided design system for development and city planning.",
                    "Workshop - technology design rules for design automation.",
                    "Technology rules- the other side of technology dependent code.",
                    "Technology-independent circuit layout.",
                    "Technology design rules - a user's perspective.",
                    "Position paper role of technology design rules in Design Automation.",
                    "Statistical techniques of timing verification.",
                    "Path delay analysis for hierarchical building block layout system.",
                    "Timing analysis for nMOS VLSI.",
                    "The effect of register-transfer design tradeoffs on chip area and performance.",
                    "VGAUA: The Variable Geometry Automated Universal Array layout System.",
                    "APSS: An automatic PLA synthesis system.",
                    "Integrated computer aided design, documentation and manufacturing system for PCB electronics.",
                    "\"Minimizing PWB NC drilling\".",
                    "Simplification of CNC programming for PWB routing.",
                    "Partitioning and placement technique for bus-structured PWB.",
                    "Linear ordering and application to placement.",
                    "Placement of circuit modules using a graph space approach.",
                    "Computer-aided partitioning of behavioral hardware descriptions.",
                    "The VLSI Design Automation Assistant: Prototype system.",
                    "A method of automatic data path synthesis.",
                    "Facet: A procedure for the automated synthesis of digital systems.",
                    "N.mPc: A retrospective.",
                    "Functional models for VLSI design.",
                    "Functional simulation shortens the development cycle of a new computer.",
                    "The N.2 System.",
                    "Computer Aided Programming.",
                    "PLEASURE: a computer program for simple/multiple constrained/unconstrained folding of Programmable Logic Arrays.",
                    "Bounds on the saved area ratio due to PLA folding.",
                    "PRONTO: Quick PLA product reduction.",
                    "Optimum reduction of programmable logic array.",
                    "Robots in design (Panel Discussion).",
                    "Heuristics for the Circuit Realization Problem.",
                    "Binary Decision Diagrams: From abstract representations to physical implementations.",
                    "Some Computer Aided Engineering System design principles.",
                    "General river routing algorithm.",
                    "A new channel routing problem.",
                    "Hierarchical channel router.",
                    "The relational data model for CAD(Tutorial/Panel/Workshop): Close encounters of the third normal form.",
                    "Tutorial: The relational data model for Design Automation.",
                    "Edisim and Edicap: Graphical simulator interfaces.",
                    "An algebra for logic strength simulation.",
                    "A data structure for MOS circuits.",
                    "VHSIC hardware description (VHDL) development program.",
                    "The UK5000 - successful collaborative development of an integrated design system for a 5000 gate CMOS array with built-in test.",
                    "Placement of irregular circuit elements on non-uniform gate arrays.",
                    "Automatic routing of double layer gate arrays using a moving cursor.",
                    "Optimisation of global routing for the UK5000 gate array by iteration.",
                    "Automatic layout for gate arrays with one layer of metal.",
                    "An over-cell gate array channel router.",
                    "A new statistical model for gate array routing.",
                    "A topology for semicustom array-structured LSI devices, and their automatic customisation.",
                    "Automatic batch processing in multilayer ceramic metallization.",
                    "CAD/CAM - the foundation for Computer Integrated Manufacturing.",
                    "Test strategy for microprocessers.",
                    "A design verification methodology based on concurrent simulation and clock suppression.",
                    "Total stuct-at-fault testing by circuit transformation.",
                    "Testing for bridging faults (shorts) in CMOS circuits.",
                    "ILS - interactive logic simulator.",
                    "ACE: A Circuit Extractor.",
                    "MACH : a high-hitting pattern checker for VLSI mask data.",
                    "Consistency checking for MOS/VLSI circuits.",
                    "Space efficient algorithms for VLSI artwork analysis.",
                    "Experiments with the SLIM Circuit Compactor.",
                    "CAF: A computer-assisted floorplanning tool.",
                    "Laying the power and ground wires on a VLSI chip.",
                    "The Transfer of University Software for Industry Use.",
                    "A graphical tool for conceptual design of data base applications.",
                    "UCAD: Building Design Automation with general purpose software tools on UNIX.",
                    "Behavioral level transformation in the CMU-DA system.",
                    "HOPLA-PLA optimization and synthesis.",
                    "Internal connection problem in large optimized PLAs.",
                    "Microprocessor systems modeling with MODLAN."
                ]
            }
        ]
    },
    {
        "year": "1982",
        "name": "19th DAC 1982",
        "info": "Las Vegas, Nevada, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1982",
                "sub_name": "Proceedings of the 19th Design Automation Conference, DAC '82, Las Vegas, Nevada, USA, June 14-16, 1982.",
                "count": 132,
                "papers": [
                    "A survey of the state-of-the-art of design automation an invited presentation.",
                    "Robotics: The new automation tool.",
                    "Design for testability.",
                    "A retrospective on software engineering in design automation.",
                    "Designer's Workbench: Delivery of cad tools.",
                    "A utilitarian approach to CAD.",
                    "An analytical method for compacting routing area in integrated circuits.",
                    "Optimal single row router.",
                    "A new two-dimensional routing algorithm.",
                    "The Yorktown Simulation Engine: Introduction.",
                    "The Yorktown Simulation Engine.",
                    "Software support for the Yorktown Simulation Engine.",
                    "A logic simulation machine.",
                    "Workshop - industrial robotics.",
                    "IBM 3081 system overview and technology.",
                    "Design verification system for large-scale LSI designs.",
                    "Operational aspects of design automation for the IBM 3081.",
                    "Automated conversion of design data for building the IBM 3081.",
                    "A minimum-impact routing algorithm.",
                    "The 1-2-3 routing algorithm or the single channel 2-step router on 3 interconnection layers.",
                    "A consideration of the number of horizontal grids used in the routing of a masterslice layout.",
                    "A bus router for IC layout.",
                    "A depth-first branch-and-bound algorithm for optimal PLA folding.",
                    "Optimal bipartite folding of PLA.",
                    "Techniques for programmable logic array folding.",
                    "A logic minimizer for VLSI PLA design.",
                    "Philo-a VLSI design system.",
                    "Gate matrix layout of random control logic in a 32-bit CMOS CPU chip adaptable to evolving logic design.",
                    "A linear-time heuristic for improving network partitions.",
                    "Automated partitioning of hierarchically specified digital systems.",
                    "Interactive design language: A unified approach to hardware simulation, synthesis and documentation.",
                    "The conlan project: Status and future plans.",
                    "VHSIC HDL.",
                    "Evolution of the engineering design system data base.",
                    "Hardware support for automatic routing.",
                    "Global wiring on a wire routing machine.",
                    "A hardware assisted design rule check architecture.",
                    "Toward CAM-oriented CAD.",
                    "A layout system for high precision design of progressive die.",
                    "The planar package planner for system designers.",
                    "Automatic floorplan design.",
                    "A database management system for design engineers.",
                    "A database approach for managing VLSI design data.",
                    "A low cost, transportable, data management system for LSI/VLSI design.",
                    "Aw expanded logic equation list for checkout.",
                    "PAOLA: A tool for topological optimization of large PLAS.",
                    "A layout synthesis system for NMOS gate-cells.",
                    "A functional level modelling language for digital simulation.",
                    "Modular description/simulation/synthesis using DDL.",
                    "A hardware description language for processor based digital systems.",
                    "Special purpose vs. general purpose hardware for da.",
                    "Towards VLSI complexity: The DA algorithm scaling problem: can special DA hardware help?",
                    "The excell method for efficient geometric access to data.",
                    "The quad-CIF tree: A data structure for hierarchical on-line algorithms.",
                    "Object data structures towards distributed graphics processing.",
                    "SAGA: An Experimental Silicon Assembler.",
                    "Riot - a simple graphical chip assembly tool.",
                    "Designing gate arrays using a silicon compiler.",
                    "Testing functional faults in VLSI.",
                    "A fault simulation methodology for VLSI.",
                    "A fault simulator for MOS LSI circuits.",
                    "Design automation algorithms: Research and applications.",
                    "Parametric pattern router.",
                    "A \"greedy\" channel router.",
                    "An efficient variable-cost maze router.",
                    "Automated rip-up and reroute techniques.",
                    "Important criteria in selecting engineering work stations.",
                    "Experiments using interactive color raster graphics for CAD.",
                    "Design of command menus for CAD systems.",
                    "A symbolic design system for integrated circuits.",
                    "ALI: A procedural language to describe VLSI layouts.",
                    "The \"PI\" (placement and interconnect) system.",
                    "Electronic Chip-in-Place Test.",
                    "An enhancement of lssd to reduce test pattern generation effort and increase fault coverage.",
                    "Verification testing.",
                    "Modeling polyhedral solids bounded by multi-curved parametric surfaces.",
                    "A user interface for architectural design, a case study.",
                    "Design of a graphic processor for computer-aided drafting.",
                    "An interactive drafting system based on two dimensional primitives.",
                    "Lyra: A new approach to geometric layout rule checking.",
                    "Cellular image processing techniques for VLSI circuit layout validation and routing.",
                    "Programs for verifying circuit connectivity of mos/lsi mask artwork.",
                    "A \"non-restrictive\" artwork verification program for printed circuit boards.",
                    "DORA: : CAD interface to automatic diagnostics.",
                    "Automatic generation of microprocessor test programs.",
                    "Test generation for programmable logic arrays.",
                    "An interactive testability analysis program - ITTAP.",
                    "Speed and accuracy in digital network simulation based on structural modeling.",
                    "Timing Verification and the Timing Analysis program.",
                    "Developments in logic network path delay analysis.",
                    "Auto-delay: A program for automatic calculation of delay in LSI/VLSI chips.",
                    "Timing verification system based on delay time hierarchical nature.",
                    "Synchronous path analysis in MOS circuit simulator.",
                    "Simplified data structure for \"mini-based\" turnkey CAD systems.",
                    "A hybrid CAD/CAM system for mechanical applications.",
                    "Making the wire frame solid.",
                    "A placement algorithm for polycell LSI and ITS evaluation.",
                    "On finding most optimal rectangular package plans.",
                    "A combined force and cut algorithm for hierarchical VLSI layout.",
                    "Transmission gate modeling in an existing three-value simulator.",
                    "Relax: A new circuit for large scale MOS integrated circuits.",
                    "Implication algorithms for MOS switch level functional macromodeling implication and testing.",
                    "A design system approach to data integrity.",
                    "QCADS-a LSI CAD system for minicomputer.",
                    "A Deterministic finite automaton approach to design rule checking for VLSI.",
                    "Arbitrarily-sized module location technique in the lop system.",
                    "ICAD/PCB: Integrated computer aided design system for printed circuit boards.",
                    "Two-dimensional channel routing and channel intersection problems.",
                    "Defining and implementing a multilevel design representation with simulation applications.",
                    "An Interactive Simulation System for structured logic design - ISS.",
                    "Logic simulation for LSI.",
                    "VLSI design methodology workshop.",
                    "Digital logic modeling system based on MODLAN.",
                    "VEEP A VEctor Editor and Preparer.",
                    "Automated layout in ASHLAR: An approach to the problems of \"General Cell\" layout for VLSI.",
                    "Hierarchical top-down layout design method for VLSI chip.",
                    "CGALA-a multi technology Gate Array Layout system.",
                    "LAMBDA: A quick, low cost layout design system for master-slice LSI s.",
                    "A formal method for computer design verification.",
                    "Formal semantics for the automated derivation of micro-code.",
                    "Logical correctness by construction.",
                    "A verification technique for hardware designs.",
                    "Computer system design description.",
                    "Top down design and testability of VLSI circuits.",
                    "An interactive logic synthesis system based upon AI techniques.",
                    "A language for a scientific and engineering database system.",
                    "A design methodology based upon symbolic layout and integrated cad tools.",
                    "Optimum placement of two rectangular blocks.",
                    "On routing for custom integrated circuits.",
                    "On routing two-point nets across a channel.",
                    "Measurements of a VLSI design.",
                    "Distributed computation for design aids."
                ]
            }
        ]
    },
    {
        "year": "1981",
        "name": "18th DAC 1981",
        "info": "Nashville, Tennessee, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1981",
                "sub_name": "Proceedings of the 18th Design Automation Conference, DAC '81, Nashville, Tennessee, USA, June 29 - July 1, 1981.",
                "count": 135,
                "papers": [
                    "CAD for military systems, an essential link to LSI, VLSI and VHSIC technology.",
                    "Recent developments in representation in the science of design.",
                    "The Hughes Automated Layout System - automated LSI/VLSI layout based on channel routing.",
                    "An algorithm for searching shortest path by propagating wave fronts in four quadrants.",
                    "Computation of power supply nets in VLSI layout.",
                    "Design automation status in Japan.",
                    "A design automation system for electronic switching systems.",
                    "An integrated computer aided design system for gate array masterslices: Part 1. Logic reorganization system LORES-2.",
                    "Creating and updating space occupancy and building plans using interactive graphics.",
                    "Plant design management system (PDMS) in action.",
                    "Interactive shape generation and spatial conflict testing.",
                    "Symbolic simulation for functional verification with ADLIB and SDL.",
                    "On proving the correctness of optimizing transformations in a digital design automation system.",
                    "Deterministic systems design from functional specifications.",
                    "Hierarchical design verification for large digital systems.",
                    "A simulator to replace wire rules for high speed computer design.",
                    "A critical path delay check system.",
                    "Survey of analysis, simulation and modeling for large scale logic circuits.",
                    "Routing of printed circuit boards.",
                    "On the use of the linear assignment algorithm in module placement.",
                    "Automatic component placement in an interactive minicomputer environment.",
                    "PAS-LOP: An automatic module location system for PWB.",
                    "A totally integrated systems approach to design and manufacturing at McDonnell Douglas Corporation.",
                    "Mechanical design automation in IBM Poughkeepsie.",
                    "Application of volumetric modeling to mechanical design and analysis.",
                    "A perspective view of the MODCON system.",
                    "A maximal resolution guided-probe testing algorithm.",
                    "LSI product quality and fault coverage.",
                    "An algorithmic pretest development for fault identification in analog networks.",
                    "Hardware description levels and test for complex circuits.",
                    "Automatic generation and characterization of CMOS polycells.",
                    "Virtual grid symbolic layout.",
                    "Combining graphics and a layout language in a single interactive system.",
                    "The Cell Design System.",
                    "Functional level simulation in FANSIM3 - algorithms, data structures and results.",
                    "Diagnostic system for large scale logic cards and LSI'S.",
                    "PODEM-X: An automatic test generation system for VLSI logic structures.",
                    "Digital system simulation: Current status and future trends or darwin's theory of simulation.",
                    "BOLT-a block oriented design specification language.",
                    "A MOS/LSI oriented logic simulator.",
                    "A timing verification system based on extracted MOS/VLSI circuit parameters.",
                    "An automatic/interactive layout planning system for arbitrarily-sized rectangular building blocks.",
                    "A State-Machine Synthesizer - SMS.",
                    "Automatic generation of cells for recurrence structures.",
                    "Overview of an Arithmetic Design System.",
                    "ABLE: A LISP-based layout modeling language with user-definable procedural models for storage/logic array design.",
                    "Government interest and involvement in design automation development (Panel Discussion).",
                    "Government interest and involvement in design automation development (Position paper for the Panel Discussion).",
                    "Position statement - tools for design automation from a university point of view.",
                    "Changing the Government's role in design automation (Position Paper).",
                    "Government interest and involvement in DA from the Sandia viewpoint.",
                    "Current issues in government interest and involvement in CAD.",
                    "Government actions to increase CAD software productivity.",
                    "Design Automation - a perspective (Position Paper).",
                    "Government interest and involvement in design automation development the VHSIC perspective.",
                    "Automatic test generation for stuck-open faults in CMOS VLSI.",
                    "Using error latch trace to obtain diagnostic information.",
                    "Random fault analysis.",
                    "Verification and optimization for LSI & PCB layout.",
                    "A high-density multilayer PCB router based on necessary and sufficient conditions for single row routing.",
                    "Performance of interconnection rip-up and reroute strategies.",
                    "Automatic PLA synthesis from a DDL-P description.",
                    "A computer-aided-design system for segmented-folded PLA macro-cells.",
                    "Optimization of the PLA area.",
                    "Partitioning for VLSI placement problems.",
                    "Automatic placement of rectangular blocks with the interconnection channels.",
                    "Placement of variable size circuits on LSI masterslices.",
                    "A set of programs for MOS design.",
                    "PAS-CIP: An interactive logic design system.",
                    "A CAD system for logic design based on frames and demons.",
                    "Defining the bounding edges of a SynthaVision solid model.",
                    "Geometric modeling technology.",
                    "Interactive graphics for volume modeling.",
                    "The modeling and synthesis of bus systems.",
                    "A technology relative Logic Synthesis and Module Selection system.",
                    "Algorithms for multiple-criterion design of microprogrammed control hardware.",
                    "A multiprocessor raster display for interactive graphics system design.",
                    "A remote design station for customer Uncommitted Logic Array designs.",
                    "A low cost hierarchical system for VLSI layout and verification.",
                    "Process oriented logic simulation.",
                    "GSP: A logic simulator for LSI.",
                    "Vector coding techniques for high speed digital simulation.",
                    "Software engineering applied to computer-aided design (CAD) software development.",
                    "Computer-aided computer-aided design: Improving CAD programmer productivity.",
                    "INCOD: A system for Interactive Conceptual Data Base Design.",
                    "An O (N log N) algorithm for Boolean mask operations.",
                    "A concurrent pattern operation algorithm for VLSI mask data.",
                    "Efficient Boolean operations on IC masks.",
                    "Domain knowledge and the design process.",
                    "A CODASYL CAD data base system.",
                    "A vertically organized computer-aided design data base.",
                    "The analog behavior of digital integrated circuits.",
                    "Signal delay in RC tree networks.",
                    "The generation of Technical Data Drawing Packages by the integration of Design Automation Graphics.",
                    "User documentation for Design Automation at TI.",
                    "PRIMEAIDS: An integrated electrical design environment.",
                    "Automatic input and interactive editing systems of logic circuit diagrams.",
                    "The relational/network Hybrid data model for Design Automation Databases.",
                    "Data structures for CAD object description.",
                    "Some properties of a probabilistic model for global wiring.",
                    "Aiming at a general routing strategy.",
                    "Contrasts in physical design between LSI and VLSI.",
                    "Circuit recognition and verification based on layout information.",
                    "PANAMAP-B: A mask verification system for bipolar IC.",
                    "Custom VLSI electrical rule checking in an intelligent terminal.",
                    "A structured approach to selecting a CAD/CAM system.",
                    "The \"gap\" between users and designers of CAD/CAM systems: Search for solutions.",
                    "The role of engineering in the evolving technology/automation interface.",
                    "What to do when the seat of your pants wears out - the formalization of the VLSI design process.",
                    "The effects of CAD on the engineering organization (Position paper).",
                    "The role of engineering in the evolving technology/automation interface.",
                    "Graphics language / one - IBM Corporate-Wide physical design data format.",
                    "A total verification of printed circuit artwork.",
                    "Automatic VLSI layout verification.",
                    "An optimum layer assignment for routing in ICs and PCBs.",
                    "On the layering problem of multilayer PWB wiring.",
                    "TWIGY - a topological algorithm based routing system.",
                    "A preprocessor for channel routing.",
                    "A dogleg \"optimal\" channel router with completion enhancements.",
                    "A statistical model for net length estimation.",
                    "A MOS modelling technique for 4-state true-value hierarchical logic simulation or Karnough knowledge.",
                    "MOSSIM: A switch-level simulator for MOS LSI.",
                    "Functional modelling for logic simulation.",
                    "AIDE - a tool for computer architecture design.",
                    "CELTIC - solving the problems of LSI design with an integrated polycell DA system.",
                    "An integrated computer aided design system for gate array masterslices: Part 2 the layout design system MARS-M3.",
                    "SHARPS: A hierarchical layout system for VLSI.",
                    "MILD - A cell-based layout system for MOS-LSI.",
                    "A parallel bit map processor architecture for DA algorithms.",
                    "A formal method for the specification, analysis, and design of register-transfer level digital logic.",
                    "On logic comparison.",
                    "Area-time efficient addition in charge based technology.",
                    "Computer-Aided Design, Manufacturing, Assembly and Test (CADMAT).",
                    "Test data verification - not just the final step for test data before release for production testing.",
                    "Structured trace diagnosis for LSSD board testing - an alternative to full fault simulated diagnosis."
                ]
            }
        ]
    },
    {
        "year": "1980",
        "name": "17th DAC 1980",
        "info": "Minneapolis, Minnesota, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1980",
                "sub_name": "Proceedings of the 17th Design Automation Conference, DAC '80, Minneapolis, Minnesota, USA, June 23-25, 1980.",
                "count": 95,
                "papers": [
                    "Chairman's introduction.",
                    "Keynote speaker.",
                    "The evolution of design automation to meet the challanges of VLSI.",
                    "A generalized channel router.",
                    "A \"grid-free\" channel router.",
                    "An over-the-cell router.",
                    "Design automation at a large architect-engineer.",
                    "System facilities for CAD databases.",
                    "Weaknesses of commercial data base management systems in engineering applications.",
                    "A new test pattern generation system.",
                    "Fault diagnosis based on effect-cause analysis: An introduction.",
                    "Test generation costs analysis and projections.",
                    "Issues in IC implementation of high level, abstract designs.",
                    "A layout system for the random logic portion of MOS LSI.",
                    "Automation of design for uncommitted logic array.",
                    "The standard transistor array (STAR): Part I A two-layer metal semicustom design system.",
                    "Inter-active graphic methods for automating mechanical engineering design and analyses.",
                    "Computer-aided assignment of manufacturing tolerances.",
                    "Automation of sheet metal design and manufacturing.",
                    "Verification of timing constraints on large digital systems.",
                    "The SLIDE simulator: A facility for the design and analysis of computer interconnections.",
                    "Developments in verification of design correctness (A Tutorial).",
                    "A survey of space allocation algorithms in use in architectural design in the past twenty years.",
                    "Digital test generation and design for testability.",
                    "SCOAP: Sandia controllability/observability analysis program.",
                    "The design and implementation of fault insertion capabilities for ISPS.",
                    "An accurate functional level concurrent fault simulator.",
                    "An integrated CAD system for architecture.",
                    "A prestructuring model for system arrangement problems.",
                    "A data structure for interactive placement of rectangular objects.",
                    "A line-expansion algorithm for the general routing problem with a guaranteed solution.",
                    "A fast maze router with iterative use of variable search space restriction.",
                    "An implementation of a saturated zone multi-layer printed circuit board router.",
                    "Design integrity and immunity checking: A new look at layout verification and design rule checking.",
                    "A hierarchical approach for layout versus circuit consistency check.",
                    "A hierarchical approach for layout versus circuit consistency check.",
                    "An integrated mask artwork analysis system.",
                    "An IC design station needs a high performance color graphic display.",
                    "SIDS (A Symbolic Interactive Design System).",
                    "Interactive wiring system.",
                    "Optimization of the influence of problem modifications on given microprogrammed controllers.",
                    "Alex: A conversational, hierarchical logic design system.",
                    "Verifying deep logic hierarchies with ALEX.",
                    "Design automation and VLSI in the 80's (Panel Discussion).",
                    "A contemporary perspective on design automation and VLSI in the 80's (Position Statement).",
                    "Design automation trends for VLSI in the 1980s (Position Statement).",
                    "Design automation and VLSI in the 80's (Position Statement).",
                    "Design tools for VLSI (Position Statement).",
                    "The VLSI design challenge of the 80's (Position Statement).",
                    "VLSI - a challenge for system designers (Position Statement).",
                    "Desisn automation and VLSI in the 80's (Position Statement).",
                    "The management of engineering changes using the PRIMUS system.",
                    "An interactive test data system for LSI production testing.",
                    "A tool to support design automation in batch manufacturing.",
                    "High-speed concurrent fault simulation with vectors and scalars.",
                    "An optimized ATPG.",
                    "Methods for generalized deductive fault simulation.",
                    "The incorporation of functional level element routines into an existing digital simulation system.",
                    "The complexity of design automation problems.",
                    "Complexity theory and design automation.",
                    "Design process analysis: A measurement and analysis technique.",
                    "The electronics engineer's design station.",
                    "An Interactive Graphics System for custom design.",
                    "Technical documentation by \"MAGIC\" (Machine Aided Graphics for Illustration and Composition.",
                    "The use of graphics processors for circuit design simulation at GTE AE Labs.",
                    "The Standard Transistor Array (star) (Part II automatic cell placement techniques).",
                    "Efficient placement and routing techniques for master slice LSI.",
                    "Comet - a fast component placer.",
                    "Gate assignment and pack placement: Two approaches compared.",
                    "Algebraic analysis of nondeterministic behavior.",
                    "Detecting bridging and stuck-at faults at input and output pins of standard digital components.",
                    "Automatic design with dependence graphs.",
                    "The real world of design automation - part III or The user's viewpoint chairman's introduction (Panel Discussion).",
                    "A CAD user's perspective what gets done right wrong and not at all (Position Paper).",
                    "Will your bridge stand the load? (Position Paper).",
                    "Observations of a CAD user (Position Paper).",
                    "An automatic routing system for high density multilayer printed wiring boards.",
                    "The interchange algorithms for circuit placement problems.",
                    "The genealogical approach to the layout problem.",
                    "A new look at logic synthesis.",
                    "Combinational logic synthesis from an HDL description.",
                    "Practical automated design of LSI for large computers.",
                    "Table lookup techniques for fast and flexible digital logic simulation.",
                    "Justification and financial analysis for CAD.",
                    "A prototyping and simulation approach to interactive computer system design.",
                    "Selecting and successfully implementing a turnkey computer graphics system.",
                    "A hierarchical bit-map format for the representation of IC mask data.",
                    "Cell map representation for hierarchical layout.",
                    "SLIM-the translation of symbolic layouts into mask data.",
                    "A data structure for gridless routing.",
                    "A multiple delay simulator for MOS LSI circuits.",
                    "A mixed-mode simulator.",
                    "MIXS: A mixed level simulator for large digital system logic verification.",
                    "Functional level simulation at Raytheon.",
                    "Position statement - CAD for VLSI."
                ]
            }
        ]
    },
    {
        "year": "1979",
        "name": "16th DAC 1979",
        "info": "San Diego, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1979",
                "sub_name": "Proceedings of the 16th Design Automation Conference, DAC '79, San Diego, California, USA, June 25-27, 1979.",
                "count": 92,
                "papers": [
                    "A min-cut placement algorithm for general cell assemblies based on a graph representation.",
                    "A two-dimensional placement algorithm for the master slice LSI layout problem.",
                    "A hierarchical placement procedure with a simple blocking scheme.",
                    "Placement algorithm by partitioning for optimum rectangular placement.",
                    "Incremental processing applied to Steinberg's placement procedure.",
                    "The use of color and 3-D temporal and spatial data management techniques in computer-aided design.",
                    "A low cost satellite for fast interactive graphics in a time-sharing environment.",
                    "Concepts of a microcomputer design language.",
                    "The MIMOLA design system a computer aided digital processor design method.",
                    "The MIMOLA design system: Detailed description of the software system.",
                    "Instruction set processor specifications for simulation, evaluation, and synthesis.",
                    "The CMU design automation system: An example of automated data path design.",
                    "Unified Shapes Checker - a checking tool for LSI.",
                    "Circuit simulation and timing verification based on MOS/LSI mask information.",
                    "LSI layout checking using bipolar device recognition technique.",
                    "CALMOS: A portable software system for the automatic and interactive layout of MOS/LSI.",
                    "A new circuit placement program for FET chips.",
                    "An experimental input system of hand-drawn logic circuit diagram for LSI CAD.",
                    "Automatic pipe routing and material take-off system for chemical plant.",
                    "Stonewalls: Experiments in intelligent drafting.",
                    "DRAW3D: Time sharing graphic interaction using a device-space buffer.",
                    "Computer simulation of foliage shading in building energy loads.",
                    "Multiple fault diagnosis in combinational networks.",
                    "TMEAS, a testability measurement program.",
                    "Testing of MOS combinational networks a procedure for efficient fault simulation and test generation.",
                    "Behavioral-level test development.",
                    "Generation of hazard free tests using the D-algorithm in a timing accurate system for logic and deductive fault simulation.",
                    "Designers Workbench - efficient and economical design aids.",
                    "A procedure for checking the topological consistency of a 2-D or 3-D finite element mesh.",
                    "Computer Aided Ship Design and numerically controlled production of towing tank models.",
                    "Automation of manufacturing planning, shop loading and work measurement in an engineering job shop environment.",
                    "A partial solution to fitting large parametric surfaces in computer-aided design systems.",
                    "Macrosimulation with Quasi-general Symbolic FET Macromodel and Functional Latency.",
                    "Methods of modelling digital devices for logic simulation.",
                    "Digital logic simulation at the gate and functional level.",
                    "A hybrid scheduling technique for hierarchical logic simulators or \"Close Encounters of the Simulated Kind\".",
                    "Efficient simulation of AHPL.",
                    "SILOG: A practical tool for large digital network simulation.",
                    "SABLE: A tool for generating structured, multi-level simulations.",
                    "Symbolic simulation for correct machine design.",
                    "Optimal layout of CMOS functional arrays.",
                    "The minimum width routing of A 2-row 2-layer polycell-layout.",
                    "MIRAGE - a simple-model routing program for the hierarchical layout design of IC masks.",
                    "Introduction to silicon compilation.",
                    "IC specification language.",
                    "Bristle Blocks: A silicon compiler.",
                    "Silicon compilation-a hierarchical use of PLAs.",
                    "A software system for Automated Placement And Wiring of LSI chips.",
                    "Dynamic design rule checking in an interactive printed circuit editor.",
                    "PC board layout techniques.",
                    "The real world of design automation - part II or adapting to the joys of madness (Panel Session).",
                    "\"Views of a vendor\" (Position Paper).",
                    "Design Automation concerns (Position Paper).",
                    "Future of design automation (Position Paper).",
                    "Moving a D.A. system from development to production (Position Paper).",
                    "Design Automation philosophies (Position Paper).",
                    "Design verification based on functional abstraction.",
                    "Design and verification of large-scale computers by using DDL.",
                    "Logic verification system for very large computers using LSI's.",
                    "The application of program verification techniques to hardware verification.",
                    "Cost effective data entry techniques for design automation.",
                    "Electron beam lithography.",
                    "Hughes S&CG custom LSI layouts - 'we did it our way'.",
                    "A Computer-Aided Design data base.",
                    "Hierarchical modeling and simulation in VISTA.",
                    "A placement capability based on partitioning.",
                    "A design aids data base for digital components.",
                    "Descriptive databases in some design/manufacturing environments.",
                    "Component library for an integratel DA system.",
                    "The design of an efficient data base to support an interactive LSI layout system.",
                    "The complete VLSI design system.",
                    "Topological analysis for VLSI circuits.",
                    "Placement algorithms for arbitrarily shaped blocks.",
                    "Global router.",
                    "New algorithms for grid-less routing of high density printed circuit boards.",
                    "A \"lookahead\" router for multilayer printed wiring boards.",
                    "An application of branch and bound method to automatic printed circuit board routing.",
                    "An interactive routing program with On-line clean-up of sketched routes.",
                    "An interactive layout system of analog printed wiring boards.",
                    "An introduction to the N. mPc design environment.",
                    "The N. mPc system description facility.",
                    "The N.mPc runtime environment.",
                    "An evaluation of the N. mPc design environment.",
                    "Can C.A.D. meet the VLSI design problems of the 80's?(Panel Discussion).",
                    "Will Disign tools catch up to VLSI design.",
                    "VLSI - a design challenge.",
                    "VLSI design methodology the problem of the 80's for microprocessor design.",
                    "CAD system for VLSI.",
                    "Can CAD meet the VLSI design problems of the 80's?",
                    "Can CAD meet the VLSI design problems of the 80's.",
                    "Computer hardware description languages and their applications.",
                    "Developments in computer simulation of gate level physical logic."
                ]
            }
        ]
    },
    {
        "year": "1978",
        "name": "15th DAC 1978",
        "info": "Las Vegas, Nevada, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1978",
                "sub_name": "Proceedings of the 15th Design Automation Conference, DAC '78, Las Vegas, Nevada, USA, June 19-21, 1978.",
                "count": 75,
                "papers": [
                    "An integrated system for interactive editing of schematics, logic simulation and PCB layout design.",
                    "Maintaining integrity in complex shape definitions.",
                    "A practical technique for benefit-cost analysis of Computer-Aided Design and Drafting Systems.",
                    "\"A user's experience in Computer Aided Manufacturing\" or \"CAM\" at GTE - Automatic Electric.",
                    "Distributed processing in manufacturing at GTE Automatic Electric.",
                    "Computer aids systems map-based record systems.",
                    "Data preparation and entry for computer-aided mapping.",
                    "CAMRAS: Computer Assisted Mapping & Records Activity Systems.",
                    "File format for data exchange between graphic data bases.",
                    "An approach to gate assignment and module placement for printed wiring boards.",
                    "Pin assignment on a printed circuit board.",
                    "Implementation of an interactive printed circuit design system.",
                    "A multi-pass, multi-algorithm approach to PCB routing.",
                    "A topologically based non-minimum distance routing algorithm.",
                    "Fast maze router.",
                    "A test methodology for large logic networks.",
                    "Selective controllability: A proposal for testing and diagnosis.",
                    "A unified approach to test data analysis.",
                    "A notation and system for 3-D constructions.",
                    "The three-dimensional graphical input method for architecture.",
                    "Representation and generation of rectangular dissections.",
                    "BUBBLE: Relationship diagrams using iterative vector approximation.",
                    "Interactive space layout: A graph theoretical approach.",
                    "Multisource illumination & shadowing.",
                    "An experiment in architectural instruction.",
                    "The design of a data base organization for an electronic equipment DA system.",
                    "Generalized translation in a data base system.",
                    "An Interactive Graphics System for the design of integrated circuits.",
                    "ICARUS: An interactive integrated circuit layout program.",
                    "Versatile mask generation techniques for custom microelectronic devices.",
                    "A color graphics system for I.C. mask design and analysis.",
                    "Methods for hierarchical automatic layout of custom LSI circuit masks.",
                    "Register-transfer level digital design automation: The allocation process.",
                    "A technology-relative computer-aided design system: Abstract representations, transformations, and design tradeoffs.",
                    "Computer aided design of microprocessor-based systems.",
                    "Phoenix system overview.",
                    "Phoenix architecture.",
                    "Programmers workbench, unix and documentation.",
                    "Circuit design aids on unix.",
                    "FORMPLOT - a forms design system.",
                    "Logic design automation of MOS combinational networks with fan-in, fan-out constraints.",
                    "LORES - Logic Reorganization System.",
                    "Interactive specification of structured designs.",
                    "Design verification and performance analysis.",
                    "SCALD: Structured Computer-Aided Logic Design.",
                    "The SCALD physical design subsystem.",
                    "Design rule verification based on one dimensional scans.",
                    "Automated techniques for product-grading systems design.",
                    "A computer graphic human figure system applicable to kineseology.",
                    "On the optimum two-dimensional allocation problem.",
                    "A synthesis rule for concurrent systems.",
                    "Guiding sensitization searches using problem reduction graphs.",
                    "SIGMA-CAD: Some new concepts in design of general purpose CAD systems.",
                    "A testing strategy for PLAs.",
                    "EBT: A comprehensive test generation technique for highly sequential circuits.",
                    "Functional simulation and fault diagnosis.",
                    "Automatic System Level Test Generation and Fault Location for Large Digital Systems.",
                    "CADMON: Improving the CAD system human interface.",
                    "DAS: An automated system to support design analysis.",
                    "How to develop module logic using pseudo-code and stepwise refinement.",
                    "Automating the software design process by means of software design and documentation language.",
                    "ASCE Avionic System Configuration Evaluation.",
                    "Multi-sim, a dynamic multi-level simulator.",
                    "SALOGS-IV-A program to perform logic simulation and fault diagnosis.",
                    "Accurate simulation of flip-flop timing characteristics.",
                    "A high performance delay calculation software system for MOSFET digital logic chips.",
                    "A module level simulation technique for systems composed of LSI's and MSI's.",
                    "LSI components modelling in a three-valued functional simulation.",
                    "Dynamic and deductive fault simulation.",
                    "Classification of PCB types for cost effective solutions.",
                    "A minicomputer based Interactive Graphics System as used for electronic design and automation.",
                    "The design of a dense PCB using an interactive DA system.",
                    "Software Manufacturing.",
                    "Topics in design automation data bases.",
                    "Structured design methodologies."
                ]
            }
        ]
    },
    {
        "year": "1977",
        "name": "14th DAC 1977",
        "info": "New Orleans, Louisiana, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1977",
                "sub_name": "Proceedings of the 14th Design Automation Conference, DAC '77, New Orleans, Louisiana, USA, June 20-22, 1977.",
                "count": 77,
                "papers": [
                    "A minicomputerized automatic layout system for two-layer printed wiring boards.",
                    "A multi-contouring algorithm.",
                    "A rectangle-probe router for multilayer P.C. boards.",
                    "Some theoretical aspects of algorithmic routing.",
                    "Prediction of wiring space requirements for LSI.",
                    "Computer/interactive cleanup of non-gridded PWB's after automatic routing.",
                    "A new look at test generation and verification.",
                    "An automated simultaneous probing system for testing complex logic assemblies 'the bed of nails system'.",
                    "Computer aided test pattern generation for digital processors.",
                    "Automatic test generation for large digital circuits.",
                    "Heuristic enhancement of an algorithmic test generator.",
                    "Simulator-oriented fault test generator.",
                    "Tools for map graphics.",
                    "Flight test analysis of missile control systems.",
                    "MIDAS an on-line real time material system.",
                    "Using a computer aided graphics system to help design and draft automotive components.",
                    "Fault modeling in a hierarchical simulator.",
                    "Concurrent fault simulation and functional level modeling.",
                    "Floss: An approach to automated layout for high-volume designs.",
                    "Analytical power/timing optimization technique for digital system.",
                    "An experimental system for power/timing optimization of LSI chips.",
                    "The siemens-avesta-system for computer-aided design of MOS-standard cell circuits.",
                    "Automatic ECL LSI design.",
                    "A production PCB layout system on a minicomputer.",
                    "DOCIL: An automatic system for printed circuit board (PCB) designing. A board description language and an algorithm to connect a set of points.",
                    "A human engineered PCB design system.",
                    "A concept for the editing of hardware resulting in an automatic hardware-editor.",
                    "Simulation of large communications networks using SPIN.",
                    "Logic design automation of diagnosable MOS combinational logic networks.",
                    "Practical experiences from signal probability simulation of digital designs.",
                    "Detection of static and dynamic hazards in logic nets.",
                    "Simulation techniques for microprocessors.",
                    "An efficient method of fault simulation for digital circuits modeled from boolean gates and memories.",
                    "Uncertainty and optimization in the design of building subsystems.",
                    "Symbols, graphics and architectural education: The pagan experience.",
                    "An affordable approach to an architectural computer system.",
                    "Evolution of a spatial allocation system: Allocate.",
                    "THE SITE MACHINE Computer-aided instruction in architectural education.",
                    "Computer aided design in North American Schools of Architecture.",
                    "Computer-aided design and practice in city college school of architecture.",
                    "Computer-aided architectural design.",
                    "Department of architecture university of illinois.",
                    "Computer aided design college of architecture University of Kentucky.",
                    "A second chance at automation as a design tool.",
                    "Yale school of architecture.",
                    "A class of min-cut placement algorithms.",
                    "The chip layout problem: A placement procedure for lsi.",
                    "The chip layout problem: An automatic wiring procedure.",
                    "Fast algorithms for LSI artwork analysis.",
                    "A comprehensive approach to a connectivity audit, or a fruitful comparison of apples and oranges.",
                    "A layout checking system for large scale integrated circuits.",
                    "The open shop interactive mask design operation at harris semiconductor.",
                    "Automatic optical design with accos v program.",
                    "A design automation system for printed circuit board assemblies.",
                    "Computer designed multilayer hybrid substrate using thick film technology.",
                    "Design verification of large scientific computers.",
                    "A Design Verification and Logic Validation System.",
                    "Designing with LCD: language for computer design.",
                    "An hierarchical language for the structural description of digital systems.",
                    "Cost effective layout digitizing and mask pen plotting of custom microelectronic devices.",
                    "Automating analog circuit diagrams using a list processing language.",
                    "CASS: Computer aided schematic system.",
                    "Manipulation of design data.",
                    "Measuring designer performance to verify design automation systems.",
                    "A design automation system for telephone electronic switching system.",
                    "SWESS - the middle system of a design automation network.",
                    "SPIDER - a Computer Aided Manufacturing Network.",
                    "PIRAMED project an integrated CAD/CAM system development.",
                    "CDL - A tool for concurrent hardware and software development.",
                    "Thick film substrate (Micropackage) design utilizing interactive Computer Aided Design systems.",
                    "Introduction to an LSI test system.",
                    "A logic design structure for LSI testability.",
                    "Automatic checking of logic design structures For compliance with testability ground rules.",
                    "Test generation for large logic networks.",
                    "Delay test generation.",
                    "Delay test simulation.",
                    "Software engineering techniques in design automation - a tutorial."
                ]
            }
        ]
    },
    {
        "year": "1976",
        "name": "13th DAC 1976",
        "info": "San Francisco, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1976",
                "sub_name": "Proceedings of the 13th Design Automation Conference, DAC '76, San Francisco, California, USA, June 28-30, 1976.",
                "count": 64,
                "papers": [
                    "Finite element mesh generation employing satellite graphics.",
                    "KINSYN: A minicomputer-based interactive mechanism design system.",
                    "A preprocessor for structural analysis programs.",
                    "Applications of a numerical geometry system in engineering.",
                    "Interactive graphics package for human engineering and layout of vehicle workspace.",
                    "Functional simulation in the lamp system.",
                    "Development and application of a designer oriented cyclic simulator.",
                    "An accurate time delay model for large digital network simulation.",
                    "Non-integral event timing for digital logic simulation.",
                    "F/LOGIC - An interactive fault and logic simulator for digital circuits.",
                    "A successful automated IC design system.",
                    "Automatic layout of low-cost quick-turnaround random-logic custom LSI devices.",
                    "Engagement of interactive graphic tools in a CAD-system for digital units.",
                    "Use of an on-line, time-shared graphics system to design and document printed circuit boards.",
                    "Computer aided design of printed circuit boards using remote graphics and TSO.",
                    "Petri nets as a common tool for design verification and hardware simulation.",
                    "Transmission line models, a unified physical network approach.",
                    "Bandpass filter approximation by interactive graphics.",
                    "A system for computer assisted planning (Planning ADES).",
                    "A language for selective distortion of spatial structures.",
                    "A new routing algorithm for two-sided boards with floating vias.",
                    "A topologically adaptable cellular router.",
                    "An organizational approach to routing printed circuit boards.",
                    "A solution to closeness checking of non-orthogonal printed circuit board wiring.",
                    "Multi-defect real time diagnosis using a single pin probe.",
                    "CDALGO - a test pattern generation program.",
                    "An implementation of computer aided test generation techniques.",
                    "Current problems related to LSI functional testing.",
                    "An automated probing procedure for board testing.",
                    "Some experimental results on placement techniques.",
                    "A new philosophy for interconnection on multilayer boards.",
                    "Common feature techniques for discrete optimization.",
                    "Placement and routing program for master-slice LSI's.",
                    "An analytic technique for router comparison.",
                    "A proven operational CAD system for P.W.B. design-based on a mini-computer and featuring fully automatic placement and routing.",
                    "Analysis of actual fault mechanisms in CMOS logic gates.",
                    "Partitioning logic circuits to maximize fault resolution.",
                    "SEGMA - A simulation package for conception aid and fault tolerance evaluation of computing systems.",
                    "Control and integration of a CAD data base.",
                    "Concepts in CAD data base structures.",
                    "An approach to program verification.",
                    "Design rule checking and analysis of IC mask designs.",
                    "Automatic circuit analysis based on mask information.",
                    "SLEUTH - a metal-to-metal audit program in an interactive environment.",
                    "The automatic recognition of silicon gate transistor geometries: An LSI design aid program.",
                    "Correction and wiring check-system for master-slice LSI.",
                    "A quantitative assessment of IBM's programming productivity techniques.",
                    "The design of program logic.",
                    "An approach to interactive graphic programming.",
                    "Language extensibility and program design.",
                    "Automatic generation of logic diagrams.",
                    "Non-gridded graphic input.",
                    "LTX - a system for the directed automatic design of LSI circuits.",
                    "A 2-dimensional placement algorithm for the layout of electrical circuits.",
                    "PRO - an automatic string placement program for polycell layout.",
                    "A \"Dogleg\" channel router.",
                    "SLIC - Symbolic Layout of Integrated Circuits.",
                    "On the topological aspects of the circuit layout problem.",
                    "The literature of software engineering: Description and guide.",
                    "Automating the design of microprocessor-based real time control systems.",
                    "Specification techniques.",
                    "A principle of algorithm design on limited problem domain.",
                    "Software reliability and design: A survey.",
                    "The calculation of the dimensions for an electromagnet with a T armature."
                ]
            }
        ]
    },
    {
        "year": "1975",
        "name": "12th DAC 1975",
        "info": "Boston, Massachusetts, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1975",
                "sub_name": "Proceedings of the 12th Design Automation Conference, DAC '75, Boston, Massachusetts, USA, June 23-25, 1975.",
                "count": 55,
                "papers": [
                    "On the status of design automation in canada.",
                    "An integrated system for computer design.",
                    "Design automation of electronics in Sweden.",
                    "State of the art and trends in Design Automation in Italy.",
                    "A new algebraic procedure for the simulation of large digital networks.",
                    "A module interface specification language.",
                    "The application software engineering tool.",
                    "John Hancock's experience with productivity techniques.",
                    "Application design within the system for business automation (SBA).",
                    "The system bal: a technique for spreading the use of CAD techniques within an industrial environment.",
                    "Digital logic simulation models and evolving technology.",
                    "Operational features of an MOS timing simulator.",
                    "Computer aided LSI circuit design: A relationship between topology and performance.",
                    "Three levels of accuracy for the simulation of different fault types in digital systems.",
                    "Test generation systems in Japan.",
                    "A simulation system for implementation and evaluation of diagnostic programs of a special-purpose telecommunication switching processor.",
                    "Present and future on P.C.B. layout design automation system at SIT-Siemens.",
                    "Integrated automation program (I.A.P.) for an electronic switching system.",
                    "NOMAD: A printed wiring board layout system.",
                    "Automatic component placement in the nomad system.",
                    "The placement problem as viewed from the physics of classical mechanics.",
                    "Current trends in the development of integrated general purpose CAD systems.",
                    "Program function test definition using a three-value simulator.",
                    "The software engineering technique of data hiding as applied to multi-level model implementation of logical devices in digital simulation.",
                    "A computer-aided minimum cost transfer machine layout design.",
                    "Computer aided design of industrial control systems.",
                    "Practical results with CADSYS.",
                    "A CAD system for unified hardware-software design.",
                    "The CAD-system REGENT.",
                    "Logic design system in Japan.",
                    "Design automation in norway.",
                    "A statistical method for test sequence evaluation.",
                    "Random test generation using concurrent logic simulation.",
                    "Real time diagnosis using single pin probe.",
                    "An emulator for an automatic test system.",
                    "Predicting fault detectability in combinational circuits - a new design tool?",
                    "Computer aids for multilayer printed wiring board design.",
                    "Prerouting analysis programs.",
                    "The automatic printed wire routing system of BACKIS.",
                    "A system for solution of the placement problem.",
                    "An algorithm for automatic line routing on Schematic Drawings.",
                    "The computer in the space planning process.",
                    "Integrated Designer's Activity Support System for Architecture.",
                    "Computer Aided Design in D. P. W.",
                    "An iterative algorithm for placement and assignment of integrated circuits.",
                    "A logic partitioning procedure by interchanging clusters.",
                    "A new approach to structural partitioning of computer logic.",
                    "A heuristic procedure for ordering MOS arrays.",
                    "The evolution of an integrated data base.",
                    "An integrated CAD data base system.",
                    "Relational data handling techniques in integrated circuit mask layout procedures.",
                    "An artwork design verification system.",
                    "Modeling and design description of hierarchical hardware/software systems.",
                    "Design validation in hierarchical systems.",
                    "Assembly drawings and bills of material creating system (ADMS)."
                ]
            }
        ]
    },
    {
        "year": "1974",
        "name": "11th DAC 1974",
        "info": "Denver, Colorado, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1974",
                "sub_name": "Proceedings of the 11th Design Automation Workshop, DAC '74, Denver, Colorado, USA, June 11-19, 1974.",
                "count": 47,
                "papers": [
                    "Philosophic comments on data base context and management in design automation.",
                    "CRITIC - an integrated circuit design rule checking program.",
                    "Master slice LSI Computer Aided Design system.",
                    "Advanced LILAC - an Automated Layout Generation system for MOS/LSIs.",
                    "Computer-aided process design and simulation for forging of turbine blades.",
                    "Metasystem: A hierarchically structured graphic tool.",
                    "An integer arithmetic path expansion algorithm.",
                    "An interactive man-machine approach to the computer logic partitioning problem.",
                    "An improved graph-theoretic model for the circuit layout problem.",
                    "\"A partitioning technique for LSI chips including a bunching algorithm\".",
                    "A simple computer-aided artwork system that works.",
                    "Automated inspection of electronic assemblies.",
                    "MAP: A user-controlled automated Mask Analysis Program.",
                    "Automated design and manufacture of printed circuit boards.",
                    "A simple, efficient design automation processor.",
                    "Microprogramming Design support System.",
                    "Computer aided schematics.",
                    "Automatic test-generation and test-verification of digital systems.",
                    "MSI and LSI impact on digital systems testing.",
                    "A system of computer programs for efficient test generation for combinational switching circuits.",
                    "A new heuristic test generation algorithm for sequential circuits.",
                    "A programmable configurator.",
                    "Speculation on the future of design automation.",
                    "An experimental comparison of force directed placement techniques.",
                    "A tool for computer design.",
                    "Transmission line models for transient analysis.",
                    "A combinatorial programming approach to the joint optimization of land use and transportation.",
                    "A procedure for generating floor plans computer aided design.",
                    "A computer aided land use study technique.",
                    "Interaction, interfaces and design.",
                    "\"A minicomputer-based logic-fault simulator\".",
                    "Functional testing of LSI gate arrays.",
                    "Timing analysis for digital fault simulation using assignable delays.",
                    "A Computer Aided System (CAS) for the design, manufacture, test, and documentation of digital Printed Circuit Boards.",
                    "Computer aided ship design at MarAd.",
                    "RTL - The firmware Design Automation system.",
                    "Automated sign design and stencil cutting system.",
                    "An iterative technique for printed wire routing.",
                    "A programmable printed-wiring router.",
                    "A system for multilayer printed wiring layout.",
                    "The IPAD System: A future management/engineering/design environment.",
                    "Feasibility study of an integrated program for aerospace vehicle design (IPAD).",
                    "Design automation in preliminary design.",
                    "GERMINAL: Towards a general and integrated system for computer aided design.",
                    "Using simulation to evaluate system performance.",
                    "Initial design concepts for an advanced design automation system.",
                    "Engineering Data Management System (EDMS) for computer aided design of digital computers."
                ]
            }
        ]
    },
    {
        "year": "1973",
        "name": "10th DAC 1973",
        "info": "Portland, Oregon, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1973",
                "sub_name": "Proceedings of the 10th Design Automation Workshop, DAC '73, Portland, Oregon, USA, June 25-27, 1973.",
                "count": 36,
                "papers": [
                    "The interconnection problem - a tutorial.",
                    "Assigning wires to layers of a printed circuit board.",
                    "Pin assignment of circuit cards and the routability of multilayer printed wiring backplanes.",
                    "A router for multilayer printed wiring backplanes.",
                    "An optimum channel-routing algorithm for polycell layouts of integrated circuits.",
                    "\"An interactive system for semi-automatic artwork generation of printed circuit boards\".",
                    "\"Some things that did not happen in software DA\".",
                    "Automating software design.",
                    "Programming for FORTRAN compatibility and machine independence.",
                    "A Partitioned Ring Structure Processor.",
                    "A standard test language - GOAL (Ground Operations Aerospace Language).",
                    "Towards a user based automated architectural design system: Theory, system operation and future development.",
                    "Computer Graphics Building Definition System.",
                    "\"Implementation of a space planning system in a small scale architecture office\".",
                    "Space plan: A user oriented package for the evaluation and the generation of spatial inter-relationships.",
                    "T. A. G. traffic study in building layouts.",
                    "The concurrent simulation of nearly identical digital networks.",
                    "Functional testing A user looks at logic simulation.",
                    "Integrated techniques for functional and gate-level digital logic simulation.",
                    "GRAFOS - A symbolic routing language.",
                    "Computer-aided prediction of delays in LSI logic systems.",
                    "DEX-Design Automation system cooperative development.",
                    "Design Automation System for ESS in FUJITSU.",
                    "WIDAS - Wiring Diagram Assembly System.",
                    "Computer aided design system for logic equipment applied to design of electronic switching equipment.",
                    "Automatic generation of diagnostic programs for TOSBAC - 5400/150.",
                    "Present and future in design automation systems.",
                    "Computerized design of large capital equipment.",
                    "The CAMS preliminary missile design automation program.",
                    "Parameter sensitivity studies for internal combustion engine control and design purposes.",
                    "An interactive graphic and process controlled system for composing and sampling loom constrained designs.",
                    "An interactive design automation system.",
                    "Electrical considerations in the computer aided design of logic circuit interconnections.",
                    "Circuit diagram generation via functional logic.",
                    "Design data base configuration control.",
                    "Evolution of the philosophy and capability for the CAD of digital modules."
                ]
            }
        ]
    },
    {
        "year": "1972",
        "name": "9th DAC 1972",
        "info": "Dallas, Texas, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1972",
                "sub_name": "Proceedings of the 9th Design Automation Workshop, DAC '72, Dallas, Texas, USA, June 26-28, 1972.",
                "count": 49,
                "papers": [
                    "Estimating software development schedules and costs.",
                    "A mental health project programmed and designed with the aid of interactive computer graphics.",
                    "Concept communications with design automation systems.",
                    "\"Computer generated artwork - the aide system\".",
                    "A tourguide to the AEDCAP Roadmap.",
                    "\"Error free MOS/LSI design system\".",
                    "\"An interactive, graphical system for the design of photomasks\".",
                    "On-line interactive graphics the designer's dream or the production manager's nightmare.",
                    "Clustering and linear placement.",
                    "A proper model for the partitioning of electrical circuits.",
                    "Techniques of gate assignment.",
                    "Pin assignment in automated printed circuit board design.",
                    "Topologic class routing for printed circuit boards.",
                    "A high quality, low cost router for MOS/LSI.",
                    "Fault simulation of digital logic utilizing a small host machine.",
                    "Fault-test analysis techniques based on logic simulation.",
                    "TEGAS2 - anatomy of a general purpose TEST GENERATION AND SIMULATION system for digital logic.",
                    "Logic simulation and fault analysis of a self-checking switching processor.",
                    "Applications of logic simulation in design automation at Texas Instruments.",
                    "A method for rapid testing of beam crossover circuits.",
                    "Hazard detection by a quinary simulation of logic devices with bounded propagation delays.",
                    "The graphically accessed interactive design of industrial pipe systems.",
                    "The value of digital printer plotting in ship design.",
                    "Spatial allocation in design and planning.",
                    "SYNARC: A computer - aided model for architectural design.",
                    "Combining proximity criteria with nature-of-the-spot criteria in architectural and urban design space planning problems using a computer-aided space allocation technique: A proposed technique and an example of its application.",
                    "Modeling the site planning of homogeneous uses.",
                    "Optimization of planning and architectural decisions under conditions of uncertain demand.",
                    "A heathkit approach for computer-aided comparison of building alternatives.",
                    "An interactive computer graphics space allocation system.",
                    "\"Building polyonimoes; an approach to the space layout problem\".",
                    "Problem areas and the combination of wall-units to satisfy room relation specification between rooms.",
                    "A logic and signal flow diagram subsystem.",
                    "Computer aided logic design.",
                    "Automated board layout.",
                    "A survey of current microprogrammed computers.",
                    "Microprogramming as a pedagogical tool in teaching computer science.",
                    "The role of microprogramming in the computer science curriculum.",
                    "\"Microprogramming - uses and tradeoffs\".",
                    "Interactive knitted textile design: A computer tool for designers and manufacturers.",
                    "Interactive graphics for schematic editing, a working tool.",
                    "The Interactive Computer Graphics System for Machined Part Design and NC Tape Generation.",
                    "Increasing capabilities in interactive computer graphics terminals.",
                    "Picture generation for Interactive Graphics.",
                    "Gate for gate modular replacement of combinational switching networks.",
                    "Optimal design of central processor data paths.",
                    "Design automation in network computers.",
                    "Design automation and queueing networks: An interactive system for the evaluation of computer queueing models.",
                    "Design optimization by adaptive control."
                ]
            }
        ]
    },
    {
        "year": "1971",
        "name": "8th DAC 1971",
        "info": "Atlantic City, NJ, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1971",
                "sub_name": "Proceedings of the 8th Design Automation Workshop, DAC '71, Atlantic City, NJ, USA, June 28-30, 1971.",
                "count": 39,
                "papers": [
                    "A digital system modeling philosophy and design language.",
                    "The structure and operation of a design language compatible simulator.",
                    "A system modeling language translator.",
                    "A summary of architectural involvement with computers.",
                    "The future of computer applications in the architectural profession.",
                    "Some computer-aided approaches to housing.",
                    "A microprogram simulator.",
                    "Race analysis of digital systems without logic simulation.",
                    "IMAGE: An interactive computer system for multi-constrained spatial synthesis.",
                    "Revisiting an operational graphic design system.",
                    "ALMS: Automated logic mapping system.",
                    "Partitioning and ordering of logic equations for optimum MOS LSI device layout.",
                    "Automated placement of multi-terminal components.",
                    "Wire routing by optimizing channel assignment within large apertures.",
                    "An approach to computerized space planning using graph theory.",
                    "Analyze - Compose - Display computer aided space planning.",
                    "The automated generation of architectural form.",
                    "GSP: A system for computer assisted space planning.",
                    "RELATE: Relationship layout technique.",
                    "A path analysis approach to the diagnosis of combinational circuits.",
                    "Application of a logic fault analyzer to the manufacture and maintenance of the CONTROL DATA 7600 computer.",
                    "An automated method for designing logic circuit diagnostic programs.",
                    "CLUSTR: A program for structuring design problems.",
                    "The three dimensions of architectural design automation.",
                    "A computer simulation approach to elevator system design.",
                    "Computer-controlled hardware testing: A programmer's view of the test center.",
                    "Fault detection and diagnosis of memory system faults.",
                    "Minimum test patterns for residue networks.",
                    "An information system in architectural practices.",
                    "A computerized management control system.",
                    "Rainbow: An integrated CAD system.",
                    "An interactive graphical logic design simulation system.",
                    "CIBOL - an interactive graphics program used in the design of printed wiring boards and generation of associated artmasters.",
                    "OLLS: The On-Line Logical Simulation System.",
                    "Logic Design System.",
                    "NONLISA: Nonlinear network simulation and analysis program.",
                    "Multiply indexed data management.",
                    "Mask Shop Information System.",
                    "Computer expansion of Boolean expressions."
                ]
            }
        ]
    },
    {
        "year": "1970",
        "name": "7th DAC 1970",
        "info": "San Francisco, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1970",
                "sub_name": "Proceedings of the 7th Design Automation Workshop, DAC '70, San Francisco, California, USA, June 22-25, 1970.",
                "count": 36,
                "papers": [
                    "IC mask layout with a single conductor layer.",
                    "An automated micro measurement system for integrated circuit masks.",
                    "Computer-aided space planning.",
                    "Real-time simulated earthquake motion of high rise structures.",
                    "A simplification heuristic for large flow tables.",
                    "Partitioning of logic graphs: A theoretical analysis of pin reduction.",
                    "An 1130-based logic, layout and evaluation system.",
                    "Quality of designs from an automatic logic generator (ALERT).",
                    "A view of a user-oriented production test data generation system.",
                    "An automatic system approach to the problem of memory circuit testing & fault diagnosis.",
                    "Minimizing the problem of logic testing by the interaction of a design group with user-oriented facilities.",
                    "Real time diagnosis of logic assemblies.",
                    "Automatic generation of functional logic test programs through simulation.",
                    "A system of computer aids for designing logic circuit tests.",
                    "An automated method for producing diagnostic programs.",
                    "Computer aided centrifugal pump design.",
                    "Computer-assisted template layout.",
                    "DAMN - a prototype program for the Dynamic Analysis of Mechanical Networks.",
                    "A checking method of wiring.",
                    "Computer aided diagnostic design for electronic switching systems.",
                    "Automation of test specifications for N/C printed circuit boards.",
                    "Optimal design of welded girders.",
                    "Interactive on-line computing in structural design.",
                    "Digital network design aids - an integrated approach.",
                    "FACOM 230-series computer design automation system.",
                    "Effective use of a computer aided design system.",
                    "A man-machine approach toward solving the traveling salesman problem.",
                    "A simulation program for monte carlo analysis and design.",
                    "An interactive graphical debugging system.",
                    "Machine aids to the design of ceramic substrates containing integrated circuit chips.",
                    "An algorithm for modeling saturating magnetic devices.",
                    "Computer-aided design of nonlinear dynamic systems.",
                    "A mathematical mockup - engine envelope described by computer.",
                    "Computer aided input/output for use with the finite element method of structural analysis.",
                    "Computer aided design of high density printed circuit boards.",
                    "Designing a system on a chip."
                ]
            }
        ]
    },
    {
        "year": "1969",
        "name": "6th DAC 1969",
        "info": "Miami Beach, Florida, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1969",
                "sub_name": "Proceedings of the 6th annual Design Automation Conference, DAC '69, Miami Beach, Florida, USA, June 8-12, 1969.",
                "count": 30,
                "papers": [
                    "A solution to line-routing problems on the continuous plane.",
                    "Cellular wiring and the cellular modeling technique.",
                    "Man-machine interaction in the design of rotating electrical machines.",
                    "Automation of re-entry vehicles' preliminary design.",
                    "The autopunch system or design automation comes to the sheet metal shop.",
                    "Mos LSI computer aided design system.",
                    "Accurate simulation of high speed computer logic.",
                    "Digital control simulation system.",
                    "An updated multilayer printed wiring C-A-D capability.",
                    "A discipline for generating practical optimal structural designs.",
                    "A network-variational basis for generalized computer representation of multifreedom, constrained, mechanical systems.",
                    "Automated design of open web steel joists.",
                    "Trw's extended sceptre software-dc program (TESS-DC) a non-linear worst case program.",
                    "Laplace transform computer program.",
                    "Interactive trajectory analysis: the graphic rocket system.",
                    "POGO: Programmer-oriented graphics operation.",
                    "A justification of, and an improvement on, a useful rule for predicting circuit-to-pin ratios.",
                    "WICOP a wire integration computer program.",
                    "A computer aided interconnection system.",
                    "Aw expanded logic equation list for checkout.",
                    "Simulation of urban growth as a function of accessibility.",
                    "Misuse and limitations of simulation as a business research technique: Some comments.",
                    "Evolution of the design of a high volume automatic car merge.",
                    "A simulation model for evaluating the effectiveness of various stock market strategies.",
                    "Computer-aided logic design on the TX-2 computer.",
                    "A user looks at da - yesterday, today, tomorrow.",
                    "A discussion of CDLI, a computer description language and associated design aid systems.",
                    "A low cost plotting system for generating electrical/electronic drawings.",
                    "Time-shared computer aided design with the digital plotters.",
                    "GLAD - a systems approach to artwork generation."
                ]
            }
        ]
    },
    {
        "year": "1968",
        "name": "5th DAC 1968",
        "info": "Washington, DC, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1968",
                "sub_name": "Proceedings of the 5th annual Design Automation Workshop, DAC '68, Washington, DC, USA, July 15-18, 1968.",
                "count": 28,
                "papers": [
                    "The use of engineering documentation in support of a high density logic test system.",
                    "GENDA - a generalized design automation system for modular hardware.",
                    "Microelectronics and printed circuits: Problems and their solutions.",
                    "On a general synthesis algorithm of logical circuits using a restricted inventory of integrated circuits.",
                    "Building block programs for the layout of printed circuit boards utilizing integrated circuit packs (DAPSYS V.2).",
                    "A path connection algorithm for multi-layer boards.",
                    "Computer-aided circuit layout and design.",
                    "Electronic circuit analysis with on-line graphs via a time-sharing terminal.",
                    "MDELTA - a digital program for control system analysis.",
                    "Printed circuit artwork checker.",
                    "A pattern generator system - hardward/software.",
                    "Graphic update of automated logic diagrams.",
                    "On-line circuit analysis and optimization with commercially available time-shared computer systems.",
                    "Circuit frequency response analysis program with worst-case capabilities (FRWC).",
                    "A language for the description of digital computer processors.",
                    "Efficient partitioning of components.",
                    "CLIC - computer layout of integrated circuits.",
                    "A syntax-directed logic simulator.",
                    "Design automation and the WRAP System.",
                    "Graphic display techniques in the automated interconnection process.",
                    "Application of a syntax driver to logic equation processing and data-control card scanning.",
                    "ACCLAIM - a computer aided design system.",
                    "A general examination of engineering design.",
                    "A facility for rapid computer-aided generation of precision graphics.",
                    "Graphic applications subroutine packages.",
                    "GLEAM/1130-a production system base for computer-aided design.",
                    "Dames an integrated systems approach to computer-aided design of electronic systems.",
                    "Backtrack programming in welded girder design."
                ]
            }
        ]
    },
    {
        "year": "1967",
        "name": "4th DAC 1967",
        "info": "Los Angeles, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1967",
                "sub_name": "Proceedings of the 4th Design Automation Conference, DAC '67, Los Angeles, California, USA, June 19-22, 1967.",
                "count": 24,
                "papers": [
                    "Design automation challenges for the 1970's.",
                    "Design automation's challenge to defense technical data.",
                    "Manufacturing engineering and information.",
                    "A graphics aided drafting system (GRAD).",
                    "Computer aided design projects.",
                    "Graphic applications to aerospace structural design problems.",
                    "On-line operation of CADIC (Computer aided design of integrated circuits).",
                    "Computer methods of network analysis.",
                    "Coupling graphics and circuit analysis techniques.",
                    "A survey of transient circuit analysis programs.",
                    "Generalized information system - a tool for design automation.",
                    "Designing application versatility into a software package for numerically controlled drafting machines.",
                    "Synchronous Logic Simulator.",
                    "A package of computer subprograms for control system analysis.",
                    "Bundling (cable signal assignment).",
                    "Multilayer printed wiring - computer aided design.",
                    "Topographic simulation as an aid to printed circuit board design.",
                    "SWAP - a programming system for automatic simulation, wiring and placement of logical equations.",
                    "Automated diagram drafting.",
                    "A general purpose design automation file system.",
                    "Design and analysis of electronic circuits.",
                    "A digital computer simulation of a class of lumped and/or distributed four ports.",
                    "The design and programming of a display interface system integrating multi-access and satellite computers.",
                    "Is there a \"Best\" Programming Language For Design Automation?"
                ]
            }
        ]
    },
    {
        "year": "1966",
        "name": "3rd DAC 1966",
        "info": "New Orleans, Louisiana, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1966",
                "sub_name": "Proceedings of the SHARE design automation project, DAC '66, New Orleans, Louisiana, USA, May 16-19, 1966.",
                "count": 16,
                "papers": [
                    "Digital simulation for control system design.",
                    "The application of integer programming in design automation.",
                    "Change control in automated design.",
                    "The Bell Telephone Laboratories automatic graphic schematic drawing program.",
                    "Information technology a management problem.",
                    "Use of design optimization techniques at Norden.",
                    "Combinatorial aspects of automated designs.",
                    "DISPLAYTRAN a graphic oriented conversational system.",
                    "Artificial intelligence in automated design.",
                    "MADS - a machine aided drafting system.",
                    "A design study on graphics support in a Fortran environment.",
                    "Concepts of building a design automation system.",
                    "A meta-compiler as a design automation tool.",
                    "A data structure for a computer aided design system.",
                    "Design automation at Norden.",
                    "Logic partitioning."
                ]
            }
        ]
    },
    {
        "year": "1965",
        "name": "2nd DAC 1965",
        "info": "Atlantic City, NJ, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1965",
                "sub_name": "Proceedings of the SHARE design automation project, DAC '65, Atlantic City, NJ, USA, June 23-25, 1965.",
                "count": 19,
                "papers": [
                    "The social implications of computers and automation.",
                    "Manpower training problems and programs.",
                    "Specifications for a design automation system.",
                    "A general computer simulation technique for assessments and testing requirements.",
                    "Formal description of processes - the first step in design automation.",
                    "Ternary logic in digital computers.",
                    "Three levels of the wiring interconnection problem.",
                    "A laminate design system.",
                    "\"ACCEL\" automated circuit card etching layout.",
                    "Computer aided design of integrated circuits.",
                    "Cost value of design automation.",
                    "System techniques for time-sharing.",
                    "Geometric constraint satisfaction for a computer/display system.",
                    "Autodraft: A language and processor for design and drafting.",
                    "Current status of AED.",
                    "A computer-aided linkage analysis system.",
                    "Automated building design.",
                    "A Computer Oriented Mechanical Design System.",
                    "Conversion of engineering drawings to digital form."
                ]
            }
        ]
    },
    {
        "year": "1964",
        "name": "1st DAC 1964",
        "info": "Cambridge, Massachusetts, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/dac/1964",
                "sub_name": "Proceedings of the SHARE design automation workshop, DAC '64, Cambridge, Massachusetts, USA, May 6-7, 1964.",
                "count": 17,
                "papers": [
                    "Introduction.",
                    "Economic and social aspects of automation.",
                    "Design automation effects on the organization.",
                    "D-C and transient analysis of networks using a digital computer.",
                    "A method for the best geometric placement of units on a plane.",
                    "Sketch pad a man-machine graphical communication system.",
                    "Verbal and graphical language for the AED system: A progress report.",
                    "AUTOLOFT: The AUTOLOFT geometric processor.",
                    "AUTO CARD automated printed circuit board design.",
                    "Space frame analysis and applications to other types of structures.",
                    "Three dimensional graphical display system.",
                    "Automatic test equipment \"production test in the design automation system\".",
                    "Graphic Data Processing.",
                    "Printer graphics: New horizons in graphic output on the IBM 1403 printer.",
                    "New approaches.",
                    "Share-design automation workshop.",
                    "Additional papers not available within the printed proceedings."
                ]
            }
        ]
    }
]