Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 928826 Thu Jun  5 18:17:50 MDT 2014
| Date         : Sat Jun 07 14:04:36 2014
| Host         : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7k325t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |  1300 |
| Minimum Number of register sites lost to control set restrictions |  3651 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6584 |         2074 |
| No           | No                    | Yes                    |             291 |           89 |
| No           | Yes                   | No                     |            5368 |         2073 |
| Yes          | No                    | No                     |            6775 |         2070 |
| Yes          | No                    | Yes                    |             124 |           58 |
| Yes          | Yes                   | No                     |           11263 |         3795 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                            Clock Signal                                            |                                                                                                                                      Enable Signal                                                                                                                                     |                                                                                                                           Set/Reset Signal                                                                                                                          | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_44_out                                                                                                                                                                                                              |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/CAPTURE5_out                                                                                                                                                                                  | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/n_0_Use_Uart.reset_RX_FIFO_reg                                                                                                                                                                                                        |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[0]_i_1                                                                                                                                              |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[10]_i_1                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[11]_i_1                                                                                                                                             |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]    | system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/O1[0]                                                                                                                                                                                                                |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_continue_from_brk_reg                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/n_0_async_rst4_reg                                                                                              |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/n_0_async_rst4_reg                                                                                                                                               |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_force_stop_cmd_i_reg                                                                                                                                              |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_normal_stop_cmd_i_reg                                                                                                                                             |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                                                                                     |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_start_single_step_reg                                                                                                                                             |                1 |              1 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 |                                                                                                                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Insert_Delays[0].LUT_Delay_i_1                                                                                                                                                                                     |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 |                                                                                                                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Use_UART.execute_i_2                                                                                                                                                                                               |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[12]_i_1                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[13]_i_1                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_1                                                                                                                                             |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_potential_exception                                                                                                                                                           |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[1]_i_1                                                                                                                                              |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[3]_i_1                                                                                                                                              |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                                                                                                                                                                                   |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[4]_i_1                                                                                                                                              |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[5]_i_1                                                                                                                                              |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[6]_i_1                                                                                                                                              |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[7]_i_1                                                                                                                                              |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[8]_i_1                                                                                                                                              |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/n_0_async_rst4_reg                                                                                                                              |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[9]_i_1                                                                                                                                              |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/n_0_Use_Uart.reset_TX_FIFO_reg                                                                                                                                                                                                        |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                      |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/gmii_mii_rx_gen/n_0_sfd_enable_reg                                                                                                                                               |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_FSM_onehot_ocal_state_r[21]_i_1                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                    |                1 |              1 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/n_0_async_rst4_reg                                                                                                                                               |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                             |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O8                                                                                                                                                                                        |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                                                                                                                                                                          |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O6                                                                                                                                                                                                 |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_stats_reset/async_rst4                                                                                                                                                      |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_39                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_49_out                                                                                                                                                                                                              |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_48_out                                                                                                                                                                                                              |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_47_out                                                                                                                                                                                                              |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                  |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_46_out                                                                                                                                                                                                              |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_45_out                                                                                                                                                                                                              |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O5                                                                                                                                                                                                 |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O6[0]   | system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/O1[0]                                                                                                                                                                                                                |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O4[0]   | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_43_out                                                                                                                                                                                                              |                1 |              1 |
| ~system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                                                      |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/n_0_sync_rst1_i_1__16                                                                                                                                                |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1                                                                                                           |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/n_0_sync_rst1_i_1__4                                                                                                                                                 |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/n_0_sync_rst1_i_1__14                                                                                                                                                |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O12                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                     |                2 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                          |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                          |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/n_0_sync_rst1_i_1__7                                                                                                                                                 |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/n_0_sync_rst1_i_1__18                                                                                                                                                |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                          |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/n_0_sync_rst1_i_1__6                                                                                                                                                 |                1 |              2 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                  |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/n_0_sync_rst1_i_1__10                                                                                                                                                |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[2][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O12                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                2 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/n_0_derived_size_reg[1]_i_1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/n_0_sync_rst1_i_1__0                                                                                                                                                    |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/n_0_sync_rst1_i_1__13                                                                                                                                                   |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[1][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[0][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                1 |              2 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                  |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[7][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[6][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[5][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                     |                2 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[7][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/n_0_sync_rst1_i_1                                                                                                                                                                        |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/n_0_sync_rst1_i_1__3                                                                                                                                                    |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[6][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[0][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                     |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                                       |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/n_0_sync_rst1_i_1__17                                                                                                                                                   |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[5][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/O18                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                2 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[4][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[3][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/n_0_sync_rst1_i_1__2                                                                                                                                                    |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[4][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/CE                                                                                                                                                                                                  | system_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/n_0_sync_rst1_i_1__9                                                                                                                                                    |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Clken                                                                     |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/n_0_sync_rst1_i_1__1                                                                                                                                                    |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/n_0_sync_rst1_i_1__5                                                                                                                                                    |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/n_0_sync_rst1_i_1__15                                                                                                                                                |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/readreq_th_reset                                                                                                                                                                 |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/n_0_sync_rst1_i_1__19                                                                                                                                                |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/n_0_sync_rst1_i_1__8                                                                                                                                                 |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[3][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[2][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                     |                2 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/n_0_sync_rst1_i_1__12                                                                                                                                                |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[1][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/n_0_sync_rst1_i_1__11                                                                                                                                                |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                     |                2 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/n_0_m_payload_i[4]_i_1                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/n_0_Addr_Counters[0].MUXCY_L_I_i_2                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                2 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/load_tpayload                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                                                                     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/O1                                                                                                                                                                                                                                    |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/sel                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                1 |              3 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/n_0_Tx_Client_TxC_2_Mem_Addr_int[2]_i_1                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                2 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/n_0_m_payload_i[4]_i_1__0                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_dqs_count_r[3]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                2 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/n_0_wb_exception_kind_i[27]_i_2                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/n_0_wb_exception_kind_i[27]_i_1                                                                                                                                                                     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                    |                3 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                     |                2 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dqs_cnt_r[3]_i_1                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                    |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[1][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[2][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[3][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O4      |                                                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[4][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/O26     |                                                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[5][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[6][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[7][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/n_0_q_int[0]_i_1__0                                                                                                                                                                                                                   | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/O20[0]                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.s_ready_i[3]_i_1                                                                                                                                                         |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[0][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[1][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[2][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[3][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[4][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[5][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[6][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[7][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][3][4]_i_2                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][3][4]_i_1                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1                                                                                                                        |                                                                                                                                                                                                                                                                     |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O23                                                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0_0                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O35[0]                                                                                                                                                                                    |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_cnt_dqs_r[3]_i_1                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stable_rise_stg3_cnt[3]_i_2                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                                                                              |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                                                                             |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_tap_cnt[4]_i_2                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_tap_cnt[4]_i_1                                                                                            |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                               | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_fall_stg3_cnt0                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                                                                              |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[3]_i_1                                                                                                                                                                                                     | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_num_reads[3]_i_1                                                                                                                              |                                                                                                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_num_reads_dec[3]_i_1                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_reg_ctrl_cnt_r[3]_i_2                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_reg_ctrl_cnt_r[3]_i_1                                                                                                              |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[8]_i_1                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[6]_i_1                                                                                                              |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wr_byte_cnt[3]_i_2                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/p_76_in                                                                                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_dqs_count_r[3]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wrcal_wr_cnt[3]_i_2                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wrcal_wr_cnt[3]_i_1                                                                                                                |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                   |                1 |              4 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/SR[0]                                                                                                                                                                      |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_num_refresh[3]_i_1                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in14_in                                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_oclk_wr_cnt[3]_i_1                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_shift_r[3]_i_2                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0                                                                                                                          |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][0][4]_i_2                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][0][4]_i_1                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][1][4]_i_2                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][1][4]_i_1                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][2][4]_i_2                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][2][4]_i_1                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][4][4]_i_2                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][4][4]_i_1                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][5][4]_i_2                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][5][4]_i_1                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][6][4]_i_2                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][6][4]_i_1                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/E[0]                                                                                                                                                                                                | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][7][4]_i_2                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][7][4]_i_1                                                                                                     |                1 |              4 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0                                                                                                                                     | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/n_0_address_match_i_1                                                                                                                        |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_regl_dqs_cnt[3]_i_1                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/n_0_address_filters[3].configurable_match_cap[3]_i_2                                                                                                            | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/O6                                                                                                                                                                         |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/n_0_sig_data2wsc_tag[1]_i_2                                                                                                                                                          | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/n_0_sig_data2wsc_tag[1]_i_1                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_wait_cnt_r[3]_i_1                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                       | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                              |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_cal2_state_r[3]_i_1                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O13                                                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_wrcal_dqs_cnt_r[3]_i_1                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O13                                                                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_rd_data_sm_cs[3]_i_1                                                                                                                                                                          | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                              |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                    | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/srst_wrst_busy                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/I25[0]                                                                                                                                          |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/p_1_out                                                                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                    | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                    |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/n_0_sig_token_cntr[3]_i_1                                                                                                                                               | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                    |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/proc_sys_reset_1/U0/bus_struct_reset[0]                                                                                                                                                                                                                    |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/p_1_out_2                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                 | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                    |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/REG_HRD_RST/O1                                                                                                                                                                                                          |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                       | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/I4[0]                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                   |                1 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                   | system_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                             | system_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                                                                                                                                                              |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/SR[0]                                                                                                                                                                                                          |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                        |                1 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                  | system_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                                                                                                                                                              |                2 |              4 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 |                                                                                                                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                                                                                                                                                              |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_wait_state_cnt_r[3]_i_1                                                                               |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_incdec_wait_cnt[3]_i_1                                                                                              |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_wait_cnt_r[3]_i_1                                                                                              |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_wait_cnt[3]_i_1                                                                                                            |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                          | system_i/xadc_wiz_0/inst/SOFT_RESET_I/SR[0]                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_tap_inc_wait_cnt[3]_i_1                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/DATA_INB[0]                                                                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                        |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/n_0_Using_AXI.r_read_fifo_addr[0]_i_1                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/n_0_Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1                                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/n_0_Using_AXI.r_read_fifo_addr[0]_i_1__0                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/n_0_Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/n_0_Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/O3                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                          |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                  |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/O3                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/O19[0]                                                                                                         |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/WB_Halted                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                  |                4 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_mbar_decode                                                                                                                                                                   |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                      | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/O1                                                                                                                                                                                                                     | system_i/mdm_1/U0/MDM_Core_I1/n_0_Use_Uart.reset_TX_FIFO_reg                                                                                                                                                                                                        |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/O1                                                                                                                                                                                                                     | system_i/mdm_1/U0/MDM_Core_I1/n_0_Use_Uart.reset_RX_FIFO_reg                                                                                                                                                                                                        |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/n_0_modem_prev_val[3]_i_1                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/n_0_GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2                                                                                                                                                                                   | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/n_0_GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_1                                                                                                                                                                |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                               | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/n_0_clkdiv[3]_i_1__0                                                                                                                                                                                                     | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/n_0_clkdiv[3]_i_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE042_out                                                                                                                                                                                                             | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                         |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/rst_mig_7series_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/n_0_modem_prev_val[3]_i_1                                                                                                                                                                                       |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                                   |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/n_0_sync_cntr[3]_i_2                                                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O24[0]                                                                                                                                                                                    |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.last_rr_hot[4]_i_1__0                                                                                                                                                                       | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.grant_hot[3]_i_1                                                                                                                                                         |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                       | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/I4[0]                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                     |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/n_0_Axi_Str_TxD_2_Mem_We[3]_i_1                                                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0_0                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_detect_rd_cnt[3]_i_1                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/O1                                                                                                                                                                                                                                       | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0_1                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/n_0_wait_cnt_r[3]_i_1__0                                                                                    |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[0][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                     |                3 |              4 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/O8                                                                                                                                                                      |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                1 |              5 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/tx_init_in_prog                                                                                                                                                  |                1 |              5 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_block.managen/conf/int_tx_rst_asynch                                                                                                                                         |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1                                                                                |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/O1                                                                                                                                         |                4 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1                                                                                |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                                                     |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[2]                                                                                                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |                5 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O8                                                                                                                                                                                        |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/I10[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_state_r[4]_i_1                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                                                                                     |                4 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[3]                                                                                                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |                4 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/I9[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/I8[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/WB_PipeRun                                                                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/I5[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/n_0_m_payload_i[132]_i_1                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_wait_cnt_r[4]_i_1                                                                                                            |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                                         | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/n_0_Using_AXI.Use_AXI_Write.pending_write[4]_i_1                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1                                                                                |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/O6[0]                                                                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                                                                                     |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1                                                                                |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                         |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_0_gen_rep[0].fifoaddr[4]_i_1                                                                                                                               | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1                                                                                |                1 |              5 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/O8                                                                                                                                                                      |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                               | system_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                                                 |                2 |              5 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_block.managen/conf/int_rx_rst_asynch                                                                                                                                         |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[4]_i_1                                                                                                                                                                                                     | system_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                                                 |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_1                                                                                                                                                                                                                              | system_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__15                                                                                                                                        |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_0                                                                                                                                                                                                                              | system_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/CE                                                                                                                                                                                                                                | system_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TRDCNT_I/CE                                                                                                                                                                                                                                | system_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/EMC_CTRL_I/COUNTERS_I/TLZCNT_I/CE                                                                                                                                                                                                                                | system_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.splitter_aw_si/O7[0]                                                                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/n_0_FSM_onehot_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[5]_i_1                                                                                                                           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                              |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/n_0_async_rst4_i_1__2                                                                                                                           |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_3/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                     |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1                                                                                |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1                                                                                |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_match_flag_and[4]_i_1                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                    |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_FSM_onehot_rlast_sm_cs[5]_i_1                                                                                                                                                                 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                              |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_dlyce_dq_r_reg                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0                                                                                                                   |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/O1                                                                                                                                                                               |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_stats_reset/int_rst                                                                                                                                                         |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                        |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                               |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/n_0_RD_PRI_REG.rd_wait_limit[4]_i_1                                                                                                                             |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/O26[0]                                                                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                 |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                     |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                               | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                   |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r_mux_c[5]_i_1                                                                                  |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/O1                                                                                                                                         |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/O5                                                                                                                                                     |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                                                     |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[0]                                                                                                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[8]_i_1                                                                                                                                 |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[1]                                                                                                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |                4 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_not_empty_wait_cnt[4]_i_1                                                                                                         |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1__0                                                                                                    | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1                                                                                |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idel_dec_cnt[4]_i_1                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_state_r[4]_i_1                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                    |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                                       | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                              | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                                     | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_2                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_1                                                                                                         |                4 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/srst_wrst_busy                                                                                                                                                           |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                                       | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/srst_wrst_busy                                                                                                                                                           |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                          | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/srst_wrst_busy                                                                                                                                                           |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                  | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_coelsc_reg_full_i_1                                                                                                                                       |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                                     | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              5 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                5 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                  |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_in                                                                                                                                                                     |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/O1[0]                                                                                                                                                                                                                |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1__0                                                                                                    | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].right_gain_pb[11]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].right_gain_pb[11]_i_1                                                                      |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].left_edge_pb[17]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].left_loss_pb[17]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].right_edge_pb[17]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].right_edge_pb[17]_i_1                                                                      |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].right_gain_pb[17]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[2].right_gain_pb[17]_i_1                                                                      |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].left_edge_pb[23]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].left_loss_pb[23]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].right_edge_pb[23]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].right_edge_pb[23]_i_1                                                                      |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].right_gain_pb[23]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[3].right_gain_pb[23]_i_1                                                                      |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].left_edge_pb[29]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].left_loss_pb[29]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/use_Reg_Neg_DI                                                                                                                                                                   |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].right_edge_pb[29]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].right_edge_pb[29]_i_1                                                                      |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].right_gain_pb[29]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[4].right_gain_pb[29]_i_1                                                                      |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].left_edge_pb[35]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | system_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                  |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_stg2_reg_l_timing[5]_i_1                                                                                                       |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_calib_data_offset_0[3]_i_1                                                                                                         |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].left_loss_pb[35]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_tap_count_r[5]_i_1                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                                                                                     |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_block.managen/conf/SR[0]                                                                                                                                                     |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].right_edge_pb[35]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].right_edge_pb[35]_i_1                                                                      |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].right_gain_pb[35]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[5].right_gain_pb[35]_i_1                                                                      |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].left_edge_pb[41]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_dec_cnt[5]_i_1                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_fall_edge1_taps[5]_i_1                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_fall_edge2_taps[5]_i_1                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r[5]_i_2                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                                                                        |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_inc_cnt[5]_i_1                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                       |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_rise_edge1_taps[5]_i_1                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                       |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_rise_edge2_taps[5]_i_1                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_rise_right_edge[5]_i_1                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].left_loss_pb[41]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg2_dec_cnt[5]_i_1                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                    |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg2_tap_cnt[5]_i_1                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                       |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_incdec_limit[5]_i_1                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_left_limit[5]_i_1                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                    |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].right_edge_pb[41]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].right_edge_pb[41]_i_1                                                                      |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].right_gain_pb[41]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[6].right_gain_pb[41]_i_1                                                                      |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].left_edge_pb[47]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O36[0]                                                                                                                                                                                    |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].left_loss_pb[47]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].right_edge_pb[47]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].right_edge_pb[47]_i_1                                                                      |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].right_gain_pb[47]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[7].right_gain_pb[47]_i_1                                                                      |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_largest_left_edge[5]_i_1                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O11[0]                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dec_tap_cnt[5]_i_1                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                    |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dqs_tap_cnt_r[5]_i_1                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O18                                                                                                                                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dqs_tap_cnt_r[5]_i_1                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                    |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                          | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O21                                                                                                                                                                                          |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/srst_wrst_busy                                                                                                                                                       |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O9[0]                                                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_state_r[5]_i_1                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_idel_dec_cpt_r[5]_i_1                                                                                                                            |                                                                                                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_inc_tap_cnt[5]_i_1                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O11[0]                                                                                                                                                                                    |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_2                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_1                                                                                                          |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                           |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                             |                5 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s2mm_all_idle                                                                                                                                                                                | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1__0                                                                                                                                                       |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_block.managen/phy/mdio_clk_fall                                                                                                                                                                 | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_block.managen/phy/n_0_state_count[5]_i_1                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_fine_pi_dec_cnt[5]_i_1                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O11[0]                                                                                                                                                                                    |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/ipic_mux_inst/O12[0]                                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                                                                             |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                      |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_smallest_right_edge[5]_i_1                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                    |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                               | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/n_0_sig_rd_sts_interr_reg_i_1                                                                                                                                  |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/ipic_mux_inst/O4[0]                                                                                                                                                                                 | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                                                                             |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_rdval_cnt[5]_i_1                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][2][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][3][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][4][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][5][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][6][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][7][5]_i_1                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                2 |              6 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                 |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_right_edge_taps_r[5]_i_1                                                                                                                             |                                                                                                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_refresh_timer.refresh_timer_r[5]_i_1                                                                                                               |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_2                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_1                                                                                                              |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/O2                                                                              | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0                                                                                                             |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].left_edge_pb[5]_i_2                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O5[0]                                                                                                                                                                                     |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_maint_prescaler.maint_prescaler_r[5]_i_1                                                                                                           |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__15                                                                                                                                        |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].left_loss_pb[5]_i_1                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_dec_cnt[5]_i_1                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                     |                3 |              6 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/INT_CRC_MODE                                                                                                                                                                           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                2 |              6 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_IFG_COUNT[7]_i_1                                                                                                                                                                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_inc_cnt[5]_i_1                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/n_0_gen_single_thread.accept_cnt[5]_i_1                                                                                                                                    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_init_dec_cnt[5]_i_1                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/I28[0]                                                                                                               | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/srst_wrst_busy                                                                                                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                                                                                     |                2 |              6 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                 | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                             |                4 |              6 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/flow/rx/data_count                                                                                                                                                                                  | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/SR[0]                                                                                                                                                                      |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O5[0]                                                                                                                                                                                     |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1                                                    |                                                                                                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].final_do_max[0][5]_i_1                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                     |                2 |              6 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/E[0]                                                                                                                                                                                          | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/O4[0]                                                                                                                                                                      |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0_0                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/n_0_delaydec_cnt_r[5]_i_1                                                                                   |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][11]_i_2                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][11]_i_1                                                                        |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/mm2s_all_idle                                                                                          | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/n_0_GNE_SYNC_RESET.sft_rst_dly7_i_1                                                                                                                                                          |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].right_edge_pb[5]_i_2                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].right_edge_pb[5]_i_1                                                                       |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O1                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                    |                5 |              6 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/O5                                                                                                                                                                         |                1 |              6 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_count[0]__0_i_1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_dec_cnt[5]_i_1                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                     |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].right_gain_pb[5]_i_2                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].right_gain_pb[5]_i_1                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/rst_mig_7series_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                      | system_i/rst_mig_7series_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                            |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0                                                                               |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][17]_i_2                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][17]_i_1                                                                        |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][5]_i_2                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][5]_i_1                                                                         |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].left_edge_pb[11]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                 | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/n_0_sig_next_calc_error_reg_i_1__0                                                                                                   |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].left_loss_pb[11]_i_1                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].right_edge_pb[11]_i_2                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[1].right_edge_pb[11]_i_1                                                                      |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                  | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/n_0_sig_rd_sts_interr_reg_i_1__0                                                                                                  |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/p_8_out[0]                                                                                                                                                          | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/n_0_next_count_read[6]_i_1                                                                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O2[0]                                                                                                                                                                                                              | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                 |                3 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[6]_i_1                                                                                                                                                                                                     | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                 |                3 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                     |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                               | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                 |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                    |                4 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                4 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1                                                                                                                                                                |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_8_in                                                                                                                                                                                                  | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                 |                1 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/write_data_done                                                                                                                                                                       |                5 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/O4                                                                                                                                   |                5 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                4 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                                 | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1                                                                                   |                4 |              7 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/RX_SM/O11                                                                                                                                                                                     | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |                4 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                 | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                    |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/O38[0]                                                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_wait_limit11_out                                                                                                                                             |                2 |              7 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/n_0_tx_pause_frame_i_1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                5 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/n_0_icount_out[6]_i_1                                                                                                                        |                                                                                                                                                                                                                                                                     |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/n_0_FSM_onehot_access_cs[7]_i_1                                                                                                                                            | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              7 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/n_0_Tx_Client_TxC_2_Mem_Addr_int[2]_i_1                                                                                                                                                                               | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/n_0_Tx_Client_TxC_2_Mem_Addr_int[9]_i_1                                                                                                                                                            |                1 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                4 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                       |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_cnt_cmd_r[6]_i_1                                                                                                                   |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |                4 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1                                     | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1                                     | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/SR[0]                                                                                                           |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1                                     | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/O5[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1                                     | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/n_0_txd[7]_i_1                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                     | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1                                     | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                                           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1                                     | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1                                     | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                                                                                                                                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                1 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                                                                                                                                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1                                     | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1                                    | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1                                    | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/n_0_tx_data[7]_i_1                                                                                                                                                          | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1                                    | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/flow/tx/n_0_pause_value_sample[7]_i_1                                                                                                                                            |                1 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/O3                                                                                                                                                       |                2 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[7]_i_1                                                                                                                   |                3 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_DATA_REG[2][7]_i_1                                                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2                                    | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/O1[0]                                                                                                                                                    |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I64[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I63[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I62[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I60[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I59[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I58[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I61[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I57[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I56[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I55[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I54[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I53[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I52[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I51[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I50[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I49[0]                                                                                                                             | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I46[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I45[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                2 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/n_0_rx_axis_mac_tdata_d1[7]_i_1                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I44[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I43[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I42[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                1 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/flow/rx/n_0_pause_opcode_early[7]_i_1                                                                                                                                                               | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/SR[0]                                                                                                                                                                      |                1 |              8 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I41[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I40[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I39[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I38[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I37[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I36[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I35[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I34[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I33[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I30[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I29[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I28[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I31[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I27[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I26[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I25[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I24[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I23[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I22[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I21[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I20[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I19[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I/SRL16_En                                                                                               |                                                                                                                                                                                                                                                                     |                7 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Use_UART.tdo_reg[0]_i_1                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I18[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I17[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                2 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[0]_i_1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I16[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_0_gen_arbiter.last_rr_hot[4]_i_1                                                                                                                                                                          | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/n_0_gen_axi.read_cnt[7]_i_1                                                                                                                                                              | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE028_out                                                                                                                                                                                                             | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                         |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O10                                                                                                                                                                                                                                  | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                         |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O11                                                                                                                                                                                                                                  | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O12                                                                                                                                                                                                                                  | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O13                                                                                                                                                                                                                                  | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                         |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                                                                                | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                                  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                                   | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/n_0_tsr_int[7]_i_1                                                                                                                                                                                              | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                   |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                               | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                   |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                               | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                               | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                               | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_233_in                                                                                                                                                                                                                           | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                   |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                               | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                   |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_1_out                                                                                                   |                6 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/n_0_Addr_Counters[0].XORCY_I_i_2__0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/n_0_Addr_Counters[0].XORCY_I_i_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                                                                                      |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                                                                             | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_fine_delay_sel68_out                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                  |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_fine_delay_sel94_out                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                  |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_wr_ptr[3]_i_1                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_wr_ptr[3]_i_1                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_rd_valid_r2_reg                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_71_out                                                                                                  |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_ref_bit_per_bit[7]_i_1                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_rd_data_edge_detect_r[7]_i_2                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                  |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                        |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O32[0]                                                                                                                                                                                    |                5 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_2                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_1                                                                                       |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_fine_delay_sel120_out                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                  |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_fine_delay_sel42_out                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                  |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_fine_delay_sel120_out                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                  |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/B_fine_delay_sel42_out                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                  |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/C_fine_delay_sel68_out                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                  |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/D_fine_delay_sel94_out                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                  |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/E[0]                                                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/O16[0]                                                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                 |                5 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_rst                                                                                                                                                      |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/n_0_Axi_Str_TxC_2_Mem_Addr_int[9]_i_1                                                                                                                            |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/O51[0]                                                                                                                                                                   |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/O48[0]                                                                                                                                                                   |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I47[0]                                                                                                                             | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O4                                                                                                              |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_rst                                                                                                                                                      |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/CE_0                                                                                                                                                                                                | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/reset_fifo                                                                                                                                                                       |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/O23[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                             | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                  |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/n_0_burst_data_cnt[7]_i_1                                                                                                                                                                                                             | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                  |                5 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/n_0_RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1                                                                                                                                                                                       | system_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                6 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/n_0_RDDATA_GEN[1].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1                                                                                                                                                                                       | system_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                8 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/n_0_RDDATA_GEN[2].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1                                                                                                                                                                                       | system_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/n_0_RDDATA_GEN[3].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1                                                                                                                                                                                       | system_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                5 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/I_ADDR_SHIM/O1[7]                                                                                                                                                                                                                                   | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/SR[0]                                                                                                                                                                   |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/n_0_update_bram_cnt[7]_i_2                                                                                                                                                          | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt0                                                                                                                                                 |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/O5[0]                                                                                                                                                                              | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                5 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/E[0]                                                                                                                                                                               | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg                                                                                                   | system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/I72[0]                                                                                                                                                                   |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg                                                                                                   | system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/I73[0]                                                                                                                                                                   |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/n_0_sig_dbeat_cntr[7]_i_1__1                                                                                                                            | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/I4[0]                                                                                                                                       |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                            | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                    |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2                                                                         | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0                                                   |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                    | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0                                                   |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                    | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0                                                   |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                    | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0                                                   |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/O3                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/n_0_sig_dbeat_cntr[7]_i_1__0                                                                                                                                                         | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/srst_wrst_busy                                                                                                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/E[0]                                                                                                                                                                                    | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/srst_wrst_busy                                                                                                                                                           |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                                                                                     | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O2[0]                                                                                                                                                                                                              | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                               | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/n_0_rdByteCntr[0]_i_1                                                                                                                                                                                                                         | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                             |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/n_0_GEN_INERTIAL.debounce_ct[7]_i_2                                                                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                                           |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/n_0_GEN_INERTIAL.debounce_ct[7]_i_2__0                                                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                                           |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/n_0_data_int[7]_i_1                                                                                                                                                                                                              | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/O20[0]                                                                                                                                                                                                                  |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/O20[0]                                                                                                                                                                                                                  |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/O20[0]                                                                                                                                                                                                                  |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2__0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2__1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1                                      | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1                                     | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1                                    | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1                                    | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1                                    | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2                                    | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I64[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I63[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I62[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I60[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I59[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I58[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I61[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I57[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I56[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I55[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I54[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I53[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I52[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I51[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I50[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I49[0]                                                                                                                             | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I48[0]                                                                                                          |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1                                      | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1                                     | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1                                     | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                                                          | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O8[0]                                                                                                                                | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/n_0_FSM_onehot_scl_state[9]_i_2                                                                                                                                                                                                              | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/O20[0]                                                                                                                                                                                                                  |                7 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                    |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_20_in                                                                                                                               | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O5[0]                                                                                                                                | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_rd_valid_r2_reg                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err090_out                                                                                        |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_wait_limit13_out                                                                                                                                             |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O8[0]                                                                                                                                | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1                                                                                          |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/n_0_USE_RTL_LENGTH.first_mi_word_q_i_1                                                                                                | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                               | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1                                                                                                                                                                      | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                             |                                                                                                                                                                                                                                                                     |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/n_0_rxs_mem_next_available4write_ptr_1_reg[8]_i_1                                                                                                                                                                    | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/n_0_rxs_mem_last_read_out_ptr_true_reg[8]_i_1                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/n_0_rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_1                                                                                                                                                          | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                           |                                                                                                                                                                                                                                                                     |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O11[0]                                                                                                                                                                                    |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/I_ADDR_SHIM/O1[6]                                                                                                                                                                                                                                   | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/SR[0]                                                                                                                                                                   |                5 |              9 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/n_0_rxs_mem_addr_cntr[8]_i_1                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                3 |              9 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1__0                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O11                                                                                                                                | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O5[0]                                                                                                                                | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/n_0_USE_RTL_LENGTH.first_mi_word_q_i_1                                                                                                | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                               | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                6 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_po_rdval_cnt[8]_i_1                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O1[0]                                                                                                                                                                |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_done_r                                                                                                                 |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_20_in                                                                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1                                                                                          |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1                                                                                          |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE                                                                                                                                                                                                                    | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                         |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1                                                                                          |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                         | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                4 |              9 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/n_0_Tx_Client_TxC_2_Mem_Din_int[9]_i_1                                                                                                                                                             |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/n_0_txd_rd_pntr[9]_i_1                                                                                                                                                              | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                    |                2 |             10 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/n_0_txc_wr_pntr[9]_i_1                                                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0                                                                                                            | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                                                                                                                                     |                2 |             10 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/n_0_update_bram_cnt_reg[9]_i_2                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                                   |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/n_0_txc_rd_addr2_pntr[9]_i_1                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/O7                                                                                                                                                                   |                3 |             10 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_10                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.last_rr_hot[4]_i_1__0                                                                                                                                                                       | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2                                                                                                               | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_10_out                                                                                                                                     |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2                                                                                                               | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/I9[0] |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/n_0_rxd_mem_next_available4write_ptr_1_reg[9]_i_1                                                                                                                                                                    | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                 | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/srst_wrst_busy                                                                                                                                                       |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1                                                                                            |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1                                                                                            |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                                                                                                | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/srst_wrst_busy                                                                                                                                                       |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1                                                                                            |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |                5 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/O4[0]                                                                                                                                                                |                4 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O7[0]                                                                                                                | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/srst_wrst_busy                                                                                                                                                       |                4 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O8[0]                                                                                                                | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                      | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                5 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O15                                                                                                                                                                                       |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                      | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                    |                4 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                              | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                                 |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out                                                                                                 |                2 |             10 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/n_0_rxd_mem_addr_cntr[9]_i_1__0                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |                4 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2__0                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                              |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_10                                                                                                                                                                      | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                    |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1                                                                                                                                                                       | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                    |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                    | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0                                                     |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                    | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0                                                     |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                                                | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/O7                                                                                                                                                                   |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                    | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0                                                     |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/O9[0]                                                 | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out                                                                                                 |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/I5[0]                                                 | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out                                                                                                 |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                                                  |                8 |             10 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_stats_valid                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                           | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/SR[0]                                                                                                                                                                                                   |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |                7 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                 |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_b                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/n_0_q_int[0]_i_1                                                                                                                                                                                                                   | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/O20[0]                                                                                                                                                                                                                  |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0                                                                                                            | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                                     |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/n_0_tempmon_state[10]_i_1                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O8                                                                                                                                                                                        |                5 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                                                 |                2 |             11 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/RX_SM/E[0]                                                                                                                                                                                    | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/I8[0]                                                                                                                                                            |                3 |             11 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/O6[0]                                                                                                                                                                       |                3 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                2 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                6 |             11 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/RX_SM/O4                                                                                                                                                                   |                3 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O4[0]                                                                                                                | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |                4 |             11 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/n_0_txd_rd_addr[0]_i_1                                                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                3 |             12 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                                                                                                                                       | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                                                                                     |                6 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                              | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/n_0_sig_next_calc_error_reg_i_1                                                                                                                                   |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_calib_data_offset_0[5]_i_1                                                                                                         |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_24_out                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                     |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/p_0_in[0]                                                                                                                              |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O22                                                                                                                                                                                                             | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/O35                                                                                                                                                                                          |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                                 | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                |                6 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O10[0]                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O12[0]                                                                                                                                                                                    |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                                                                           |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1                                                     |                                                                                                                                                                                                                                                                     |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                                                                           |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O10                                                                                                                                                                                       |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/O11                                                                                                                                  |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/ipic_mux_inst/E[0]                                                                                                                                                                                  | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                                                                             |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/temperature_update_inst/temp_out0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/SR[0]                                                                                                                                                            |                5 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_rd_ptr_rep[3]_i_1                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                4 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/n_0_phy_reset_count[0]_i_1                                                                                                                                                                                                           | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/RESET2GTX_CLK                                                                                                                                                                    |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r_mux_b[5]_i_1                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                                                                        |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_rd_ptr_rep[3]_i_1                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/n_0_device_temp_r[11]_i_1                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               12 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                        |                3 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/O1                      |                6 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                              | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_sig_next_cmd_cmplt_reg_i_1__0                                                                                                                                 |                5 |             13 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                  |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                                                                          |                3 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                       |                9 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/I_ADDR_SHIM/O1[9]                                                                                                                                                                                                                                   | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/SR[0]                                                                                                                                                                   |                6 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/O23[0]                                                                                                                                                                                               | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                6 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                 |                4 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_10_in                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                        |                3 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/O25[0]                                                                                                                                                                                               | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                6 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O17[0]                                                                                                                                                                                    |               13 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                         |                6 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                          |                5 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                 |                3 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_3_out                                                                                                                                                                              | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                    |                2 |             14 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/FRAME_DECODER/n_0_STATISTICS_LENGTH[13]_i_1                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                4 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |                8 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |               10 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_3_out                                                                                                                     | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/srst_wrst_busy                                                                                                                                                           |                4 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                5 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/p_3_out | system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/O1[0]                                                                                                                                                                                                                |                3 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                4 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                5 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                5 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                         |                8 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                         |                6 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                         |                6 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/ipic_mux_inst/O6[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                7 |             15 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_BYTE_COUNT[0][14]_i_1                                                                                                                                                              | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                3 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/n_0_clk_ref_200.u_bufg_clk_ref |                                                                                                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                          |                2 |             15 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/RX_SM/O12[0]                                                                                                                                                                                  | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |                3 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                            |                                                                                                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                          |                3 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/O1                                                                                                                   | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/O3                                                                                                                                                                   |                4 |             15 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/FRAME_DECODER/n_0_STATISTICS_LENGTH[13]_i_1                                                                                                                                                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/RX_SM/O4                                                                                                                                                                   |                4 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                     |                7 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/ipic_mux_inst/O5[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                4 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                    |                5 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                                                                                                                                 |                6 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/O12                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_btt_cntr_im0[15]_i_1                                                                                                                                                             | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                6 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/I_ADDR_SHIM/O1[2]                                                                                                                                                                                                                                   | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/SR[0]                                                                                                                                                                   |                7 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/enable_cs_cmb                                                                                                                                                                                             | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                  |                9 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/n_0_occupied_counter.occ_cnt[15]_i_1                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                 |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/n_0_sig_addr_cntr_im0_msh[0]_i_1__0                                                                                                                                      | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                    |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/n_0_sig_btt_cntr_im0[15]_i_1__0                                                                                                                                          | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                    |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                               | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/SR[0]                                                                                                                                                         |                2 |             16 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/E[0]                                                                                                                                                                                                               | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/O6[0]                                                                                                                                                                       |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O29                                                                                                             |                6 |             16 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/flow/tx/E[0]                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.rxlength[15]_i_1                                                                                                                                           | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                   |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O29                                                                                                             |                6 |             16 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/flow/tx_pause/sync_good_rx/O17                                                                                                                                                                      | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                                               |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/n_0_ram_field_wr_uc_reg                                                                                                                                         |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/O2[0]                                                                                                                                                                       | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/I_ADDR_SHIM/O1[8]                                                                                                                                                                                                                                   | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/SR[0]                                                                                                                                                                   |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/O9[0]                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                        |                9 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/n_0_do_reg[15]_i_1                                                                                                                                                                                                         |                3 |             16 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/n_0_raw_checksum[15]_i_1                                                                                                                                                            |                7 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                      | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/O6                                 |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                     | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/n_0_GEN_WR_NO_ECC.bram_we_int[15]_i_1                                                                                                                                          |                9 |             16 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/n_0_frame_length_bytes[0]_i_2                                                                                                                                                                          | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/n_0_frame_length_bytes[0]_i_1                                                                                                                                                       |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                                               |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O14[0]                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                6 |             16 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/flow/rx/E[0]                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O7                                                                                                                 |                8 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_block.managen/phy/I87[0]                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                                                                             |                3 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O9                                                                                                                 |               10 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1                                                                           |                9 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                                               |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/I_REGISTERS/TP_I/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                                               |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/ipic_mux_inst/O3[0]                                                                                                                                                                                 | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                                                                             |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/n_0_sig_addr_cntr_lsh_im0[15]_i_1__0                                                                                                                                     | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                    |                6 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE                                                                                                                                                                                                                                | system_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O3                                                                                                                                    |                7 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/n_0_do_A_reg[15]_i_1                                                                                                                                                                                                         | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                     |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/n_0_do_B_reg[15]_i_1                                                                                                                                                                                                         | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                     |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/temperature_update_inst/RAM_reg[0]0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                6 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/temperature_update_inst/RAM_reg[1]0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                9 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/temperature_update_inst/n_0_FSM_onehot_state[15]_i_1                                                                                                                                                                                          | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                     |               10 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/temperature_update_inst/n_0_di_o[15]_i_1                                                                                                                                                                                                      | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                     |                7 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O3[0]                                                                                                                                                                                     |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                         | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                    |                4 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/O1                                                                                                                                                                                                     | system_i/axi_ethernet_0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                                          |                4 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                                    | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                                       |               10 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                   | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                6 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O11[0]                                                                                                                                                                                                           | system_i/xadc_wiz_0/inst/SOFT_RESET_I/SR[0]                                                                                                                                                                                                                         |                3 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                             | system_i/xadc_wiz_0/inst/SOFT_RESET_I/SR[0]                                                                                                                                                                                                                         |                3 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_31                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                7 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                 |                5 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                      | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                4 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                       | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                              |                4 |             18 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[149]_i_1                                                                                                                |                                                                                                                                                                                                                                                                     |                7 |             18 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                |                5 |             18 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                       | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                              |                7 |             19 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                  | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                6 |             19 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                                                               | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/RESET2GTX_CLK                                                                                                                                                                    |                4 |             19 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/O1                                                                                                                                                                      |                4 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                                  |                                                                                                                                                                                                                                                                     |                5 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/n_0_txd_rd_pntr_hold_plus3[9]_i_1                                                                                                                                                   | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                                    |                7 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/O1                                                                                                                                                                      |                4 |             20 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1__0                                                                                                                                                     | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |                6 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/O1                                                                                                                                                                      |                4 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_zq_cntrl.zq_timer.zq_timer_r[0]_i_2                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                                                                            |                5 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_FSM_onehot_ocal_state_r[21]_i_1                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O18                                                                                                                                                                                       |               16 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/O1                                                                                                                                                                               |                4 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/O1                                                                                                                                                                      |                4 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req_Granted                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                5 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]   | system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/O1[0]                                                                                                                                                                                                                |                4 |             21 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                6 |             21 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                  | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/srst_wrst_busy                                                                                                                                                           |                5 |             21 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/O1                                                                                    |                                                                                                                                                                                                                                                                     |                4 |             21 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DI[0]                    | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                    |                5 |             21 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O11[0]                                                                                                                                                                                    |                9 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                         | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                  |                8 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |               11 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/O7                                                                                                                                                                   |               13 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                  |               13 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/n_0_daddr_reg[6]_i_1                                                                                                                                                                                                         | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                     |               14 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                                    | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                   |               12 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/n_0_daddr_C_reg[6]_i_1                                                                                                                                                                                                       | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                     |               15 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_20_out                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_dout_valid                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                3 |             23 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_INT_MAX_FRAME_LENGTH[14]_i_1                                                                                                                                                       | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |                4 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O1                                                                                                                                                                                        |                8 |             24 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/SR[0]                                                                                                           |                6 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/O1[0]                                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                 |               12 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                      | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                6 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                      | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                    |                5 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O3[1]                                                                                                                                                                                     |                7 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/n_0_frame_length_words[14]_i_1                                                                                                                                                                                       | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |                7 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O1                                                                                                                                                                                        |                8 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                         |                9 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                            | system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                     |               10 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/SR[0]                                                                                                                                                                                                   |                8 |             25 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/n_0_statistics_vector[25]_i_1                                                                                                                                                                          | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |                6 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[2]                                                                                                                                                                                           | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                5 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                 | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                6 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0                                                                                                                                            | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                9 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1                                                                                                                                               | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                9 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                 |               12 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/I70[0]                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                5 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                            | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                6 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/O29[0]                                                                                                                                                                                                         |               15 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/O29                                                                                                                                                                                   | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                   |                6 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/O13                                                                                                                                                                                   | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                       |                6 |             26 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/rx_statistics_valid                                                                                                                                                                           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/n_0_rx_statistics_vector_i[26]_i_1                                                                                                                                                                                  |                5 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                 |               13 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                       | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                6 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                9 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                     |               21 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                7 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/I4[0]                                                                                                                                       |               14 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld45_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                8 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               12 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/O18                                                                                                                                                                                                             | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                       |                5 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |               10 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                     |               10 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/n_0_GEN_AW_PIPE_DUAL.axi_awlen_pipe_1_or_2_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               11 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                       |               11 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                9 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               12 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/E[0]                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                9 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                8 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/O6                                                                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                6 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                   | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                5 |             28 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/I41[0]                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                5 |             28 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |               11 |             28 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                6 |             28 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/n_0_Using_Latch_AS_Logic_1.AND2B1L_I1                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |               11 |             28 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/I8[0]                                                                                                                                                           | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                7 |             28 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/p_0_in45_in                                                                                                                                                         | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/n_0_count_read[6]_i_1                                                                                                                            |               10 |             28 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/I68[0]                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                6 |             29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                    |               10 |             29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/E[0]                                                                                                                                                                                    | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/O7                                                                                                                                                                   |                8 |             30 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                9 |             30 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_block.managen/phy/n_0_mdio_data[30]_i_1                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                5 |             30 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Read_Req                                                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |               12 |             31 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                     |               15 |             31 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                               | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/I4[0]                                                                                                                                       |                8 |             31 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                   |                                                                                                                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/n_0_Config_Reg[30]_i_1                                                                                                                                                                                                                |                7 |             31 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/E[0]                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                7 |             31 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O11                                                                                                                |               24 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O12                                                                                                                |               27 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/O5[0]                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |               19 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                               | system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1                                                                                                                                        |               17 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/n_0_ip2bus_data[31]_i_1__3                                                                                                                   |                6 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[6]                                                                                                                                                                                                   | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |               17 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[2]                                                                                                                                                                                                   | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |               12 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/I_ADDR_SHIM/O1[4]                                                                                                                                                                                                                                   | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/SR[0]                                                                                                                                                                   |               11 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/O1[0]                                                                                                                                |                6 |             32 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/txgen/TX_SM1/n_0_PREAMBLE_PIPE_reg[2]                                                                                                                                            |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                         | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |               15 |             32 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/n_0_bus2ip_data_reg[31]_i_1                                                                                                                                                                                                           | system_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/SR[0]                                                                                                                                                                                  |               13 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/I_ADDR_SHIM/O1[5]                                                                                                                                                                                                                                   | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/SR[0]                                                                                                                                                                   |               11 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                 | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                    |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_31                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/I67[0]                                                                                                                                                                                              |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O6                                                                                                                 |               24 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                       | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                         |                9 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O8                                                                                                                                                                                        |               13 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                6 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O5                                                                                                                                    |               11 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/I_ADDR_SHIM/O1[3]                                                                                                                                                                                                                                   | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/SR[0]                                                                                                                                                                   |               12 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/ipic_mux_inst/SR[0]                                                                                                                                                              |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                          |                                                                                                                                                                                                                                                                     |                6 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/I_ADDR_SHIM/O1[0]                                                                                                                                                                                                                                   | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/SR[0]                                                                                                                                                                   |               11 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/I_ADDR_SHIM/O1[1]                                                                                                                                                                                                                                   | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/SR[0]                                                                                                                                                                   |               13 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Write_Data_Valid                                                                                                                  |                                                                                                                                                                                                                                                                     |                4 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_data_reg_out_en                                   |                                                                                                                                                                                                                                                                     |                9 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                                                                                 | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                6 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/n_0_Performance.Use_DLMB.wb_dlmb_valid_read_data[0]_i_1                                                                                                                                                                  |               13 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/E[0]                                                                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |                7 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                7 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/I27[0]                                                                                                                                                              | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/I26[0]                                                                                                                                          |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                       | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               32 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                        | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                         |               12 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/p_51_in                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                6 |             32 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/FCS_CHECK/n_0_CALC[31]_i_2                                                                                                                                                                    | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/rxgen/RX_SM/SR[0]                                                                                                                                                                |               12 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/n_0_rxs_status_word_6[31]_i_1                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |               19 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/n_0_rxs_status_word_5[31]_i_1                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |               19 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/n_0_rxs_status_word_4[31]_i_1                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |               18 |             32 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/n_0_bytes_14_and_15_d19[15]_i_1                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O78[0]                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_39                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/R                                                                                                                                                                                                   |               12 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/n_0_rxs_status_word_3[31]_i_1                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |               15 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/n_0_rxs_status_word_2[31]_i_1                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |               22 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            |                                                                                                                                                                                                                                                                     |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_reg[31]_i_1                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/addr_filter_top/address_filter_inst/n_0_cpu_data_shift[31]_i_1                                                                                                                                      | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                                                                             |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/p_0_in                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                        |                                                                                                                                                                                                                                                                     |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                8 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                            |                                                                                                                                                                                                                                                                     |                7 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[149]_i_1                                                                                                                | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                   |               10 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                          |                                                                                                                                                                                                                                                                     |                9 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/p_8_out[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                9 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/RESET2GTX_CLK                                                                                                                                                                    |                8 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/O1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               14 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |               11 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1__0                                                                                    |                                                                                                                                                                                                                                                                     |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wren3_out                                                                                                        |                                                                                                                                                                                                                                                                     |                5 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1__0                                                                                    |                                                                                                                                                                                                                                                                     |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                          |                                                                                                                                                                                                                                                                     |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/CE_0                                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                         |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/O7[0]                                                                                                      | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                   |                5 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/CE_1                                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                                                         |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/O20[0]                                                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |               13 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                             | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/I15[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               13 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                          | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                            |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/O6                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                5 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1                                                                                                            |                                                                                                                                                                                                                                                                     |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                             | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                                      | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1__1                                                                                                        |                9 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1                                                                               | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |                5 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1__0                                                                              | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1__0                                                                              | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |               11 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_31                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                8 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                               |                                                                                                                                                                                                                                                                     |                9 |             35 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                               | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/I4[0]                                                                                                                                       |                9 |             35 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                                      | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1__2                                                                                                        |                7 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_39                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/SR[0]                                                                                                                                                                                               |               16 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                               |                                                                                                                                                                                                                                                                     |                8 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                 | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/srst_wrst_busy                                                                                                                                                       |               11 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O6[0]                                                                                                                | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/srst_wrst_busy                                                                                                                                                       |                6 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O10                                                                                                                                                                                       |               15 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O5[0]                                                                                                                                                                                     |               15 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                     | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                          |               11 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                               |               12 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/O16[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               16 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                    |                9 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                               | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/srst_wrst_busy                                                                                                                                                           |                7 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1                                                                                                                               |                                                                                                                                                                                                                                                                     |                8 |             39 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                               |                                                                                                                                                                                                                                                                     |               14 |             39 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O15                                                                                                                                                                                       |               25 |             39 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].match_flag_pb[4]_i_2                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].match_flag_pb[4]_i_1                                                                       |               10 |             40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/n_0_rstdiv0_sync_r[11]_i_1                                                                                                                                                                |               22 |             40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                                               | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1__0                                                                                                                                     |               11 |             40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                                            |                                                                                                                                                                                                                                                                     |               14 |             40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/O2                                                                                                                                                                                      | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/n_0_sig_next_addr_reg[31]_i_1                                                                                                                                        |               10 |             40 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                              |               19 |             41 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1                                                                                                                               |                                                                                                                                                                                                                                                                     |               16 |             41 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                   |               18 |             41 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O13                                                                                                                                                                                       |               14 |             41 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                                                   |               18 |             42 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                     |                                                                                                                                                                                                                                                                     |               11 |             42 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                      | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |               15 |             42 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/load_tpayload                                                                                                                                               |                                                                                                                                                                                                                                                                     |               10 |             42 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/n_0_storage_data1[62]_i_1                                                                                                                         |                                                                                                                                                                                                                                                                     |               11 |             42 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                   |                                                                                                                                                                                                                                                                     |               11 |             43 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/O20[0]                                                                                                                                                                                                                  |               14 |             43 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/n_0_storage_data1[62]_i_1__0                                                                                                                      |                                                                                                                                                                                                                                                                     |               11 |             45 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/load_tpayload                                                                                                                                                |                                                                                                                                                                                                                                                                     |                8 |             45 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                      | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |               17 |             45 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                      |               19 |             46 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/O3                                                                                                                                |                                                                                                                                                                                                                                                                     |                6 |             48 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                              |                                                                                                                                                                                                                                                                     |                6 |             48 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/n_0_multicast_addr_upper_d10[15]_i_1                                                                                                                                                                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |                8 |             48 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O8                                                                                                                 |               15 |             48 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r0                                                                                                                      |                                                                                                                                                                                                                                                                     |               13 |             48 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                     |                6 |             48 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O5                                                                                                                 |               32 |             48 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                                                                                     |               17 |             49 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                                                                                     |               14 |             49 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O9[0]                                                                                                                                                                                     |               13 |             49 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/O14[0]                                                                                                                                                                                    |                8 |             50 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                            | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/srst_wrst_busy                                                                                                                                                           |               10 |             51 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_stats_reset/stats_reset                                                                                                                                                     |               19 |             52 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                        |               22 |             53 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                            | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                    |               15 |             54 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                                                                | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |               27 |             55 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                              |                                                                                                                                                                                                                                                                     |                7 |             56 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/phy_rddata_en                                                                                                                         |                                                                                                                                                                                                                                                                     |               31 |             56 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                    |               23 |             56 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                           |               31 |             56 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/data_strobe_c                                                                                                                                                                                                                     | system_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |               24 |             57 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                   | system_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               14 |             61 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O15                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                8 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                              |                                                                                                                                                                                                                                                                     |               13 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                               |                                                                                                                                                                                                                                                                     |               19 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_mux_rd_valid_r_reg                                                                                                                                   |                                                                                                                                                                                                                                                                     |               23 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                              |                                                                                                                                                                                                                                                                     |               14 |             64 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/n_0_rx_data_valid_array[1][0]_i_1                                                                                                                                                                      | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |               14 |             65 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__15                                                                                                                                        |               26 |             67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                                 | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/ipic_rd_clear                                                                                                                                    |               22 |             72 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |               48 |             75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/O2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               10 |             75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/O8                                                                                                                                                                      |               13 |             75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/srst_wrst_busy                                                                                                                                                           |               30 |             82 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/SR[0]                                                                                                                                                                   |               24 |             85 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               19 |             87 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__16                                                                                                                                        |               28 |             88 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                                     | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |               39 |             89 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                                                                         | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit                                                                                                                                                                                  |               36 |             91 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/E[0]                                                                                                                                                                                  | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                 |               37 |             91 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/I66[0]                                                                    | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                 |               34 |             91 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit                                                                                                                                                                                  |               34 |             91 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               26 |             92 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/O2[0]                                                                                                                                                                |               44 |             92 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                  |                                                                                                                                                                                                                                                                     |               12 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                  |                                                                                                                                                                                                                                                                     |               12 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__6                                                                                                                                         |               39 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__11                                                                                                                                        |               37 |             96 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/p_0_in45_in                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               40 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__9                                                                                                                                         |               46 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__8                                                                                                                                         |               35 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__7                                                                                                                                         |               31 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__4                                                                                                                                         |               35 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__14                                                                                                                                        |               34 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__13                                                                                                                                        |               29 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__12                                                                                                                                        |               32 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__5                                                                                                                                         |               36 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__10                                                                                                                                        |               46 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                  |                                                                                                                                                                                                                                                                     |               12 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                  |                                                                                                                                                                                                                                                                     |               12 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                  |                                                                                                                                                                                                                                                                     |               12 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                  |                                                                                                                                                                                                                                                                     |               12 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_39                                                                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |               34 |             97 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/O9[0]                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__0                                                                                                                                         |               37 |            100 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/O9[0]                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__1                                                                                                                                         |               51 |            100 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/O9[0]                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__2                                                                                                                                         |               42 |            100 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/O9[0]                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__3                                                                                                                                         |               36 |            100 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/O9[0]                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep                                                                                                                                            |               42 |            100 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Write_Req_Granted                                                                                                                 |                                                                                                                                                                                                                                                                     |               20 |            101 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                  |                                                                                                                                                                                                                                                                     |               13 |            104 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                  |                                                                                                                                                                                                                                                                     |               13 |            104 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                   |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               33 |            107 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                              |                                                                                                                                                                                                                                                                     |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                              |                                                                                                                                                                                                                                                                     |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/xadc_wiz_0/inst/SOFT_RESET_I/SR[0]                                                                                                                                                                                                                         |               29 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                              |                                                                                                                                                                                                                                                                     |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                              |                                                                                                                                                                                                                                                                     |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                              |                                                                                                                                                                                                                                                                     |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                              |                                                                                                                                                                                                                                                                     |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                              |                                                                                                                                                                                                                                                                     |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                              |                                                                                                                                                                                                                                                                     |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                              |                                                                                                                                                                                                                                                                     |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_emc_0/U0/bus2ip_reset                                                                                                                                                                                                                                  |               81 |            118 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_tx_reset_i/SR[0]                                                                                                                                                            |               46 |            120 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                                 | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |               48 |            121 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/stats_block.statistics_counters/wea                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               32 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/D[26]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               16 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               40 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                      | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[127].axi_rdata_int[127]_i_1                                                                                                                     |               43 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/I39[0]                                                                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |               31 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                    | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                              |               46 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/I43[0]                                                                                                                               | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |               25 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/O1                                                                                                                     |                                                                                                                                                                                                                                                                     |               44 |            129 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                     |               39 |            129 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/O1                                                                                                                     |                                                                                                                                                                                                                                                                     |               50 |            129 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                     |               34 |            129 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/I43[0]                                                                                                                               | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |               28 |            130 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/I39[0]                                                                                                                               | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                              |               23 |            130 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                     |               38 |            131 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                     |               35 |            131 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/O1                                                                                                                     |                                                                                                                                                                                                                                                                     |               47 |            131 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/O1                                                                                                                     |                                                                                                                                                                                                                                                                     |               51 |            131 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/n_0_m_payload_i[133]_i_1                                                                                                                                                            |                                                                                                                                                                                                                                                                     |               43 |            132 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/O1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               43 |            132 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/load_tpayload                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               47 |            133 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/n_0_m_payload_i[133]_i_1__0                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               31 |            133 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/n_0_gen_sync_clock_converter.m_tstorage_r[133]_i_1                                                                                                            |                                                                                                                                                                                                                                                                     |               34 |            133 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/O1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               31 |            133 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/load_tpayload                                                                                                                                                |                                                                                                                                                                                                                                                                     |               47 |            145 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_mem_intercon/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/load_tstorage                                                                                                                                                |                                                                                                                                                                                                                                                                     |               50 |            145 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/man_reset.sync_mgmt_reset_host_i/int_mgmt_host_reset                                                                                                                             |               40 |            161 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/clock_inst/tx_gmii_mii_clk           |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               76 |            176 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/O19[0]                                                                                                                                                                                       |               62 |            180 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               71 |            201 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |               68 |            206 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O7                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O10                                                                                                                |              116 |            240 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                               |              115 |            240 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           | system_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/rd_fifo_wr_en                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               64 |            256 |
|  system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/gmii_interface/CLK                   |                                                                                                                                                                                                                                                                                        | system_i/axi_ethernet_0/eth_mac/inst/tri_mode_ethernet_mac_i/system_eth_mac_0_core/sync_rx_reset_i/O1                                                                                                                                                               |               96 |            390 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               93 |            436 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/O1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |              132 |            513 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                                                            |                                                                                                                                                                                                                                                                     |              109 |            517 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                            |                                                                                                                                                                                                                                                                     |              174 |            517 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/O1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |              182 |            576 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d2                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |              184 |            576 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_we                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               86 |            688 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               96 |            768 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0           |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |              547 |           1436 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |             1288 |           4316 |
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


