<stg><name>Crypto_Pipeline_VITIS_LOOP_61_18</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %DataIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataIn, void @empty_8, i32 0, i32 0, void @empty_27, i32 1, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast

]]></Node>
<StgValue><ssdm name="RAMSel_cast_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i13 0, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.2:0 %j_5 = load i13 %j

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2:1 %icmp_ln61 = icmp_eq  i13 %j_5, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2:2 %add_ln61 = add i13 %j_5, i13 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2:3 %br_ln61 = br i1 %icmp_ln61, void %for.inc.2.split, void %sw.epilog.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="13">
<![CDATA[
for.inc.2.split:8 %trunc_ln63 = trunc i13 %j_5

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="14" op_1_bw="2" op_2_bw="12">
<![CDATA[
for.inc.2.split:9 %tmp_11_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i2.i12, i2 2, i12 %trunc_ln63

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="14">
<![CDATA[
for.inc.2.split:10 %zext_ln63 = zext i14 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.split:11 %DataIn_addr = getelementptr i32 %DataIn, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="DataIn_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="14">
<![CDATA[
for.inc.2.split:12 %DataIn_load = load i14 %DataIn_addr

]]></Node>
<StgValue><ssdm name="DataIn_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.2.split:13 %switch_ln63 = switch i2 %RAMSel_cast_read, void %arrayidx6567.2.case.3, i2 0, void %arrayidx6567.2.case.0, i2 1, void %arrayidx6567.2.case.1, i2 2, void %arrayidx6567.2.case.2

]]></Node>
<StgValue><ssdm name="switch_ln63"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6567.2.exit:0 %store_ln61 = store i13 %add_ln61, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6567.2.exit:1 %br_ln61 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="14">
<![CDATA[
for.inc.2.split:12 %DataIn_load = load i14 %DataIn_addr

]]></Node>
<StgValue><ssdm name="DataIn_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
sw.epilog.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="13">
<![CDATA[
for.inc.2.split:0 %zext_ln61 = zext i13 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.2.split:1 %specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_27

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2.split:2 %speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln61"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2.split:3 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.split:4 %DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.split:5 %DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.split:6 %DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.split:7 %DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx6567.2.case.2:0 %store_ln63 = store i32 %DataIn_load, i12 %DataRAM_8_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6567.2.case.2:1 %br_ln63 = br void %arrayidx6567.2.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx6567.2.case.1:0 %store_ln63 = store i32 %DataIn_load, i12 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6567.2.case.1:1 %br_ln63 = br void %arrayidx6567.2.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx6567.2.case.0:0 %store_ln63 = store i32 %DataIn_load, i12 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6567.2.case.0:1 %br_ln63 = br void %arrayidx6567.2.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx6567.2.case.3:0 %store_ln63 = store i32 %DataIn_load, i12 %DataRAM_11_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6567.2.case.3:1 %br_ln63 = br void %arrayidx6567.2.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="DataRAM_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="DataRAM_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="DataRAM_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="DataRAM_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="DataIn" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="DataIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="RAMSel_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="RAMSel_cast"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="StgValue_59" to="j" fromId="59" toId="6">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="63" from="DataIn" to="specmemcore_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specmemcore_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specmemcore_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specmemcore_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="72" from="DataIn" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="74" from="empty_8" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="79" from="empty_27" to="specinterface_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="82" from="empty_27" to="specinterface_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="83" from="empty_27" to="specinterface_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="84" from="empty_27" to="specinterface_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="88" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="89" from="empty_27" to="specinterface_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="90" from="empty_27" to="specinterface_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="8">
</dataflow>
<dataflow id="93" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.ap_auto.i2" to="RAMSel_cast_read" fromId="94" toId="9">
</dataflow>
<dataflow id="96" from="RAMSel_cast" to="RAMSel_cast_read" fromId="58" toId="9">
</dataflow>
<dataflow id="98" from="StgValue_97" to="store_ln0" fromId="97" toId="10">
</dataflow>
<dataflow id="99" from="j" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="100" from="j" to="j_5" fromId="6" toId="12">
</dataflow>
<dataflow id="101" from="j_5" to="icmp_ln61" fromId="12" toId="13">
</dataflow>
<dataflow id="103" from="StgValue_102" to="icmp_ln61" fromId="102" toId="13">
</dataflow>
<dataflow id="104" from="j_5" to="add_ln61" fromId="12" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_105" to="add_ln61" fromId="105" toId="14">
</dataflow>
<dataflow id="107" from="icmp_ln61" to="br_ln61" fromId="13" toId="15">
</dataflow>
<dataflow id="108" from="j_5" to="trunc_ln63" fromId="12" toId="16">
</dataflow>
<dataflow id="110" from="_ssdm_op_BitConcatenate.i14.i2.i12" to="tmp_11_cast" fromId="109" toId="17">
</dataflow>
<dataflow id="112" from="StgValue_111" to="tmp_11_cast" fromId="111" toId="17">
</dataflow>
<dataflow id="113" from="trunc_ln63" to="tmp_11_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="114" from="tmp_11_cast" to="zext_ln63" fromId="17" toId="18">
</dataflow>
<dataflow id="115" from="DataIn" to="DataIn_addr" fromId="57" toId="19">
</dataflow>
<dataflow id="117" from="StgValue_116" to="DataIn_addr" fromId="116" toId="19">
</dataflow>
<dataflow id="118" from="zext_ln63" to="DataIn_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="119" from="DataIn_addr" to="DataIn_load" fromId="19" toId="20">
</dataflow>
<dataflow id="120" from="RAMSel_cast_read" to="switch_ln63" fromId="9" toId="21">
</dataflow>
<dataflow id="122" from="StgValue_121" to="switch_ln63" fromId="121" toId="21">
</dataflow>
<dataflow id="124" from="StgValue_123" to="switch_ln63" fromId="123" toId="21">
</dataflow>
<dataflow id="125" from="StgValue_111" to="switch_ln63" fromId="111" toId="21">
</dataflow>
<dataflow id="126" from="add_ln61" to="store_ln61" fromId="14" toId="22">
</dataflow>
<dataflow id="127" from="j" to="store_ln61" fromId="6" toId="22">
</dataflow>
<dataflow id="128" from="DataIn_addr" to="DataIn_load" fromId="19" toId="24">
</dataflow>
<dataflow id="129" from="j_5" to="zext_ln61" fromId="12" toId="25">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecPipeline" to="specpipeline_ln62" fromId="130" toId="26">
</dataflow>
<dataflow id="132" from="StgValue_91" to="specpipeline_ln62" fromId="91" toId="26">
</dataflow>
<dataflow id="133" from="StgValue_75" to="specpipeline_ln62" fromId="75" toId="26">
</dataflow>
<dataflow id="134" from="StgValue_75" to="specpipeline_ln62" fromId="75" toId="26">
</dataflow>
<dataflow id="135" from="StgValue_75" to="specpipeline_ln62" fromId="75" toId="26">
</dataflow>
<dataflow id="136" from="empty_27" to="specpipeline_ln62" fromId="78" toId="26">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln61" fromId="137" toId="27">
</dataflow>
<dataflow id="140" from="StgValue_139" to="speclooptripcount_ln61" fromId="139" toId="27">
</dataflow>
<dataflow id="141" from="StgValue_139" to="speclooptripcount_ln61" fromId="139" toId="27">
</dataflow>
<dataflow id="142" from="StgValue_139" to="speclooptripcount_ln61" fromId="139" toId="27">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecLoopName" to="specloopname_ln61" fromId="143" toId="28">
</dataflow>
<dataflow id="146" from="empty_6" to="specloopname_ln61" fromId="145" toId="28">
</dataflow>
<dataflow id="147" from="DataRAM_2" to="DataRAM_2_addr" fromId="56" toId="29">
</dataflow>
<dataflow id="148" from="StgValue_116" to="DataRAM_2_addr" fromId="116" toId="29">
</dataflow>
<dataflow id="149" from="zext_ln61" to="DataRAM_2_addr" fromId="25" toId="29">
</dataflow>
<dataflow id="150" from="DataRAM_5" to="DataRAM_5_addr" fromId="55" toId="30">
</dataflow>
<dataflow id="151" from="StgValue_116" to="DataRAM_5_addr" fromId="116" toId="30">
</dataflow>
<dataflow id="152" from="zext_ln61" to="DataRAM_5_addr" fromId="25" toId="30">
</dataflow>
<dataflow id="153" from="DataRAM_8" to="DataRAM_8_addr" fromId="54" toId="31">
</dataflow>
<dataflow id="154" from="StgValue_116" to="DataRAM_8_addr" fromId="116" toId="31">
</dataflow>
<dataflow id="155" from="zext_ln61" to="DataRAM_8_addr" fromId="25" toId="31">
</dataflow>
<dataflow id="156" from="DataRAM_11" to="DataRAM_11_addr" fromId="53" toId="32">
</dataflow>
<dataflow id="157" from="StgValue_116" to="DataRAM_11_addr" fromId="116" toId="32">
</dataflow>
<dataflow id="158" from="zext_ln61" to="DataRAM_11_addr" fromId="25" toId="32">
</dataflow>
<dataflow id="159" from="DataIn_load" to="store_ln63" fromId="24" toId="33">
</dataflow>
<dataflow id="160" from="DataRAM_8_addr" to="store_ln63" fromId="31" toId="33">
</dataflow>
<dataflow id="161" from="DataIn_load" to="store_ln63" fromId="24" toId="35">
</dataflow>
<dataflow id="162" from="DataRAM_5_addr" to="store_ln63" fromId="30" toId="35">
</dataflow>
<dataflow id="163" from="DataIn_load" to="store_ln63" fromId="24" toId="37">
</dataflow>
<dataflow id="164" from="DataRAM_2_addr" to="store_ln63" fromId="29" toId="37">
</dataflow>
<dataflow id="165" from="DataIn_load" to="store_ln63" fromId="24" toId="39">
</dataflow>
<dataflow id="166" from="DataRAM_11_addr" to="store_ln63" fromId="32" toId="39">
</dataflow>
<dataflow id="167" from="icmp_ln61" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="168" from="RAMSel_cast_read" to="StgValue_4" fromId="9" toId="4">
</dataflow>
<dataflow id="169" from="icmp_ln61" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
