# Security System with Xilinx FPGA VHDL
The aim of this project is to design and implement a security system using VHDL. Demonstration of the working system should be simulated in Vivado. Simulations must include every possible case of the project.
