#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Apr 11 17:19:00 2021
# Process ID: 24392
# Current directory: /home/trevor/dev/mylab/sandbox
# Command line: vivado
# Log file: /home/trevor/dev/mylab/sandbox/vivado.log
# Journal file: /home/trevor/dev/mylab/sandbox/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_4 . -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_debug] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_nets clk_wiz_1_locked] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_cells rst_clk_wiz_1_100M]
delete_bd_objs [get_bd_nets microblaze_0_Clk] [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_cells mdm_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
endgroup
apply_board_connection -board_interface "reset" -ip_intf "/clk_wiz_0/reset" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "design_1" 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {/clk_wiz_0/clk_out1 (100 MHz)} cores {1} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
validate_bd_design
regenerate_bd_layout
startgroup
endgroup
save_bd_design
make_wrapper -files [get_files /home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_1] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_1] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_1] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_1] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_1] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_1] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_100M_0] }
export_ip_user_files -of_objects [get_files /home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_clk_wiz_0_0_synth_1 design_1_axi_uartlite_0_0_synth_1 design_1_microblaze_0_1_synth_1 design_1_dlmb_v10_1_synth_1 design_1_ilmb_v10_1_synth_1 design_1_dlmb_bram_if_cntlr_1_synth_1 design_1_ilmb_bram_if_cntlr_1_synth_1 design_1_lmb_bram_1_synth_1 design_1_mdm_1_1_synth_1 design_1_rst_clk_wiz_0_100M_0_synth_1 -jobs 4
wait_on_run design_1_clk_wiz_0_0_synth_1
wait_on_run design_1_axi_uartlite_0_0_synth_1
wait_on_run design_1_microblaze_0_1_synth_1
wait_on_run design_1_dlmb_v10_1_synth_1
wait_on_run design_1_ilmb_v10_1_synth_1
wait_on_run design_1_dlmb_bram_if_cntlr_1_synth_1
wait_on_run design_1_ilmb_bram_if_cntlr_1_synth_1
wait_on_run design_1_lmb_bram_1_synth_1
wait_on_run design_1_mdm_1_1_synth_1
wait_on_run design_1_rst_clk_wiz_0_100M_0_synth_1
export_simulation -of_objects [get_files /home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/dev/mylab/sandbox/project_4.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/dev/mylab/sandbox/project_4.ip_user_files -ipstatic_source_dir /home/trevor/dev/mylab/sandbox/project_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/dev/mylab/sandbox/project_4.cache/compile_simlib/modelsim} {questa=/home/trevor/dev/mylab/sandbox/project_4.cache/compile_simlib/questa} {ies=/home/trevor/dev/mylab/sandbox/project_4.cache/compile_simlib/ies} {xcelium=/home/trevor/dev/mylab/sandbox/project_4.cache/compile_simlib/xcelium} {vcs=/home/trevor/dev/mylab/sandbox/project_4.cache/compile_simlib/vcs} {riviera=/home/trevor/dev/mylab/sandbox/project_4.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/trevor/dev/mylab/sandbox/project_4.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/trevor/dev/mylab/sandbox/project_4.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property pfm_name {} [get_files -all {/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file /home/trevor/dev/mylab/sandbox/design_1_wrapper.xsa
set_property pfm_name {} [get_files -all {/home/trevor/dev/mylab/sandbox/project_4.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file /home/trevor/dev/mylab/sandbox/project4_platform.xsa
