{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488269253280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488269253281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 15:07:33 2017 " "Processing started: Tue Feb 28 15:07:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488269253281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269253281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Modul5 -c Modul5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Modul5 -c Modul5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269253282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488269253538 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1488269253539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.bdf" "" { Schematic "/home/efefer/WORKS/QUARTUS/Modul5/mux_2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_mux_2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tes_mux_2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tes_mux_2_1 " "Found entity 1: tes_mux_2_1" {  } { { "tes_mux_2_1.bdf" "" { Schematic "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkff_altera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jkff_altera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jkff_altera " "Found entity 1: jkff_altera" {  } { { "jkff_altera.bdf" "" { Schematic "/home/efefer/WORKS/QUARTUS/Modul5/jkff_altera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkffe_altera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jkffe_altera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jkffe_altera " "Found entity 1: jkffe_altera" {  } { { "jkffe_altera.bdf" "" { Schematic "/home/efefer/WORKS/QUARTUS/Modul5/jkffe_altera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "T_ff_altera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file T_ff_altera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T_ff_altera " "Found entity 1: T_ff_altera" {  } { { "T_ff_altera.bdf" "" { Schematic "/home/efefer/WORKS/QUARTUS/Modul5/T_ff_altera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_LPM_COUNTER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file altera_LPM_COUNTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_LPM_COUNTER " "Found entity 1: altera_LPM_COUNTER" {  } { { "altera_LPM_COUNTER.bdf" "" { Schematic "/home/efefer/WORKS/QUARTUS/Modul5/altera_LPM_COUNTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sseg_4dig.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_sseg_4dig.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sseg_4dig " "Found entity 1: mux_sseg_4dig" {  } { { "mux_sseg_4dig.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/mux_sseg_4dig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_sseg_4dig.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_sseg_4dig.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_sseg_4dig " "Found entity 1: test_mux_sseg_4dig" {  } { { "test_mux_sseg_4dig.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/test_mux_sseg_4dig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2dig_to_sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2dig_to_sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2dig_to_sseg " "Found entity 1: bcd2dig_to_sseg" {  } { { "bcd2dig_to_sseg.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/bcd2dig_to_sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_bcd2dig_to_sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_bcd2dig_to_sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_bcd2dig_to_sseg " "Found entity 1: tes_bcd2dig_to_sseg" {  } { { "tes_bcd2dig_to_sseg.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_bcd2dig_to_sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd4dig_to_sseg_case.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd4dig_to_sseg_case.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd4dig_to_sseg_case " "Found entity 1: bcd4dig_to_sseg_case" {  } { { "bcd4dig_to_sseg_case.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/bcd4dig_to_sseg_case.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_mux_sseg_4dig_hardwired.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_mux_sseg_4dig_hardwired.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_mux_sseg_4dig_hardwired " "Found entity 1: tes_mux_sseg_4dig_hardwired" {  } { { "tes_mux_sseg_4dig_hardwired.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_4dig_hardwired.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_bcd4dig_to_sseg_case.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_bcd4dig_to_sseg_case.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_bcd4dig_to_sseg_case " "Found entity 1: tes_bcd4dig_to_sseg_case" {  } { { "tes_bcd4dig_to_sseg_case.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_bcd4dig_to_sseg_case.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_odd_zeros_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file test_odd_zeros_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_odd_zeros_detector " "Found entity 1: test_odd_zeros_detector" {  } { { "test_odd_zeros_detector.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/test_odd_zeros_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_counter_verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_counter_verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_counter_verilog1 " "Found entity 1: tes_counter_verilog1" {  } { { "tes_counter_verilog1.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_counter_verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2_up.v 1 1 " "Found 1 design units, including 1 entities, in source file counter2_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2_up " "Found entity 1: counter2_up" {  } { { "counter2_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/counter2_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_counter2_up.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_counter2_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_counter2_up " "Found entity 1: tes_counter2_up" {  } { { "tes_counter2_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_counter2_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_debouncer " "Found entity 1: tes_debouncer" {  } { { "tes_debouncer.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4_up.v 1 1 " "Found 1 design units, including 1 entities, in source file counter4_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4_up " "Found entity 1: counter4_up" {  } { { "counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/counter4_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_counter4_up.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_counter4_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_counter4_up " "Found entity 1: tes_counter4_up" {  } { { "tes_counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_counter4_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_sseg_case.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_sseg_case.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_sseg_case " "Found entity 1: hex_to_sseg_case" {  } { { "hex_to_sseg_case.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/hex_to_sseg_case.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt0 CNT0 tes_mux_sseg_counter4_up.v(10) " "Verilog HDL Declaration information at tes_mux_sseg_counter4_up.v(10): object \"cnt0\" differs only in case from object \"CNT0\" in the same scope" {  } { { "tes_mux_sseg_counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488269270376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt1 CNT1 tes_mux_sseg_counter4_up.v(10) " "Verilog HDL Declaration information at tes_mux_sseg_counter4_up.v(10): object \"cnt1\" differs only in case from object \"CNT1\" in the same scope" {  } { { "tes_mux_sseg_counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488269270376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt2 CNT2 tes_mux_sseg_counter4_up.v(10) " "Verilog HDL Declaration information at tes_mux_sseg_counter4_up.v(10): object \"cnt2\" differs only in case from object \"CNT2\" in the same scope" {  } { { "tes_mux_sseg_counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488269270376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt3 CNT3 tes_mux_sseg_counter4_up.v(10) " "Verilog HDL Declaration information at tes_mux_sseg_counter4_up.v(10): object \"cnt3\" differs only in case from object \"CNT3\" in the same scope" {  } { { "tes_mux_sseg_counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488269270376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_mux_sseg_counter4_up.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_mux_sseg_counter4_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_mux_counter4_up " "Found entity 1: tes_mux_counter4_up" {  } { { "tes_mux_sseg_counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269270377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270377 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "tes_mux_sseg_counter4_up " "Top-level design entity \"tes_mux_sseg_counter4_up\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1488269270443 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "879 " "Peak virtual memory: 879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488269270505 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 28 15:07:50 2017 " "Processing ended: Tue Feb 28 15:07:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488269270505 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488269270505 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488269270505 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270505 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269270677 ""}
