
pcbTest.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000004b6  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000002  00800200  00800200  0000052a  2**0
                  ALLOC
  2 .stab         000006e4  00000000  00000000  0000052c  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000085  00000000  00000000  00000c10  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000080  00000000  00000000  00000c98  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000436  00000000  00000000  00000d18  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000127  00000000  00000000  0000114e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000026f  00000000  00000000  00001275  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000128  00000000  00000000  000014e4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000169  00000000  00000000  0000160c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000253  00000000  00000000  00001775  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__ctors_end>
   4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
   8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
   c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  10:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  14:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  18:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  1c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  20:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  24:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  28:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  2c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  30:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  34:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  38:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  3c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__vector_15>
  40:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  44:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  48:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  4c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  50:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  54:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  58:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  5c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  60:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  64:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  68:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  6c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  70:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  74:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  78:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  7c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  80:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  84:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  88:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  8c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  90:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  94:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  98:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  9c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  a0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  a4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  a8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  ac:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  b0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  b4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  b8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  bc:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  c0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  c4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  c8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  cc:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  d0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  d4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  d8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  dc:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  e0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e6 eb       	ldi	r30, 0xB6	; 182
  fc:	f4 e0       	ldi	r31, 0x04	; 4
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a0 30       	cpi	r26, 0x00	; 0
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	12 e0       	ldi	r17, 0x02	; 2
 110:	a0 e0       	ldi	r26, 0x00	; 0
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a2 30       	cpi	r26, 0x02	; 2
 11a:	b1 07       	cpc	r27, r17
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <main>
 122:	0c 94 59 02 	jmp	0x4b2	; 0x4b2 <_exit>

00000126 <__bad_interrupt>:
 126:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000012a <__vector_15>:
void EnableRTCTimer();
void Wait_ms(volatile int delay);
void GoToSleep();

/*--------------------------Interrupt Service Routines------------------------------------------------------------------------------------*/
ISR(TIMER2_OVF_vect){
 12a:	1f 92       	push	r1
 12c:	0f 92       	push	r0
 12e:	0f b6       	in	r0, 0x3f	; 63
 130:	0f 92       	push	r0
 132:	00 90 5b 00 	lds	r0, 0x005B
 136:	0f 92       	push	r0
 138:	11 24       	eor	r1, r1
 13a:	2f 93       	push	r18
 13c:	3f 93       	push	r19
 13e:	4f 93       	push	r20
 140:	5f 93       	push	r21
 142:	6f 93       	push	r22
 144:	8f 93       	push	r24
 146:	9f 93       	push	r25
 148:	ef 93       	push	r30
 14a:	ff 93       	push	r31
 14c:	cf 93       	push	r28
 14e:	df 93       	push	r29
 150:	cd b7       	in	r28, 0x3d	; 61
 152:	de b7       	in	r29, 0x3e	; 62
	static unsigned int counter=0;
	prtDEBUGled ^= (1 << counter);
 154:	8b e0       	ldi	r24, 0x0B	; 11
 156:	91 e0       	ldi	r25, 0x01	; 1
 158:	2b e0       	ldi	r18, 0x0B	; 11
 15a:	31 e0       	ldi	r19, 0x01	; 1
 15c:	f9 01       	movw	r30, r18
 15e:	20 81       	ld	r18, Z
 160:	62 2f       	mov	r22, r18
 162:	20 91 00 02 	lds	r18, 0x0200
 166:	30 91 01 02 	lds	r19, 0x0201
 16a:	a9 01       	movw	r20, r18
 16c:	21 e0       	ldi	r18, 0x01	; 1
 16e:	30 e0       	ldi	r19, 0x00	; 0
 170:	04 2e       	mov	r0, r20
 172:	02 c0       	rjmp	.+4      	; 0x178 <__vector_15+0x4e>
 174:	22 0f       	add	r18, r18
 176:	33 1f       	adc	r19, r19
 178:	0a 94       	dec	r0
 17a:	e2 f7       	brpl	.-8      	; 0x174 <__vector_15+0x4a>
 17c:	26 27       	eor	r18, r22
 17e:	fc 01       	movw	r30, r24
 180:	20 83       	st	Z, r18
	if (counter++ == 7){counter = 0;}
 182:	80 91 00 02 	lds	r24, 0x0200
 186:	90 91 01 02 	lds	r25, 0x0201
 18a:	21 e0       	ldi	r18, 0x01	; 1
 18c:	87 30       	cpi	r24, 0x07	; 7
 18e:	91 05       	cpc	r25, r1
 190:	09 f0       	breq	.+2      	; 0x194 <__vector_15+0x6a>
 192:	20 e0       	ldi	r18, 0x00	; 0
 194:	01 96       	adiw	r24, 0x01	; 1
 196:	90 93 01 02 	sts	0x0201, r25
 19a:	80 93 00 02 	sts	0x0200, r24
 19e:	22 23       	and	r18, r18
 1a0:	21 f0       	breq	.+8      	; 0x1aa <__vector_15+0x80>
 1a2:	10 92 01 02 	sts	0x0201, r1
 1a6:	10 92 00 02 	sts	0x0200, r1
	//prtSLEEPled ^= (1 << bnSLEEPled);	//toggles sleep led at .5Hz
}
 1aa:	df 91       	pop	r29
 1ac:	cf 91       	pop	r28
 1ae:	ff 91       	pop	r31
 1b0:	ef 91       	pop	r30
 1b2:	9f 91       	pop	r25
 1b4:	8f 91       	pop	r24
 1b6:	6f 91       	pop	r22
 1b8:	5f 91       	pop	r21
 1ba:	4f 91       	pop	r20
 1bc:	3f 91       	pop	r19
 1be:	2f 91       	pop	r18
 1c0:	0f 90       	pop	r0
 1c2:	00 92 5b 00 	sts	0x005B, r0
 1c6:	0f 90       	pop	r0
 1c8:	0f be       	out	0x3f, r0	; 63
 1ca:	0f 90       	pop	r0
 1cc:	1f 90       	pop	r1
 1ce:	18 95       	reti

000001d0 <main>:

int main(void)
{
 1d0:	cf 93       	push	r28
 1d2:	df 93       	push	r29
 1d4:	cd b7       	in	r28, 0x3d	; 61
 1d6:	de b7       	in	r29, 0x3e	; 62
	DeviceInit();
 1d8:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <_Z10DeviceInitv>
	AppInit(MYUBRR);
 1dc:	81 e8       	ldi	r24, 0x81	; 129
 1de:	90 e0       	ldi	r25, 0x00	; 0
 1e0:	0e 94 62 01 	call	0x2c4	; 0x2c4 <_Z7AppInitj>
	Wait_ms(200);
 1e4:	88 ec       	ldi	r24, 0xC8	; 200
 1e6:	90 e0       	ldi	r25, 0x00	; 0
 1e8:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <_Z7Wait_msi>
	EnableRTCTimer();
 1ec:	0e 94 ae 01 	call	0x35c	; 0x35c <_Z14EnableRTCTimerv>
    while(1)
    {
        GoToSleep(); 
 1f0:	0e 94 1d 02 	call	0x43a	; 0x43a <_Z9GoToSleepv>
{
	DeviceInit();
	AppInit(MYUBRR);
	Wait_ms(200);
	EnableRTCTimer();
    while(1)
 1f4:	fd cf       	rjmp	.-6      	; 0x1f0 <main+0x20>

000001f6 <_Z10DeviceInitv>:
        GoToSleep(); 
    }
}

/*************************************************************************************************************/
void DeviceInit(){
 1f6:	cf 93       	push	r28
 1f8:	df 93       	push	r29
 1fa:	cd b7       	in	r28, 0x3d	; 61
 1fc:	de b7       	in	r29, 0x3e	; 62
	//Set all ports to input with no pull
	DDRA = 0;
 1fe:	81 e2       	ldi	r24, 0x21	; 33
 200:	90 e0       	ldi	r25, 0x00	; 0
 202:	fc 01       	movw	r30, r24
 204:	10 82       	st	Z, r1
	DDRB = 0;
 206:	84 e2       	ldi	r24, 0x24	; 36
 208:	90 e0       	ldi	r25, 0x00	; 0
 20a:	fc 01       	movw	r30, r24
 20c:	10 82       	st	Z, r1
	DDRC = 0;
 20e:	87 e2       	ldi	r24, 0x27	; 39
 210:	90 e0       	ldi	r25, 0x00	; 0
 212:	fc 01       	movw	r30, r24
 214:	10 82       	st	Z, r1
	DDRD = 0;
 216:	8a e2       	ldi	r24, 0x2A	; 42
 218:	90 e0       	ldi	r25, 0x00	; 0
 21a:	fc 01       	movw	r30, r24
 21c:	10 82       	st	Z, r1
	DDRE = 0;
 21e:	8d e2       	ldi	r24, 0x2D	; 45
 220:	90 e0       	ldi	r25, 0x00	; 0
 222:	fc 01       	movw	r30, r24
 224:	10 82       	st	Z, r1
	DDRF = 0;
 226:	80 e3       	ldi	r24, 0x30	; 48
 228:	90 e0       	ldi	r25, 0x00	; 0
 22a:	fc 01       	movw	r30, r24
 22c:	10 82       	st	Z, r1
	DDRG = 0;
 22e:	83 e3       	ldi	r24, 0x33	; 51
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	fc 01       	movw	r30, r24
 234:	10 82       	st	Z, r1
	DDRH = 0;
 236:	81 e0       	ldi	r24, 0x01	; 1
 238:	91 e0       	ldi	r25, 0x01	; 1
 23a:	fc 01       	movw	r30, r24
 23c:	10 82       	st	Z, r1
	DDRJ = 0;
 23e:	84 e0       	ldi	r24, 0x04	; 4
 240:	91 e0       	ldi	r25, 0x01	; 1
 242:	fc 01       	movw	r30, r24
 244:	10 82       	st	Z, r1
	DDRK = 0;
 246:	87 e0       	ldi	r24, 0x07	; 7
 248:	91 e0       	ldi	r25, 0x01	; 1
 24a:	fc 01       	movw	r30, r24
 24c:	10 82       	st	Z, r1
	DDRL = 0;
 24e:	8a e0       	ldi	r24, 0x0A	; 10
 250:	91 e0       	ldi	r25, 0x01	; 1
 252:	fc 01       	movw	r30, r24
 254:	10 82       	st	Z, r1
	
	PORTA = 0;
 256:	82 e2       	ldi	r24, 0x22	; 34
 258:	90 e0       	ldi	r25, 0x00	; 0
 25a:	fc 01       	movw	r30, r24
 25c:	10 82       	st	Z, r1
	PORTB = 0;
 25e:	85 e2       	ldi	r24, 0x25	; 37
 260:	90 e0       	ldi	r25, 0x00	; 0
 262:	fc 01       	movw	r30, r24
 264:	10 82       	st	Z, r1
	PORTC = 0;
 266:	88 e2       	ldi	r24, 0x28	; 40
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	fc 01       	movw	r30, r24
 26c:	10 82       	st	Z, r1
	PORTD = 0;
 26e:	8b e2       	ldi	r24, 0x2B	; 43
 270:	90 e0       	ldi	r25, 0x00	; 0
 272:	fc 01       	movw	r30, r24
 274:	10 82       	st	Z, r1
	PORTE = 0;
 276:	8e e2       	ldi	r24, 0x2E	; 46
 278:	90 e0       	ldi	r25, 0x00	; 0
 27a:	fc 01       	movw	r30, r24
 27c:	10 82       	st	Z, r1
	PORTD = 0;
 27e:	8b e2       	ldi	r24, 0x2B	; 43
 280:	90 e0       	ldi	r25, 0x00	; 0
 282:	fc 01       	movw	r30, r24
 284:	10 82       	st	Z, r1
	PORTE = 0;
 286:	8e e2       	ldi	r24, 0x2E	; 46
 288:	90 e0       	ldi	r25, 0x00	; 0
 28a:	fc 01       	movw	r30, r24
 28c:	10 82       	st	Z, r1
	PORTF = 0;
 28e:	81 e3       	ldi	r24, 0x31	; 49
 290:	90 e0       	ldi	r25, 0x00	; 0
 292:	fc 01       	movw	r30, r24
 294:	10 82       	st	Z, r1
	PORTG = 0;
 296:	84 e3       	ldi	r24, 0x34	; 52
 298:	90 e0       	ldi	r25, 0x00	; 0
 29a:	fc 01       	movw	r30, r24
 29c:	10 82       	st	Z, r1
	PORTH = 0;
 29e:	82 e0       	ldi	r24, 0x02	; 2
 2a0:	91 e0       	ldi	r25, 0x01	; 1
 2a2:	fc 01       	movw	r30, r24
 2a4:	10 82       	st	Z, r1
	PORTJ = 0;
 2a6:	85 e0       	ldi	r24, 0x05	; 5
 2a8:	91 e0       	ldi	r25, 0x01	; 1
 2aa:	fc 01       	movw	r30, r24
 2ac:	10 82       	st	Z, r1
	PORTK = 0;
 2ae:	88 e0       	ldi	r24, 0x08	; 8
 2b0:	91 e0       	ldi	r25, 0x01	; 1
 2b2:	fc 01       	movw	r30, r24
 2b4:	10 82       	st	Z, r1
	PORTL = 0;
 2b6:	8b e0       	ldi	r24, 0x0B	; 11
 2b8:	91 e0       	ldi	r25, 0x01	; 1
 2ba:	fc 01       	movw	r30, r24
 2bc:	10 82       	st	Z, r1
}
 2be:	df 91       	pop	r29
 2c0:	cf 91       	pop	r28
 2c2:	08 95       	ret

000002c4 <_Z7AppInitj>:

/*************************************************************************************************************/
void AppInit(unsigned int ubrr){
 2c4:	cf 93       	push	r28
 2c6:	df 93       	push	r29
 2c8:	0f 92       	push	r0
 2ca:	0f 92       	push	r0
 2cc:	cd b7       	in	r28, 0x3d	; 61
 2ce:	de b7       	in	r29, 0x3e	; 62
 2d0:	9a 83       	std	Y+2, r25	; 0x02
 2d2:	89 83       	std	Y+1, r24	; 0x01
	
	//Set BAUD rate of UART
	UBRR0L = ubrr;   												//set low byte of baud rate
 2d4:	84 ec       	ldi	r24, 0xC4	; 196
 2d6:	90 e0       	ldi	r25, 0x00	; 0
 2d8:	29 81       	ldd	r18, Y+1	; 0x01
 2da:	fc 01       	movw	r30, r24
 2dc:	20 83       	st	Z, r18
	UBRR0H = (ubrr >> 8);											//set high byte of baud rate
 2de:	85 ec       	ldi	r24, 0xC5	; 197
 2e0:	90 e0       	ldi	r25, 0x00	; 0
 2e2:	29 81       	ldd	r18, Y+1	; 0x01
 2e4:	3a 81       	ldd	r19, Y+2	; 0x02
 2e6:	23 2f       	mov	r18, r19
 2e8:	33 27       	eor	r19, r19
 2ea:	fc 01       	movw	r30, r24
 2ec:	20 83       	st	Z, r18
	//UCSR0A |= (1 << U2X0);										//set high speed baud clock, in ASYNC mode
	
	//Enable UART_TX0 and UART_RX0
	UCSR0B = (1 << TXEN0)|(1 << RXEN0);
 2ee:	81 ec       	ldi	r24, 0xC1	; 193
 2f0:	90 e0       	ldi	r25, 0x00	; 0
 2f2:	28 e1       	ldi	r18, 0x18	; 24
 2f4:	fc 01       	movw	r30, r24
 2f6:	20 83       	st	Z, r18
	UCSR0C = (1 << UCSZ01)|(1 << UCSZ00);							//Asynchronous; 8 data bits, no parity
 2f8:	82 ec       	ldi	r24, 0xC2	; 194
 2fa:	90 e0       	ldi	r25, 0x00	; 0
 2fc:	26 e0       	ldi	r18, 0x06	; 6
 2fe:	fc 01       	movw	r30, r24
 300:	20 83       	st	Z, r18
	//UCSR0B |= (1 << RXCIE0);
	
	//Disable power to all peripherals
	PRR0 |= (1 << PRTWI)|(1 << PRTIM2)|(1 << PRTIM0)|(1 << PRUSART1)|(1 << PRTIM1)|(1 << PRADC)|(1 << PRSPI);  //Turn EVERYTHING off initially except USART0(UART0)
 302:	84 e6       	ldi	r24, 0x64	; 100
 304:	90 e0       	ldi	r25, 0x00	; 0
 306:	24 e6       	ldi	r18, 0x64	; 100
 308:	30 e0       	ldi	r19, 0x00	; 0
 30a:	f9 01       	movw	r30, r18
 30c:	20 81       	ld	r18, Z
 30e:	2d 6e       	ori	r18, 0xED	; 237
 310:	fc 01       	movw	r30, r24
 312:	20 83       	st	Z, r18
	prtTEMPen |= (1 << bnTEMPen);
	prtMAINen |= (1 << bnMAINen);
*/
	
	//Enable LEDs
	ddrDEBUGled |= 0xFF;
 314:	8a e0       	ldi	r24, 0x0A	; 10
 316:	91 e0       	ldi	r25, 0x01	; 1
 318:	fc 01       	movw	r30, r24
 31a:	80 81       	ld	r24, Z
 31c:	8a e0       	ldi	r24, 0x0A	; 10
 31e:	91 e0       	ldi	r25, 0x01	; 1
 320:	2f ef       	ldi	r18, 0xFF	; 255
 322:	fc 01       	movw	r30, r24
 324:	20 83       	st	Z, r18
	prtDEBUGled = 0x00;
 326:	8b e0       	ldi	r24, 0x0B	; 11
 328:	91 e0       	ldi	r25, 0x01	; 1
 32a:	fc 01       	movw	r30, r24
 32c:	10 82       	st	Z, r1
	ddrDEBUGled2 |= (1 << bnDBG10)|(1 << bnDBG9)|(1 << bnDBG8);
 32e:	84 e2       	ldi	r24, 0x24	; 36
 330:	90 e0       	ldi	r25, 0x00	; 0
 332:	24 e2       	ldi	r18, 0x24	; 36
 334:	30 e0       	ldi	r19, 0x00	; 0
 336:	f9 01       	movw	r30, r18
 338:	20 81       	ld	r18, Z
 33a:	20 6e       	ori	r18, 0xE0	; 224
 33c:	fc 01       	movw	r30, r24
 33e:	20 83       	st	Z, r18
	prtDEBUGled2 |= ((1 << bnDBG10)|(1 << bnDBG9)|(1 << bnDBG8));
 340:	85 e2       	ldi	r24, 0x25	; 37
 342:	90 e0       	ldi	r25, 0x00	; 0
 344:	25 e2       	ldi	r18, 0x25	; 37
 346:	30 e0       	ldi	r19, 0x00	; 0
 348:	f9 01       	movw	r30, r18
 34a:	20 81       	ld	r18, Z
 34c:	20 6e       	ori	r18, 0xE0	; 224
 34e:	fc 01       	movw	r30, r24
 350:	20 83       	st	Z, r18
	
}
 352:	0f 90       	pop	r0
 354:	0f 90       	pop	r0
 356:	df 91       	pop	r29
 358:	cf 91       	pop	r28
 35a:	08 95       	ret

0000035c <_Z14EnableRTCTimerv>:


/*************************************************************************************************************/
void EnableRTCTimer(){
 35c:	cf 93       	push	r28
 35e:	df 93       	push	r29
 360:	cd b7       	in	r28, 0x3d	; 61
 362:	de b7       	in	r29, 0x3e	; 62
	//Asynchronous should be done based on TOSC1 and TOSC2
	//Give power back to Timer2
	PRR0 &= ~(1 << PRTIM2);
 364:	84 e6       	ldi	r24, 0x64	; 100
 366:	90 e0       	ldi	r25, 0x00	; 0
 368:	24 e6       	ldi	r18, 0x64	; 100
 36a:	30 e0       	ldi	r19, 0x00	; 0
 36c:	f9 01       	movw	r30, r18
 36e:	20 81       	ld	r18, Z
 370:	2f 7b       	andi	r18, 0xBF	; 191
 372:	fc 01       	movw	r30, r24
 374:	20 83       	st	Z, r18
	Wait_ms(1);	//give it time to power on
 376:	81 e0       	ldi	r24, 0x01	; 1
 378:	90 e0       	ldi	r25, 0x00	; 0
 37a:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <_Z7Wait_msi>
	
	//Set to Asynchronous mode, uses TOSC1/TOSC2 pins
	ASSR |= (1 << AS2);
 37e:	86 eb       	ldi	r24, 0xB6	; 182
 380:	90 e0       	ldi	r25, 0x00	; 0
 382:	26 eb       	ldi	r18, 0xB6	; 182
 384:	30 e0       	ldi	r19, 0x00	; 0
 386:	f9 01       	movw	r30, r18
 388:	20 81       	ld	r18, Z
 38a:	20 62       	ori	r18, 0x20	; 32
 38c:	fc 01       	movw	r30, r24
 38e:	20 83       	st	Z, r18
	
	//Set prescaler, initialize registers
	TCCR2B |= (1 << CS22)|(1 << CS20);	//128 prescaler, should click into overflow every second
 390:	81 eb       	ldi	r24, 0xB1	; 177
 392:	90 e0       	ldi	r25, 0x00	; 0
 394:	21 eb       	ldi	r18, 0xB1	; 177
 396:	30 e0       	ldi	r19, 0x00	; 0
 398:	f9 01       	movw	r30, r18
 39a:	20 81       	ld	r18, Z
 39c:	25 60       	ori	r18, 0x05	; 5
 39e:	fc 01       	movw	r30, r24
 3a0:	20 83       	st	Z, r18
	while ((ASSR & ((1 << TCR2BUB)|(1 << TCN2UB))));	//wait for it not to be busy
 3a2:	86 eb       	ldi	r24, 0xB6	; 182
 3a4:	90 e0       	ldi	r25, 0x00	; 0
 3a6:	fc 01       	movw	r30, r24
 3a8:	80 81       	ld	r24, Z
 3aa:	88 2f       	mov	r24, r24
 3ac:	90 e0       	ldi	r25, 0x00	; 0
 3ae:	81 71       	andi	r24, 0x11	; 17
 3b0:	90 70       	andi	r25, 0x00	; 0
 3b2:	21 e0       	ldi	r18, 0x01	; 1
 3b4:	00 97       	sbiw	r24, 0x00	; 0
 3b6:	09 f4       	brne	.+2      	; 0x3ba <_Z14EnableRTCTimerv+0x5e>
 3b8:	20 e0       	ldi	r18, 0x00	; 0
 3ba:	22 23       	and	r18, r18
 3bc:	91 f7       	brne	.-28     	; 0x3a2 <_Z14EnableRTCTimerv+0x46>
	TIFR2 = (1 << TOV2);								//Clear any interrupts pending for the timer
 3be:	87 e3       	ldi	r24, 0x37	; 55
 3c0:	90 e0       	ldi	r25, 0x00	; 0
 3c2:	21 e0       	ldi	r18, 0x01	; 1
 3c4:	fc 01       	movw	r30, r24
 3c6:	20 83       	st	Z, r18
	TIMSK2 = (1 << TOIE2);								//Enable overflow on it
 3c8:	80 e7       	ldi	r24, 0x70	; 112
 3ca:	90 e0       	ldi	r25, 0x00	; 0
 3cc:	21 e0       	ldi	r18, 0x01	; 1
 3ce:	fc 01       	movw	r30, r24
 3d0:	20 83       	st	Z, r18
	
	//Away we go
}
 3d2:	df 91       	pop	r29
 3d4:	cf 91       	pop	r28
 3d6:	08 95       	ret

000003d8 <_Z7Wait_msi>:
/*************************************************************************************************************/
void Wait_ms(volatile int delay)
{
 3d8:	cf 93       	push	r28
 3da:	df 93       	push	r29
 3dc:	00 d0       	rcall	.+0      	; 0x3de <_Z7Wait_msi+0x6>
 3de:	0f 92       	push	r0
 3e0:	cd b7       	in	r28, 0x3d	; 61
 3e2:	de b7       	in	r29, 0x3e	; 62
 3e4:	9c 83       	std	Y+4, r25	; 0x04
 3e6:	8b 83       	std	Y+3, r24	; 0x03
	volatile int i;

	while(delay > 0){
 3e8:	18 c0       	rjmp	.+48     	; 0x41a <_Z7Wait_msi+0x42>
		for(i = 0; i < 800; i++){
 3ea:	1a 82       	std	Y+2, r1	; 0x02
 3ec:	19 82       	std	Y+1, r1	; 0x01
 3ee:	06 c0       	rjmp	.+12     	; 0x3fc <_Z7Wait_msi+0x24>
			asm volatile("nop");
 3f0:	00 00       	nop
void Wait_ms(volatile int delay)
{
	volatile int i;

	while(delay > 0){
		for(i = 0; i < 800; i++){
 3f2:	89 81       	ldd	r24, Y+1	; 0x01
 3f4:	9a 81       	ldd	r25, Y+2	; 0x02
 3f6:	01 96       	adiw	r24, 0x01	; 1
 3f8:	9a 83       	std	Y+2, r25	; 0x02
 3fa:	89 83       	std	Y+1, r24	; 0x01
 3fc:	89 81       	ldd	r24, Y+1	; 0x01
 3fe:	9a 81       	ldd	r25, Y+2	; 0x02
 400:	21 e0       	ldi	r18, 0x01	; 1
 402:	33 e0       	ldi	r19, 0x03	; 3
 404:	80 32       	cpi	r24, 0x20	; 32
 406:	93 07       	cpc	r25, r19
 408:	0c f0       	brlt	.+2      	; 0x40c <_Z7Wait_msi+0x34>
 40a:	20 e0       	ldi	r18, 0x00	; 0
 40c:	22 23       	and	r18, r18
 40e:	81 f7       	brne	.-32     	; 0x3f0 <_Z7Wait_msi+0x18>
			asm volatile("nop");
		}
		delay -= 1;
 410:	8b 81       	ldd	r24, Y+3	; 0x03
 412:	9c 81       	ldd	r25, Y+4	; 0x04
 414:	01 97       	sbiw	r24, 0x01	; 1
 416:	9c 83       	std	Y+4, r25	; 0x04
 418:	8b 83       	std	Y+3, r24	; 0x03
/*************************************************************************************************************/
void Wait_ms(volatile int delay)
{
	volatile int i;

	while(delay > 0){
 41a:	8b 81       	ldd	r24, Y+3	; 0x03
 41c:	9c 81       	ldd	r25, Y+4	; 0x04
 41e:	21 e0       	ldi	r18, 0x01	; 1
 420:	18 16       	cp	r1, r24
 422:	19 06       	cpc	r1, r25
 424:	0c f0       	brlt	.+2      	; 0x428 <_Z7Wait_msi+0x50>
 426:	20 e0       	ldi	r18, 0x00	; 0
 428:	22 23       	and	r18, r18
 42a:	f9 f6       	brne	.-66     	; 0x3ea <_Z7Wait_msi+0x12>
		for(i = 0; i < 800; i++){
			asm volatile("nop");
		}
		delay -= 1;
	}
}
 42c:	0f 90       	pop	r0
 42e:	0f 90       	pop	r0
 430:	0f 90       	pop	r0
 432:	0f 90       	pop	r0
 434:	df 91       	pop	r29
 436:	cf 91       	pop	r28
 438:	08 95       	ret

0000043a <_Z9GoToSleepv>:
/*************************************************************************************************************/
void GoToSleep(){
 43a:	cf 93       	push	r28
 43c:	df 93       	push	r29
 43e:	00 d0       	rcall	.+0      	; 0x440 <_Z9GoToSleepv+0x6>
 440:	0f 92       	push	r0
 442:	cd b7       	in	r28, 0x3d	; 61
 444:	de b7       	in	r29, 0x3e	; 62
	sei();
 446:	78 94       	sei
	volatile int sleepTime=20, sleepTicks = 0;
 448:	84 e1       	ldi	r24, 0x14	; 20
 44a:	90 e0       	ldi	r25, 0x00	; 0
 44c:	9a 83       	std	Y+2, r25	; 0x02
 44e:	89 83       	std	Y+1, r24	; 0x01
 450:	1c 82       	std	Y+4, r1	; 0x04
 452:	1b 82       	std	Y+3, r1	; 0x03
	//If bool is true, we are in low power mode/backup, sleep for 60 seconds then check ADC again
	
	//Set to power save, then enable
	SMCR = (1 << SM1)|(1 << SM0);
 454:	83 e5       	ldi	r24, 0x53	; 83
 456:	90 e0       	ldi	r25, 0x00	; 0
 458:	26 e0       	ldi	r18, 0x06	; 6
 45a:	fc 01       	movw	r30, r24
 45c:	20 83       	st	Z, r18
	SMCR |= (1 << SE);
 45e:	83 e5       	ldi	r24, 0x53	; 83
 460:	90 e0       	ldi	r25, 0x00	; 0
 462:	23 e5       	ldi	r18, 0x53	; 83
 464:	30 e0       	ldi	r19, 0x00	; 0
 466:	f9 01       	movw	r30, r18
 468:	20 81       	ld	r18, Z
 46a:	21 60       	ori	r18, 0x01	; 1
 46c:	fc 01       	movw	r30, r24
 46e:	20 83       	st	Z, r18
	
	//Give time to registers
	Wait_ms(1);
 470:	81 e0       	ldi	r24, 0x01	; 1
 472:	90 e0       	ldi	r25, 0x00	; 0
 474:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <_Z7Wait_msi>
	//Go to sleep
	while (sleepTicks < sleepTime){
 478:	06 c0       	rjmp	.+12     	; 0x486 <_Z9GoToSleepv+0x4c>
		asm volatile("SLEEP");
 47a:	88 95       	sleep
		sleepTicks++;
 47c:	8b 81       	ldd	r24, Y+3	; 0x03
 47e:	9c 81       	ldd	r25, Y+4	; 0x04
 480:	01 96       	adiw	r24, 0x01	; 1
 482:	9c 83       	std	Y+4, r25	; 0x04
 484:	8b 83       	std	Y+3, r24	; 0x03
	SMCR |= (1 << SE);
	
	//Give time to registers
	Wait_ms(1);
	//Go to sleep
	while (sleepTicks < sleepTime){
 486:	2b 81       	ldd	r18, Y+3	; 0x03
 488:	3c 81       	ldd	r19, Y+4	; 0x04
 48a:	89 81       	ldd	r24, Y+1	; 0x01
 48c:	9a 81       	ldd	r25, Y+2	; 0x02
 48e:	41 e0       	ldi	r20, 0x01	; 1
 490:	28 17       	cp	r18, r24
 492:	39 07       	cpc	r19, r25
 494:	0c f0       	brlt	.+2      	; 0x498 <_Z9GoToSleepv+0x5e>
 496:	40 e0       	ldi	r20, 0x00	; 0
 498:	44 23       	and	r20, r20
 49a:	79 f7       	brne	.-34     	; 0x47a <_Z9GoToSleepv+0x40>
		asm volatile("SLEEP");
		sleepTicks++;
	} //endwhile
	
	//Give it time to power back on
	Wait_ms(10);
 49c:	8a e0       	ldi	r24, 0x0A	; 10
 49e:	90 e0       	ldi	r25, 0x00	; 0
 4a0:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <_Z7Wait_msi>
	
}
 4a4:	0f 90       	pop	r0
 4a6:	0f 90       	pop	r0
 4a8:	0f 90       	pop	r0
 4aa:	0f 90       	pop	r0
 4ac:	df 91       	pop	r29
 4ae:	cf 91       	pop	r28
 4b0:	08 95       	ret

000004b2 <_exit>:
 4b2:	f8 94       	cli

000004b4 <__stop_program>:
 4b4:	ff cf       	rjmp	.-2      	; 0x4b4 <__stop_program>
