<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3905" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3905{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3905{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3905{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3905{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_3905{left:156px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_3905{left:70px;bottom:1060px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3905{left:70px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t8_3905{left:70px;bottom:1027px;letter-spacing:-0.19px;}
#t9_3905{left:70px;bottom:977px;letter-spacing:-0.09px;}
#ta_3905{left:156px;bottom:977px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tb_3905{left:70px;bottom:952px;letter-spacing:-0.13px;word-spacing:-0.96px;}
#tc_3905{left:70px;bottom:936px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_3905{left:70px;bottom:919px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#te_3905{left:496px;bottom:926px;}
#tf_3905{left:507px;bottom:919px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#tg_3905{left:607px;bottom:919px;}
#th_3905{left:618px;bottom:919px;letter-spacing:-0.12px;word-spacing:-0.59px;}
#ti_3905{left:70px;bottom:902px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3905{left:70px;bottom:852px;letter-spacing:-0.09px;}
#tk_3905{left:156px;bottom:852px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tl_3905{left:70px;bottom:828px;letter-spacing:-0.17px;word-spacing:-1.27px;}
#tm_3905{left:70px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tn_3905{left:70px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#to_3905{left:70px;bottom:744px;letter-spacing:-0.09px;}
#tp_3905{left:156px;bottom:744px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tq_3905{left:70px;bottom:720px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tr_3905{left:828px;bottom:727px;letter-spacing:-0.03px;}
#ts_3905{left:843px;bottom:720px;}
#tt_3905{left:70px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_3905{left:754px;bottom:703px;}
#tv_3905{left:762px;bottom:703px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tw_3905{left:70px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3905{left:593px;bottom:687px;}
#ty_3905{left:601px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3905{left:70px;bottom:670px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t10_3905{left:70px;bottom:653px;letter-spacing:-0.13px;word-spacing:-0.66px;}
#t11_3905{left:439px;bottom:660px;}
#t12_3905{left:454px;bottom:653px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t13_3905{left:70px;bottom:636px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t14_3905{left:70px;bottom:586px;letter-spacing:-0.1px;}
#t15_3905{left:156px;bottom:586px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t16_3905{left:70px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_3905{left:70px;bottom:545px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t18_3905{left:70px;bottom:529px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t19_3905{left:70px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_3905{left:70px;bottom:462px;letter-spacing:-0.09px;}
#t1b_3905{left:156px;bottom:462px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1c_3905{left:70px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_3905{left:70px;bottom:421px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_3905{left:70px;bottom:404px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t1f_3905{left:838px;bottom:411px;}
#t1g_3905{left:70px;bottom:387px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1h_3905{left:70px;bottom:370px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_3905{left:70px;bottom:320px;letter-spacing:-0.1px;}
#t1j_3905{left:156px;bottom:320px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1k_3905{left:70px;bottom:296px;letter-spacing:-0.17px;word-spacing:-1.04px;}
#t1l_3905{left:70px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1m_3905{left:70px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1n_3905{left:70px;bottom:213px;letter-spacing:-0.09px;}
#t1o_3905{left:163px;bottom:213px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1p_3905{left:70px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.32px;}
#t1q_3905{left:70px;bottom:172px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#t1r_3905{left:548px;bottom:172px;}
#t1s_3905{left:559px;bottom:172px;letter-spacing:-0.15px;}
#t1t_3905{left:603px;bottom:172px;}
#t1u_3905{left:614px;bottom:172px;letter-spacing:-0.13px;word-spacing:-1.26px;}
#t1v_3905{left:70px;bottom:155px;letter-spacing:-0.14px;word-spacing:-0.51px;}

.s1_3905{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3905{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3905{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3905{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3905{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3905{font-size:14px;font-family:Symbol_b5z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3905" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3905Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3905" style="-webkit-user-select: none;"><object width="935" height="1210" data="3905/3905.svg" type="image/svg+xml" id="pdf3905" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3905" class="t s1_3905">Vol. 3B </span><span id="t2_3905" class="t s1_3905">23-13 </span>
<span id="t3_3905" class="t s2_3905">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3905" class="t s3_3905">23.18.7.3 </span><span id="t5_3905" class="t s3_3905">FPREM1 Instruction </span>
<span id="t6_3905" class="t s4_3905">The 32-bit x87 FPUs compute a partial remainder according to IEEE Standard 754. This instruction does not exist </span>
<span id="t7_3905" class="t s4_3905">on the 16-bit IA-32 math coprocessors. The availability of the FPREM1 instruction has is no impact on existing soft- </span>
<span id="t8_3905" class="t s4_3905">ware. </span>
<span id="t9_3905" class="t s3_3905">23.18.7.4 </span><span id="ta_3905" class="t s3_3905">FPREM Instruction </span>
<span id="tb_3905" class="t s4_3905">On the 32-bit x87 FPUs, the condition code flags C0, C3, C1 in the status word correctly reflect the three low-order </span>
<span id="tc_3905" class="t s4_3905">bits of the quotient following execution of the FPREM instruction. On the 16-bit IA-32 math coprocessors, the </span>
<span id="td_3905" class="t s4_3905">quotient bits are incorrect when performing a reduction of (64 </span>
<span id="te_3905" class="t s5_3905">N </span>
<span id="tf_3905" class="t s4_3905">+ M) when (N </span><span id="tg_3905" class="t s6_3905">≥ </span><span id="th_3905" class="t s4_3905">1) and M is 1 or 2. This difference </span>
<span id="ti_3905" class="t s4_3905">does not affect existing software; software that works around the bug should not be affected. </span>
<span id="tj_3905" class="t s3_3905">23.18.7.5 </span><span id="tk_3905" class="t s3_3905">FUCOM, FUCOMP, and FUCOMPP Instructions </span>
<span id="tl_3905" class="t s4_3905">When executing the FUCOM, FUCOMP, and FUCOMPP instructions, the 32-bit x87 FPUs perform unordered compare </span>
<span id="tm_3905" class="t s4_3905">according to IEEE Standard 754. These instructions do not exist on the 16-bit IA-32 math coprocessors. The avail- </span>
<span id="tn_3905" class="t s4_3905">ability of these new instructions has no impact on existing software. </span>
<span id="to_3905" class="t s3_3905">23.18.7.6 </span><span id="tp_3905" class="t s3_3905">FPTAN Instruction </span>
<span id="tq_3905" class="t s4_3905">On the 32-bit x87 FPUs, the range of the operand for the FPTAN instruction is much less restricted (| ST(0) | &lt; 2 </span>
<span id="tr_3905" class="t s5_3905">63 </span>
<span id="ts_3905" class="t s4_3905">) </span>
<span id="tt_3905" class="t s4_3905">than on earlier math coprocessors. The instruction reduces the operand internally using an internal </span><span id="tu_3905" class="t s6_3905">π</span><span id="tv_3905" class="t s4_3905">/4 constant </span>
<span id="tw_3905" class="t s4_3905">that is more accurate. The range of the operand is restricted to (| ST(0) | &lt; </span><span id="tx_3905" class="t s6_3905">π</span><span id="ty_3905" class="t s4_3905">/4) on the 16-bit IA-32 math copro- </span>
<span id="tz_3905" class="t s4_3905">cessors; the operand must be reduced to this range using FPREM. This change has no impact on existing software. </span>
<span id="t10_3905" class="t s4_3905">See also sections 8.3.8 and section 8.3.10 of the Intel </span>
<span id="t11_3905" class="t s5_3905">® </span>
<span id="t12_3905" class="t s4_3905">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t13_3905" class="t s4_3905">Volume 1, for more information on the accuracy of the FPTAN instruction. </span>
<span id="t14_3905" class="t s3_3905">23.18.7.7 </span><span id="t15_3905" class="t s3_3905">Stack Overflow </span>
<span id="t16_3905" class="t s4_3905">On the 32-bit x87 FPUs, if an FPU stack overflow occurs when the invalid-operation exception is masked, the FPU </span>
<span id="t17_3905" class="t s4_3905">returns the real, integer, or BCD-integer indefinite value to the destination operand, depending on the instruction </span>
<span id="t18_3905" class="t s4_3905">being executed. On the 16-bit IA-32 math coprocessors, the original operand remains unchanged following a stack </span>
<span id="t19_3905" class="t s4_3905">overflow, but it is loaded into register ST(1). This difference has no impact on existing software. </span>
<span id="t1a_3905" class="t s3_3905">23.18.7.8 </span><span id="t1b_3905" class="t s3_3905">FSIN, FCOS, and FSINCOS Instructions </span>
<span id="t1c_3905" class="t s4_3905">On the 32-bit x87 FPUs, these instructions perform three common trigonometric functions. These instructions do </span>
<span id="t1d_3905" class="t s4_3905">not exist on the 16-bit IA-32 math coprocessors. The availability of these instructions has no impact on existing </span>
<span id="t1e_3905" class="t s4_3905">software, but using them provides a performance upgrade. See also sections 8.3.8 and section 8.3.10 of the Intel </span>
<span id="t1f_3905" class="t s5_3905">® </span>
<span id="t1g_3905" class="t s4_3905">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for more information on the accuracy of the </span>
<span id="t1h_3905" class="t s4_3905">FSIN, FCOS, and FSINCOS instructions. </span>
<span id="t1i_3905" class="t s3_3905">23.18.7.9 </span><span id="t1j_3905" class="t s3_3905">FPATAN Instruction </span>
<span id="t1k_3905" class="t s4_3905">On the 32-bit x87 FPUs, the range of operands for the FPATAN instruction is unrestricted. On the 16-bit IA-32 math </span>
<span id="t1l_3905" class="t s4_3905">coprocessors, the absolute value of the operand in register ST(0) must be smaller than the absolute value of the </span>
<span id="t1m_3905" class="t s4_3905">operand in register ST(1). This difference has impact on existing software. </span>
<span id="t1n_3905" class="t s3_3905">23.18.7.10 </span><span id="t1o_3905" class="t s3_3905">F2XM1 Instruction </span>
<span id="t1p_3905" class="t s4_3905">The 32-bit x87 FPUs support a wider range of operands (–1 &lt; ST (0) &lt; + 1) for the F2XM1 instruction. The </span>
<span id="t1q_3905" class="t s4_3905">supported operand range for the 16-bit IA-32 math coprocessors is (0 </span><span id="t1r_3905" class="t s6_3905">≤ </span><span id="t1s_3905" class="t s4_3905">ST(0) </span><span id="t1t_3905" class="t s6_3905">≤ </span><span id="t1u_3905" class="t s4_3905">0.5). This difference has no impact </span>
<span id="t1v_3905" class="t s4_3905">on existing software. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
