verilog xil_defaultlib --include "F:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../Lab1.gen/sources_1/bd/uart_bd/ipshared/ec67/hdl" --include "../../../../Lab1.gen/sources_1/bd/uart_bd/ipshared/5765/hdl" \
"../../../bd/uart_bd/ip/uart_bd_processing_system7_0_0/sim/uart_bd_processing_system7_0_0.v" \
"../../../bd/uart_bd/ip/uart_bd_axi_addr_wrapper_0_1/src/axi_addr_xlslice_0_0/sim/axi_addr_xlslice_0_0.v" \
"../../../bd/uart_bd/ip/uart_bd_auto_pc_0_1/sim/uart_bd_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
