Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Dec  1 22:53:13 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_3 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/tea/timing/32_32i.txt
| Design       : dut
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 65 register/latch pins with no clock driven by root clock pin: iStartCipher (HIGH)

oC0_reg[0]/G
oC0_reg[10]/G
oC0_reg[11]/G
oC0_reg[12]/G
oC0_reg[13]/G
oC0_reg[14]/G
oC0_reg[15]/G
oC0_reg[16]/G
oC0_reg[17]/G
oC0_reg[18]/G
oC0_reg[19]/G
oC0_reg[1]/G
oC0_reg[20]/G
oC0_reg[21]/G
oC0_reg[22]/G
oC0_reg[23]/G
oC0_reg[24]/G
oC0_reg[25]/G
oC0_reg[26]/G
oC0_reg[27]/G
oC0_reg[28]/G
oC0_reg[29]/G
oC0_reg[2]/G
oC0_reg[30]/G
oC0_reg[31]/G
oC0_reg[3]/G
oC0_reg[4]/G
oC0_reg[5]/G
oC0_reg[6]/G
oC0_reg[7]/G
oC0_reg[8]/G
oC0_reg[9]/G
oC1_reg[0]/G
oC1_reg[10]/G
oC1_reg[11]/G
oC1_reg[12]/G
oC1_reg[13]/G
oC1_reg[14]/G
oC1_reg[15]/G
oC1_reg[16]/G
oC1_reg[17]/G
oC1_reg[18]/G
oC1_reg[19]/G
oC1_reg[1]/G
oC1_reg[20]/G
oC1_reg[21]/G
oC1_reg[22]/G
oC1_reg[23]/G
oC1_reg[24]/G
oC1_reg[25]/G
oC1_reg[26]/G
oC1_reg[27]/G
oC1_reg[28]/G
oC1_reg[29]/G
oC1_reg[2]/G
oC1_reg[30]/G
oC1_reg[31]/G
oC1_reg[3]/G
oC1_reg[4]/G
oC1_reg[5]/G
oC1_reg[6]/G
oC1_reg[7]/G
oC1_reg[8]/G
oC1_reg[9]/G
oDone_reg/G

 There are 65 register/latch pins with no clock driven by root clock pin: iStartDecipher (HIGH)

oC0_reg[0]/G
oC0_reg[10]/G
oC0_reg[11]/G
oC0_reg[12]/G
oC0_reg[13]/G
oC0_reg[14]/G
oC0_reg[15]/G
oC0_reg[16]/G
oC0_reg[17]/G
oC0_reg[18]/G
oC0_reg[19]/G
oC0_reg[1]/G
oC0_reg[20]/G
oC0_reg[21]/G
oC0_reg[22]/G
oC0_reg[23]/G
oC0_reg[24]/G
oC0_reg[25]/G
oC0_reg[26]/G
oC0_reg[27]/G
oC0_reg[28]/G
oC0_reg[29]/G
oC0_reg[2]/G
oC0_reg[30]/G
oC0_reg[31]/G
oC0_reg[3]/G
oC0_reg[4]/G
oC0_reg[5]/G
oC0_reg[6]/G
oC0_reg[7]/G
oC0_reg[8]/G
oC0_reg[9]/G
oC1_reg[0]/G
oC1_reg[10]/G
oC1_reg[11]/G
oC1_reg[12]/G
oC1_reg[13]/G
oC1_reg[14]/G
oC1_reg[15]/G
oC1_reg[16]/G
oC1_reg[17]/G
oC1_reg[18]/G
oC1_reg[19]/G
oC1_reg[1]/G
oC1_reg[20]/G
oC1_reg[21]/G
oC1_reg[22]/G
oC1_reg[23]/G
oC1_reg[24]/G
oC1_reg[25]/G
oC1_reg[26]/G
oC1_reg[27]/G
oC1_reg[28]/G
oC1_reg[29]/G
oC1_reg[2]/G
oC1_reg[30]/G
oC1_reg[31]/G
oC1_reg[3]/G
oC1_reg[4]/G
oC1_reg[5]/G
oC1_reg[6]/G
oC1_reg[7]/G
oC1_reg[8]/G
oC1_reg[9]/G
oDone_reg/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

oC0_reg[0]/D
oC0_reg[10]/D
oC0_reg[11]/D
oC0_reg[12]/D
oC0_reg[13]/D
oC0_reg[14]/D
oC0_reg[15]/D
oC0_reg[16]/D
oC0_reg[17]/D
oC0_reg[18]/D
oC0_reg[19]/D
oC0_reg[1]/D
oC0_reg[20]/D
oC0_reg[21]/D
oC0_reg[22]/D
oC0_reg[23]/D
oC0_reg[24]/D
oC0_reg[25]/D
oC0_reg[26]/D
oC0_reg[27]/D
oC0_reg[28]/D
oC0_reg[29]/D
oC0_reg[2]/D
oC0_reg[30]/D
oC0_reg[31]/D
oC0_reg[3]/D
oC0_reg[4]/D
oC0_reg[5]/D
oC0_reg[6]/D
oC0_reg[7]/D
oC0_reg[8]/D
oC0_reg[9]/D
oC1_reg[0]/D
oC1_reg[10]/D
oC1_reg[11]/D
oC1_reg[12]/D
oC1_reg[13]/D
oC1_reg[14]/D
oC1_reg[15]/D
oC1_reg[16]/D
oC1_reg[17]/D
oC1_reg[18]/D
oC1_reg[19]/D
oC1_reg[1]/D
oC1_reg[20]/D
oC1_reg[21]/D
oC1_reg[22]/D
oC1_reg[23]/D
oC1_reg[24]/D
oC1_reg[25]/D
oC1_reg[26]/D
oC1_reg[27]/D
oC1_reg[28]/D
oC1_reg[29]/D
oC1_reg[2]/D
oC1_reg[30]/D
oC1_reg[31]/D
oC1_reg[3]/D
oC1_reg[4]/D
oC1_reg[5]/D
oC1_reg[6]/D
oC1_reg[7]/D
oC1_reg[8]/D
oC1_reg[9]/D
oDone_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

iKey_sub_i[0]
iKey_sub_i[10]
iKey_sub_i[11]
iKey_sub_i[12]
iKey_sub_i[13]
iKey_sub_i[14]
iKey_sub_i[15]
iKey_sub_i[16]
iKey_sub_i[17]
iKey_sub_i[18]
iKey_sub_i[19]
iKey_sub_i[1]
iKey_sub_i[20]
iKey_sub_i[21]
iKey_sub_i[22]
iKey_sub_i[23]
iKey_sub_i[24]
iKey_sub_i[25]
iKey_sub_i[26]
iKey_sub_i[27]
iKey_sub_i[28]
iKey_sub_i[29]
iKey_sub_i[2]
iKey_sub_i[30]
iKey_sub_i[31]
iKey_sub_i[3]
iKey_sub_i[4]
iKey_sub_i[5]
iKey_sub_i[6]
iKey_sub_i[7]
iKey_sub_i[8]
iKey_sub_i[9]
iStartCipher
iStartDecipher
iV0[0]
iV0[10]
iV0[11]
iV0[12]
iV0[13]
iV0[14]
iV0[15]
iV0[16]
iV0[17]
iV0[18]
iV0[19]
iV0[1]
iV0[20]
iV0[21]
iV0[22]
iV0[23]
iV0[24]
iV0[25]
iV0[26]
iV0[27]
iV0[28]
iV0[29]
iV0[2]
iV0[30]
iV0[31]
iV0[3]
iV0[4]
iV0[5]
iV0[6]
iV0[7]
iV0[8]
iV0[9]
iV1[0]
iV1[10]
iV1[11]
iV1[12]
iV1[13]
iV1[14]
iV1[15]
iV1[16]
iV1[17]
iV1[18]
iV1[19]
iV1[1]
iV1[20]
iV1[21]
iV1[22]
iV1[23]
iV1[24]
iV1[25]
iV1[26]
iV1[27]
iV1[28]
iV1[29]
iV1[2]
iV1[30]
iV1[31]
iV1[3]
iV1[4]
iV1[5]
iV1[6]
iV1[7]
iV1[8]
iV1[9]
rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

oC0[0]
oC0[10]
oC0[11]
oC0[12]
oC0[13]
oC0[14]
oC0[15]
oC0[16]
oC0[17]
oC0[18]
oC0[19]
oC0[1]
oC0[20]
oC0[21]
oC0[22]
oC0[23]
oC0[24]
oC0[25]
oC0[26]
oC0[27]
oC0[28]
oC0[29]
oC0[2]
oC0[30]
oC0[31]
oC0[3]
oC0[4]
oC0[5]
oC0[6]
oC0[7]
oC0[8]
oC0[9]
oC1[0]
oC1[10]
oC1[11]
oC1[12]
oC1[13]
oC1[14]
oC1[15]
oC1[16]
oC1[17]
oC1[18]
oC1[19]
oC1[1]
oC1[20]
oC1[21]
oC1[22]
oC1[23]
oC1[24]
oC1[25]
oC1[26]
oC1[27]
oC1[28]
oC1[29]
oC1[2]
oC1[30]
oC1[31]
oC1[3]
oC1[4]
oC1[5]
oC1[6]
oC1[7]
oC1[8]
oC1[9]
oDone
oKey_address[0]
oKey_address[1]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.675        0.000                      0                 1211        0.123        0.000                      0                 1211        1.450        0.000                       0                   543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.850}        3.700           270.270         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.675        0.000                      0                 1211        0.123        0.000                      0                 1211        1.450        0.000                       0                   543  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            cifrar/rAux3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 1.308ns (43.674%)  route 1.687ns (56.326%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 7.595 - 3.700 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.400     4.176    cifrar/CLK
    SLICE_X18Y53         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.308     4.484 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, routed)         0.940     5.424    cifrar/state[0]
    SLICE_X12Y47                                                      r  cifrar/rAux3[7]_i_7/I2
    SLICE_X12Y47         LUT5 (Prop_lut5_I2_O)        0.053     5.477 r  cifrar/rAux3[7]_i_7/O
                         net (fo=2, routed)           0.358     5.835    cifrar/p_1_in[4]
    SLICE_X14Y48                                                      r  cifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.175 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.175    cifrar/rAux3_reg[7]_i_3_n_1
    SLICE_X14Y49                                                      r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.235 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.236    cifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X14Y50                                                      r  cifrar/rAux3_reg[15]_i_3/CI
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.296 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.296    cifrar/rAux3_reg[15]_i_3_n_1
    SLICE_X14Y51                                                      r  cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.356 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.356    cifrar/rAux3_reg[19]_i_3_n_1
    SLICE_X14Y52                                                      r  cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.416 r  cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.416    cifrar/rAux3_reg[23]_i_3_n_1
    SLICE_X14Y53                                                      r  cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.628 r  cifrar/rAux3_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.388     7.016    cifrar/p_2_out[25]
    SLICE_X15Y55                                                      r  cifrar/rAux3[25]_i_1/I2
    SLICE_X15Y55         LUT5 (Prop_lut5_I2_O)        0.155     7.171 r  cifrar/rAux3[25]_i_1/O
                         net (fo=1, routed)           0.000     7.171    cifrar/rAux3_nxt[25]
    SLICE_X15Y55         FDRE                                         r  cifrar/rAux3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    D23                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     6.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     7.595    cifrar/CLK
    SLICE_X15Y55         FDRE                                         r  cifrar/rAux3_reg[25]/C
                         clock pessimism              0.251     7.846    
                         clock uncertainty           -0.035     7.811    
    SLICE_X15Y55         FDRE (Setup_fdre_C_D)        0.035     7.846    cifrar/rAux3_reg[25]
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            descifrar/rAux3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 1.188ns (44.382%)  route 1.489ns (55.618%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 7.595 - 3.700 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.598     4.374    descifrar/CLK
    SLICE_X18Y48         FDRE                                         r  descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.308     4.682 r  descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=138, routed)         0.768     5.450    descifrar/state[1]
    SLICE_X19Y49                                                      r  descifrar/rAux3[11]_i_7/I0
    SLICE_X19Y49         LUT4 (Prop_lut4_I0_O)        0.053     5.503 r  descifrar/rAux3[11]_i_7/O
                         net (fo=1, routed)           0.246     5.749    descifrar/p_1_in[8]
    SLICE_X16Y49                                                      r  descifrar/rAux3_reg[11]_i_3/DI[0]
    SLICE_X16Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.089 r  descifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.090    descifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X16Y50                                                      r  descifrar/rAux3_reg[15]_i_3/CI
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.150 r  descifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.150    descifrar/rAux3_reg[15]_i_3_n_1
    SLICE_X16Y51                                                      r  descifrar/rAux3_reg[19]_i_3/CI
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.210 r  descifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.210    descifrar/rAux3_reg[19]_i_3_n_1
    SLICE_X16Y52                                                      r  descifrar/rAux3_reg[23]_i_3/CI
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.422 r  descifrar/rAux3_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.474     6.896    descifrar/p_2_out[21]
    SLICE_X17Y55                                                      r  descifrar/rAux3[21]_i_1/I1
    SLICE_X17Y55         LUT5 (Prop_lut5_I1_O)        0.155     7.051 r  descifrar/rAux3[21]_i_1/O
                         net (fo=1, routed)           0.000     7.051    descifrar/rAux3_nxt[21]
    SLICE_X17Y55         FDRE                                         r  descifrar/rAux3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    D23                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     6.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     7.595    descifrar/CLK
    SLICE_X17Y55         FDRE                                         r  descifrar/rAux3_reg[21]/C
                         clock pessimism              0.179     7.774    
                         clock uncertainty           -0.035     7.739    
    SLICE_X17Y55         FDRE (Setup_fdre_C_D)        0.035     7.774    descifrar/rAux3_reg[21]
  -------------------------------------------------------------------
                         required time                          7.774    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            cifrar/rAux3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 1.368ns (45.856%)  route 1.615ns (54.144%))
  Logic Levels:           9  (CARRY4=7 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 7.595 - 3.700 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.400     4.176    cifrar/CLK
    SLICE_X18Y53         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.308     4.484 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, routed)         0.940     5.424    cifrar/state[0]
    SLICE_X12Y47                                                      r  cifrar/rAux3[7]_i_7/I2
    SLICE_X12Y47         LUT5 (Prop_lut5_I2_O)        0.053     5.477 r  cifrar/rAux3[7]_i_7/O
                         net (fo=2, routed)           0.358     5.835    cifrar/p_1_in[4]
    SLICE_X14Y48                                                      r  cifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.175 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.175    cifrar/rAux3_reg[7]_i_3_n_1
    SLICE_X14Y49                                                      r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.235 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.236    cifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X14Y50                                                      r  cifrar/rAux3_reg[15]_i_3/CI
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.296 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.296    cifrar/rAux3_reg[15]_i_3_n_1
    SLICE_X14Y51                                                      r  cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.356 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.356    cifrar/rAux3_reg[19]_i_3_n_1
    SLICE_X14Y52                                                      r  cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.416 r  cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.416    cifrar/rAux3_reg[23]_i_3_n_1
    SLICE_X14Y53                                                      r  cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.476 r  cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.476    cifrar/rAux3_reg[27]_i_3_n_1
    SLICE_X14Y54                                                      r  cifrar/rAux3_reg[31]_i_4/CI
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.688 r  cifrar/rAux3_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.316     7.004    cifrar/p_2_out[29]
    SLICE_X12Y54                                                      r  cifrar/rAux3[29]_i_1/I2
    SLICE_X12Y54         LUT5 (Prop_lut5_I2_O)        0.155     7.159 r  cifrar/rAux3[29]_i_1/O
                         net (fo=1, routed)           0.000     7.159    cifrar/rAux3_nxt[29]
    SLICE_X12Y54         FDRE                                         r  cifrar/rAux3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    D23                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     6.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     7.595    cifrar/CLK
    SLICE_X12Y54         FDRE                                         r  cifrar/rAux3_reg[29]/C
                         clock pessimism              0.251     7.846    
                         clock uncertainty           -0.035     7.811    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.073     7.884    cifrar/rAux3_reg[29]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            descifrar/rAux3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 1.264ns (47.377%)  route 1.404ns (52.623%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 7.595 - 3.700 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.598     4.374    descifrar/CLK
    SLICE_X18Y48         FDRE                                         r  descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.308     4.682 r  descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=138, routed)         0.768     5.450    descifrar/state[1]
    SLICE_X19Y49                                                      r  descifrar/rAux3[11]_i_7/I0
    SLICE_X19Y49         LUT4 (Prop_lut4_I0_O)        0.053     5.503 r  descifrar/rAux3[11]_i_7/O
                         net (fo=1, routed)           0.246     5.749    descifrar/p_1_in[8]
    SLICE_X16Y49                                                      r  descifrar/rAux3_reg[11]_i_3/DI[0]
    SLICE_X16Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.089 r  descifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.090    descifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X16Y50                                                      r  descifrar/rAux3_reg[15]_i_3/CI
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.150 r  descifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.150    descifrar/rAux3_reg[15]_i_3_n_1
    SLICE_X16Y51                                                      r  descifrar/rAux3_reg[19]_i_3/CI
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.210 r  descifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.210    descifrar/rAux3_reg[19]_i_3_n_1
    SLICE_X16Y52                                                      r  descifrar/rAux3_reg[23]_i_3/CI
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.270 r  descifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.270    descifrar/rAux3_reg[23]_i_3_n_1
    SLICE_X16Y53                                                      r  descifrar/rAux3_reg[27]_i_3/CI
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.330 r  descifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.330    descifrar/rAux3_reg[27]_i_3_n_1
    SLICE_X16Y54                                                      r  descifrar/rAux3_reg[31]_i_4/CI
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     6.511 r  descifrar/rAux3_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.389     6.900    descifrar/p_2_out[31]
    SLICE_X13Y54                                                      r  descifrar/rAux3[31]_i_2/I1
    SLICE_X13Y54         LUT5 (Prop_lut5_I1_O)        0.142     7.042 r  descifrar/rAux3[31]_i_2/O
                         net (fo=1, routed)           0.000     7.042    descifrar/rAux3_nxt[31]
    SLICE_X13Y54         FDRE                                         r  descifrar/rAux3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    D23                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     6.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     7.595    descifrar/CLK
    SLICE_X13Y54         FDRE                                         r  descifrar/rAux3_reg[31]/C
                         clock pessimism              0.179     7.774    
                         clock uncertainty           -0.035     7.739    
    SLICE_X13Y54         FDRE (Setup_fdre_C_D)        0.035     7.774    descifrar/rAux3_reg[31]
  -------------------------------------------------------------------
                         required time                          7.774    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            cifrar/rAux3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 1.230ns (41.391%)  route 1.742ns (58.609%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 7.595 - 3.700 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.400     4.176    cifrar/CLK
    SLICE_X18Y53         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.308     4.484 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, routed)         0.940     5.424    cifrar/state[0]
    SLICE_X12Y47                                                      r  cifrar/rAux3[7]_i_7/I2
    SLICE_X12Y47         LUT5 (Prop_lut5_I2_O)        0.053     5.477 r  cifrar/rAux3[7]_i_7/O
                         net (fo=2, routed)           0.358     5.835    cifrar/p_1_in[4]
    SLICE_X14Y48                                                      r  cifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.175 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.175    cifrar/rAux3_reg[7]_i_3_n_1
    SLICE_X14Y49                                                      r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.235 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.236    cifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X14Y50                                                      r  cifrar/rAux3_reg[15]_i_3/CI
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.296 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.296    cifrar/rAux3_reg[15]_i_3_n_1
    SLICE_X14Y51                                                      r  cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.356 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.356    cifrar/rAux3_reg[19]_i_3_n_1
    SLICE_X14Y52                                                      r  cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.416 r  cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.416    cifrar/rAux3_reg[23]_i_3_n_1
    SLICE_X14Y53                                                      r  cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.553 r  cifrar/rAux3_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.442     6.996    cifrar/p_2_out[26]
    SLICE_X14Y56                                                      r  cifrar/rAux3[26]_i_1/I2
    SLICE_X14Y56         LUT5 (Prop_lut5_I2_O)        0.152     7.148 r  cifrar/rAux3[26]_i_1/O
                         net (fo=1, routed)           0.000     7.148    cifrar/rAux3_nxt[26]
    SLICE_X14Y56         FDRE                                         r  cifrar/rAux3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    D23                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     6.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     7.595    cifrar/CLK
    SLICE_X14Y56         FDRE                                         r  cifrar/rAux3_reg[26]/C
                         clock pessimism              0.251     7.846    
                         clock uncertainty           -0.035     7.811    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)        0.073     7.884    cifrar/rAux3_reg[26]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            cifrar/rAux3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 1.290ns (43.642%)  route 1.666ns (56.358%))
  Logic Levels:           9  (CARRY4=7 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 7.595 - 3.700 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.400     4.176    cifrar/CLK
    SLICE_X18Y53         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.308     4.484 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, routed)         0.940     5.424    cifrar/state[0]
    SLICE_X12Y47                                                      r  cifrar/rAux3[7]_i_7/I2
    SLICE_X12Y47         LUT5 (Prop_lut5_I2_O)        0.053     5.477 r  cifrar/rAux3[7]_i_7/O
                         net (fo=2, routed)           0.358     5.835    cifrar/p_1_in[4]
    SLICE_X14Y48                                                      r  cifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.175 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.175    cifrar/rAux3_reg[7]_i_3_n_1
    SLICE_X14Y49                                                      r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.235 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.236    cifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X14Y50                                                      r  cifrar/rAux3_reg[15]_i_3/CI
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.296 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.296    cifrar/rAux3_reg[15]_i_3_n_1
    SLICE_X14Y51                                                      r  cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.356 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.356    cifrar/rAux3_reg[19]_i_3_n_1
    SLICE_X14Y52                                                      r  cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.416 r  cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.416    cifrar/rAux3_reg[23]_i_3_n_1
    SLICE_X14Y53                                                      r  cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.476 r  cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.476    cifrar/rAux3_reg[27]_i_3_n_1
    SLICE_X14Y54                                                      r  cifrar/rAux3_reg[31]_i_4/CI
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.613 r  cifrar/rAux3_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.367     6.980    cifrar/p_2_out[30]
    SLICE_X12Y54                                                      r  cifrar/rAux3[30]_i_1/I2
    SLICE_X12Y54         LUT5 (Prop_lut5_I2_O)        0.152     7.132 r  cifrar/rAux3[30]_i_1/O
                         net (fo=1, routed)           0.000     7.132    cifrar/rAux3_nxt[30]
    SLICE_X12Y54         FDRE                                         r  cifrar/rAux3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    D23                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     6.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     7.595    cifrar/CLK
    SLICE_X12Y54         FDRE                                         r  cifrar/rAux3_reg[30]/C
                         clock pessimism              0.251     7.846    
                         clock uncertainty           -0.035     7.811    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.072     7.883    cifrar/rAux3_reg[30]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            cifrar/rAux3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 1.264ns (43.343%)  route 1.652ns (56.657%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 7.595 - 3.700 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.400     4.176    cifrar/CLK
    SLICE_X18Y53         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.308     4.484 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, routed)         0.940     5.424    cifrar/state[0]
    SLICE_X12Y47                                                      r  cifrar/rAux3[7]_i_7/I2
    SLICE_X12Y47         LUT5 (Prop_lut5_I2_O)        0.053     5.477 r  cifrar/rAux3[7]_i_7/O
                         net (fo=2, routed)           0.358     5.835    cifrar/p_1_in[4]
    SLICE_X14Y48                                                      r  cifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.175 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.175    cifrar/rAux3_reg[7]_i_3_n_1
    SLICE_X14Y49                                                      r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.235 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.236    cifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X14Y50                                                      r  cifrar/rAux3_reg[15]_i_3/CI
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.296 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.296    cifrar/rAux3_reg[15]_i_3_n_1
    SLICE_X14Y51                                                      r  cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.356 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.356    cifrar/rAux3_reg[19]_i_3_n_1
    SLICE_X14Y52                                                      r  cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.416 r  cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.416    cifrar/rAux3_reg[23]_i_3_n_1
    SLICE_X14Y53                                                      r  cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     6.597 r  cifrar/rAux3_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.353     6.950    cifrar/p_2_out[27]
    SLICE_X13Y56                                                      r  cifrar/rAux3[27]_i_1/I2
    SLICE_X13Y56         LUT5 (Prop_lut5_I2_O)        0.142     7.092 r  cifrar/rAux3[27]_i_1/O
                         net (fo=1, routed)           0.000     7.092    cifrar/rAux3_nxt[27]
    SLICE_X13Y56         FDRE                                         r  cifrar/rAux3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    D23                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     6.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     7.595    cifrar/CLK
    SLICE_X13Y56         FDRE                                         r  cifrar/rAux3_reg[27]/C
                         clock pessimism              0.251     7.846    
                         clock uncertainty           -0.035     7.811    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)        0.035     7.846    cifrar/rAux3_reg[27]
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            descifrar/rAux3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 1.308ns (49.505%)  route 1.334ns (50.495%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 7.595 - 3.700 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.598     4.374    descifrar/CLK
    SLICE_X18Y48         FDRE                                         r  descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.308     4.682 r  descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=138, routed)         0.768     5.450    descifrar/state[1]
    SLICE_X19Y49                                                      r  descifrar/rAux3[11]_i_7/I0
    SLICE_X19Y49         LUT4 (Prop_lut4_I0_O)        0.053     5.503 r  descifrar/rAux3[11]_i_7/O
                         net (fo=1, routed)           0.246     5.749    descifrar/p_1_in[8]
    SLICE_X16Y49                                                      r  descifrar/rAux3_reg[11]_i_3/DI[0]
    SLICE_X16Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.089 r  descifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.090    descifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X16Y50                                                      r  descifrar/rAux3_reg[15]_i_3/CI
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.150 r  descifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.150    descifrar/rAux3_reg[15]_i_3_n_1
    SLICE_X16Y51                                                      r  descifrar/rAux3_reg[19]_i_3/CI
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.210 r  descifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.210    descifrar/rAux3_reg[19]_i_3_n_1
    SLICE_X16Y52                                                      r  descifrar/rAux3_reg[23]_i_3/CI
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.270 r  descifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.270    descifrar/rAux3_reg[23]_i_3_n_1
    SLICE_X16Y53                                                      r  descifrar/rAux3_reg[27]_i_3/CI
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.330 r  descifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.330    descifrar/rAux3_reg[27]_i_3_n_1
    SLICE_X16Y54                                                      r  descifrar/rAux3_reg[31]_i_4/CI
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.542 r  descifrar/rAux3_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.319     6.861    descifrar/p_2_out[29]
    SLICE_X19Y55                                                      r  descifrar/rAux3[29]_i_1/I1
    SLICE_X19Y55         LUT5 (Prop_lut5_I1_O)        0.155     7.016 r  descifrar/rAux3[29]_i_1/O
                         net (fo=1, routed)           0.000     7.016    descifrar/rAux3_nxt[29]
    SLICE_X19Y55         FDRE                                         r  descifrar/rAux3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    D23                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     6.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     7.595    descifrar/CLK
    SLICE_X19Y55         FDRE                                         r  descifrar/rAux3_reg[29]/C
                         clock pessimism              0.179     7.774    
                         clock uncertainty           -0.035     7.739    
    SLICE_X19Y55         FDRE (Setup_fdre_C_D)        0.035     7.774    descifrar/rAux3_reg[29]
  -------------------------------------------------------------------
                         required time                          7.774    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            cifrar/rAux3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 1.229ns (42.700%)  route 1.649ns (57.300%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 7.595 - 3.700 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.400     4.176    cifrar/CLK
    SLICE_X18Y53         FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.308     4.484 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=199, routed)         0.940     5.424    cifrar/state[0]
    SLICE_X12Y47                                                      r  cifrar/rAux3[7]_i_7/I2
    SLICE_X12Y47         LUT5 (Prop_lut5_I2_O)        0.053     5.477 r  cifrar/rAux3[7]_i_7/O
                         net (fo=2, routed)           0.358     5.835    cifrar/p_1_in[4]
    SLICE_X14Y48                                                      r  cifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.175 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.175    cifrar/rAux3_reg[7]_i_3_n_1
    SLICE_X14Y49                                                      r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.235 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.236    cifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X14Y50                                                      r  cifrar/rAux3_reg[15]_i_3/CI
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.296 r  cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.296    cifrar/rAux3_reg[15]_i_3_n_1
    SLICE_X14Y51                                                      r  cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.356 r  cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.356    cifrar/rAux3_reg[19]_i_3_n_1
    SLICE_X14Y52                                                      r  cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.416 r  cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.416    cifrar/rAux3_reg[23]_i_3_n_1
    SLICE_X14Y53                                                      r  cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.551 r  cifrar/rAux3_reg[27]_i_3/O[0]
                         net (fo=1, routed)           0.350     6.901    cifrar/p_2_out[24]
    SLICE_X13Y53                                                      r  cifrar/rAux3[24]_i_1/I2
    SLICE_X13Y53         LUT5 (Prop_lut5_I2_O)        0.153     7.054 r  cifrar/rAux3[24]_i_1/O
                         net (fo=1, routed)           0.000     7.054    cifrar/rAux3_nxt[24]
    SLICE_X13Y53         FDRE                                         r  cifrar/rAux3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    D23                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     6.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     7.595    cifrar/CLK
    SLICE_X13Y53         FDRE                                         r  cifrar/rAux3_reg[24]/C
                         clock pessimism              0.251     7.846    
                         clock uncertainty           -0.035     7.811    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.035     7.846    cifrar/rAux3_reg[24]
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            descifrar/rAux3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 1.230ns (47.610%)  route 1.353ns (52.390%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 7.595 - 3.700 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.598     4.374    descifrar/CLK
    SLICE_X18Y48         FDRE                                         r  descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.308     4.682 r  descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=138, routed)         0.768     5.450    descifrar/state[1]
    SLICE_X19Y49                                                      r  descifrar/rAux3[11]_i_7/I0
    SLICE_X19Y49         LUT4 (Prop_lut4_I0_O)        0.053     5.503 r  descifrar/rAux3[11]_i_7/O
                         net (fo=1, routed)           0.246     5.749    descifrar/p_1_in[8]
    SLICE_X16Y49                                                      r  descifrar/rAux3_reg[11]_i_3/DI[0]
    SLICE_X16Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     6.089 r  descifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.090    descifrar/rAux3_reg[11]_i_3_n_1
    SLICE_X16Y50                                                      r  descifrar/rAux3_reg[15]_i_3/CI
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.150 r  descifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.150    descifrar/rAux3_reg[15]_i_3_n_1
    SLICE_X16Y51                                                      r  descifrar/rAux3_reg[19]_i_3/CI
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.210 r  descifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.210    descifrar/rAux3_reg[19]_i_3_n_1
    SLICE_X16Y52                                                      r  descifrar/rAux3_reg[23]_i_3/CI
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.270 r  descifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.270    descifrar/rAux3_reg[23]_i_3_n_1
    SLICE_X16Y53                                                      r  descifrar/rAux3_reg[27]_i_3/CI
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.330 r  descifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.330    descifrar/rAux3_reg[27]_i_3_n_1
    SLICE_X16Y54                                                      r  descifrar/rAux3_reg[31]_i_4/CI
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.467 r  descifrar/rAux3_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.339     6.805    descifrar/p_2_out[30]
    SLICE_X19Y55                                                      r  descifrar/rAux3[30]_i_1/I1
    SLICE_X19Y55         LUT5 (Prop_lut5_I1_O)        0.152     6.957 r  descifrar/rAux3[30]_i_1/O
                         net (fo=1, routed)           0.000     6.957    descifrar/rAux3_nxt[30]
    SLICE_X19Y55         FDRE                                         r  descifrar/rAux3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    D23                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     6.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     7.595    descifrar/CLK
    SLICE_X19Y55         FDRE                                         r  descifrar/rAux3_reg[30]/C
                         clock pessimism              0.179     7.774    
                         clock uncertainty           -0.035     7.739    
    SLICE_X19Y55         FDRE (Setup_fdre_C_D)        0.035     7.774    descifrar/rAux3_reg[30]
  -------------------------------------------------------------------
                         required time                          7.774    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  0.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 llave/oKey2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            cifrar/rAux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.977%)  route 0.093ns (42.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.602     1.459    llave/CLK
    SLICE_X19Y44         FDRE                                         r  llave/oKey2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.100     1.559 r  llave/oKey2_reg[3]/Q
                         net (fo=2, routed)           0.093     1.652    cifrar/oKey2_reg[31][3]
    SLICE_X18Y44                                                      r  cifrar/rAux1[3]_i_1/I0
    SLICE_X18Y44         LUT4 (Prop_lut4_I0_O)        0.028     1.680 r  cifrar/rAux1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.680    cifrar/p_4_in[3]
    SLICE_X18Y44         FDRE                                         r  cifrar/rAux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.822     1.995    cifrar/CLK
    SLICE_X18Y44         FDRE                                         r  cifrar/rAux1_reg[3]/C
                         clock pessimism             -0.525     1.470    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.087     1.557    cifrar/rAux1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            descifrar/rAux2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.232ns (65.142%)  route 0.124ns (34.858%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.635     1.492    descifrar/CLK
    SLICE_X3Y49          FDSE                                         r  descifrar/sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDSE (Prop_fdse_C_Q)         0.100     1.592 r  descifrar/sum_reg[10]/Q
                         net (fo=3, routed)           0.123     1.716    descifrar/sum_reg[10]
    SLICE_X6Y49                                                       r  descifrar/rAux2_reg[11]_i_1/DI[2]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.091     1.807 r  descifrar/rAux2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.807    descifrar/rAux2_reg[11]_i_1_n_1
    SLICE_X6Y50                                                       r  descifrar/rAux2_reg[15]_i_1/CI
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.848 r  descifrar/rAux2_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    descifrar/rAux2_reg[15]_i_1_n_8
    SLICE_X6Y50          FDRE                                         r  descifrar/rAux2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.783     1.956    descifrar/CLK
    SLICE_X6Y50          FDRE                                         r  descifrar/rAux2_reg[12]/C
                         clock pessimism             -0.324     1.632    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.092     1.724    descifrar/rAux2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 llave/oKey2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            descifrar/rAux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.671%)  route 0.106ns (45.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.602     1.459    llave/CLK
    SLICE_X13Y44         FDRE                                         r  llave/oKey2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.100     1.559 r  llave/oKey2_reg[0]/Q
                         net (fo=2, routed)           0.106     1.665    descifrar/oKey2_reg[31][0]
    SLICE_X14Y44                                                      r  descifrar/rAux1[0]_i_1/I0
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.028     1.693 r  descifrar/rAux1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.693    descifrar/p_4_in[0]
    SLICE_X14Y44         FDRE                                         r  descifrar/rAux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.823     1.996    descifrar/CLK
    SLICE_X14Y44         FDRE                                         r  descifrar/rAux1_reg[0]/C
                         clock pessimism             -0.523     1.473    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.087     1.560    descifrar/rAux1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            descifrar/rAux2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.244ns (66.278%)  route 0.124ns (33.722%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.635     1.492    descifrar/CLK
    SLICE_X3Y49          FDSE                                         r  descifrar/sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDSE (Prop_fdse_C_Q)         0.100     1.592 r  descifrar/sum_reg[10]/Q
                         net (fo=3, routed)           0.123     1.716    descifrar/sum_reg[10]
    SLICE_X6Y49                                                       r  descifrar/rAux2_reg[11]_i_1/DI[2]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.091     1.807 r  descifrar/rAux2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.807    descifrar/rAux2_reg[11]_i_1_n_1
    SLICE_X6Y50                                                       r  descifrar/rAux2_reg[15]_i_1/CI
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.860 r  descifrar/rAux2_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    descifrar/rAux2_reg[15]_i_1_n_6
    SLICE_X6Y50          FDRE                                         r  descifrar/rAux2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.783     1.956    descifrar/CLK
    SLICE_X6Y50          FDRE                                         r  descifrar/rAux2_reg[14]/C
                         clock pessimism             -0.324     1.632    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.092     1.724    descifrar/rAux2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 llave/oKey0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            cifrar/rAux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.789%)  route 0.110ns (46.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.602     1.459    llave/CLK
    SLICE_X17Y46         FDRE                                         r  llave/oKey0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.100     1.559 r  llave/oKey0_reg[2]/Q
                         net (fo=2, routed)           0.110     1.669    cifrar/oKey0_reg[31][2]
    SLICE_X18Y46                                                      r  cifrar/rAux1[2]_i_1/I2
    SLICE_X18Y46         LUT4 (Prop_lut4_I2_O)        0.028     1.697 r  cifrar/rAux1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.697    cifrar/p_4_in[2]
    SLICE_X18Y46         FDRE                                         r  cifrar/rAux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.822     1.995    cifrar/CLK
    SLICE_X18Y46         FDRE                                         r  cifrar/rAux1_reg[2]/C
                         clock pessimism             -0.522     1.473    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.087     1.560    cifrar/rAux1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 llave/rCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            llave/oDone_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.146ns (69.695%)  route 0.063ns (30.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.579     1.436    llave/CLK
    SLICE_X2Y60          FDRE                                         r  llave/rCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.118     1.554 r  llave/rCount_reg[1]/Q
                         net (fo=3, routed)           0.063     1.618    llave/rCount[1]
    SLICE_X3Y60                                                       r  llave/oDone_i_1__1/I0
    SLICE_X3Y60          LUT4 (Prop_lut4_I0_O)        0.028     1.646 r  llave/oDone_i_1__1/O
                         net (fo=1, routed)           0.000     1.646    llave/oDone_i_1__1_n_1
    SLICE_X3Y60          FDRE                                         r  llave/oDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.781     1.954    llave/CLK
    SLICE_X3Y60          FDRE                                         r  llave/oDone_reg/C
                         clock pessimism             -0.507     1.447    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.060     1.507    llave/oDone_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            descifrar/rAux2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.251ns (66.908%)  route 0.124ns (33.092%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.635     1.492    descifrar/CLK
    SLICE_X3Y49          FDSE                                         r  descifrar/sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDSE (Prop_fdse_C_Q)         0.100     1.592 r  descifrar/sum_reg[10]/Q
                         net (fo=3, routed)           0.123     1.716    descifrar/sum_reg[10]
    SLICE_X6Y49                                                       r  descifrar/rAux2_reg[11]_i_1/DI[2]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.091     1.807 r  descifrar/rAux2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.807    descifrar/rAux2_reg[11]_i_1_n_1
    SLICE_X6Y50                                                       r  descifrar/rAux2_reg[15]_i_1/CI
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.867 r  descifrar/rAux2_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.867    descifrar/rAux2_reg[15]_i_1_n_7
    SLICE_X6Y50          FDRE                                         r  descifrar/rAux2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.783     1.956    descifrar/CLK
    SLICE_X6Y50          FDRE                                         r  descifrar/rAux2_reg[13]/C
                         clock pessimism             -0.324     1.632    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.092     1.724    descifrar/rAux2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cifrar/sum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            cifrar/rAux2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.177ns (36.841%)  route 0.303ns (63.159%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.581     1.438    cifrar/CLK
    SLICE_X5Y50          FDRE                                         r  cifrar/sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  cifrar/sum_reg[11]/Q
                         net (fo=3, routed)           0.303     1.842    cifrar/sum_reg[11]
    SLICE_X7Y49                                                       r  cifrar/rAux2[11]_i_2/I0
    SLICE_X7Y49          LUT5 (Prop_lut5_I0_O)        0.028     1.870 r  cifrar/rAux2[11]_i_2/O
                         net (fo=1, routed)           0.000     1.870    cifrar/rAux2[11]_i_2_n_1
    SLICE_X7Y49                                                       r  cifrar/rAux2_reg[11]_i_1/S[3]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.919 r  cifrar/rAux2_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    cifrar/rAux2_nxt1_in[11]
    SLICE_X7Y49          FDRE                                         r  cifrar/rAux2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.855     2.028    cifrar/CLK
    SLICE_X7Y49          FDRE                                         r  cifrar/rAux2_reg[11]/C
                         clock pessimism             -0.324     1.704    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.071     1.775    cifrar/rAux2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            cifrar/oDone_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.780%)  route 0.090ns (41.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.579     1.436    cifrar/CLK
    SLICE_X4Y58          FDRE                                         r  cifrar/rCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  cifrar/rCount_reg[4]/Q
                         net (fo=2, routed)           0.090     1.626    cifrar/rCount_reg__0[4]
    SLICE_X5Y58                                                       r  cifrar/oDone_i_1/I0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.028     1.654 r  cifrar/oDone_i_1/O
                         net (fo=1, routed)           0.000     1.654    cifrar/oDone_i_1_n_1
    SLICE_X5Y58          FDRE                                         r  cifrar/oDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.781     1.954    cifrar/CLK
    SLICE_X5Y58          FDRE                                         r  cifrar/oDone_reg/C
                         clock pessimism             -0.507     1.447    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.060     1.507    cifrar/oDone_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            descifrar/rAux2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.258ns (67.514%)  route 0.124ns (32.486%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.635     1.492    descifrar/CLK
    SLICE_X3Y49          FDSE                                         r  descifrar/sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDSE (Prop_fdse_C_Q)         0.100     1.592 r  descifrar/sum_reg[10]/Q
                         net (fo=3, routed)           0.123     1.716    descifrar/sum_reg[10]
    SLICE_X6Y49                                                       r  descifrar/rAux2_reg[11]_i_1/DI[2]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.091     1.807 r  descifrar/rAux2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.807    descifrar/rAux2_reg[11]_i_1_n_1
    SLICE_X6Y50                                                       r  descifrar/rAux2_reg[15]_i_1/CI
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     1.874 r  descifrar/rAux2_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    descifrar/rAux2_reg[15]_i_1_n_5
    SLICE_X6Y50          FDRE                                         r  descifrar/rAux2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.783     1.956    descifrar/CLK
    SLICE_X6Y50          FDRE                                         r  descifrar/rAux2_reg[15]/C
                         clock pessimism             -0.324     1.632    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.092     1.724    descifrar/rAux2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.850 }
Period(ns):         3.700
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         3.700       2.100      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         3.700       2.950      SLICE_X20Y50   llave/oKey1_reg[18]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.700       2.950      SLICE_X20Y50   llave/oKey1_reg[19]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.700       2.950      SLICE_X17Y54   llave/oKey1_reg[31]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.700       2.950      SLICE_X21Y48   llave/oKey2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.700       2.950      SLICE_X21Y51   llave/oKey2_reg[20]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.700       2.950      SLICE_X21Y51   llave/oKey2_reg[21]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.700       2.950      SLICE_X21Y51   llave/oKey2_reg[22]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.700       2.950      SLICE_X21Y51   llave/oKey2_reg[23]/C
Min Period        n/a     FDRE/C   n/a            0.750         3.700       2.950      SLICE_X16Y56   llave/oKey2_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.850       1.450      SLICE_X20Y50   llave/oKey1_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.850       1.450      SLICE_X20Y50   llave/oKey1_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.850       1.450      SLICE_X17Y54   llave/oKey1_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.850       1.450      SLICE_X21Y48   llave/oKey2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.850       1.450      SLICE_X21Y51   llave/oKey2_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.850       1.450      SLICE_X21Y51   llave/oKey2_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.850       1.450      SLICE_X21Y51   llave/oKey2_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.850       1.450      SLICE_X21Y51   llave/oKey2_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.850       1.450      SLICE_X16Y56   llave/oKey2_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.850       1.450      SLICE_X21Y48   llave/oKey2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.850       1.500      SLICE_X15Y51   cifrar/rAux1_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.850       1.500      SLICE_X15Y51   cifrar/rAux1_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.850       1.500      SLICE_X15Y51   cifrar/rAux1_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.850       1.500      SLICE_X15Y51   cifrar/rAux1_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.850       1.500      SLICE_X15Y52   cifrar/rAux1_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.850       1.500      SLICE_X15Y52   cifrar/rAux1_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.850       1.500      SLICE_X15Y52   cifrar/rAux1_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.850       1.500      SLICE_X15Y52   cifrar/rAux1_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.850       1.500      SLICE_X2Y50    descifrar/oC1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.850       1.500      SLICE_X12Y52   descifrar/oC1_reg[23]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oC1_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            oC1[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.357ns  (logic 2.853ns (34.142%)  route 5.504ns (65.858%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          LDCE                         0.000     0.000 r  oC1_reg[29]/G
    SLICE_X0Y62          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[29]/Q
                         net (fo=1, routed)           5.504     5.853    oC1_OBUF[29]
    B9                                                                r  oC1_OBUF[29]_inst/I
    B9                   OBUF (Prop_obuf_I_O)         2.504     8.357 r  oC1_OBUF[29]_inst/O
                         net (fo=0)                   0.000     8.357    oC1[29]
    B9                                                                r  oC1[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            oC1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.321ns  (logic 2.842ns (34.148%)  route 5.480ns (65.852%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          LDCE                         0.000     0.000 r  oC1_reg[7]/G
    SLICE_X1Y51          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[7]/Q
                         net (fo=1, routed)           5.480     5.829    oC1_OBUF[7]
    A14                                                               r  oC1_OBUF[7]_inst/I
    A14                  OBUF (Prop_obuf_I_O)         2.493     8.321 r  oC1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.321    oC1[7]
    A14                                                               r  oC1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            oC1[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 2.828ns (34.273%)  route 5.423ns (65.727%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          LDCE                         0.000     0.000 r  oC1_reg[19]/G
    SLICE_X1Y57          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[19]/Q
                         net (fo=1, routed)           5.423     5.772    oC1_OBUF[19]
    F13                                                               r  oC1_OBUF[19]_inst/I
    F13                  OBUF (Prop_obuf_I_O)         2.479     8.251 r  oC1_OBUF[19]_inst/O
                         net (fo=0)                   0.000     8.251    oC1[19]
    F13                                                               r  oC1[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            oC1[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 2.837ns (34.589%)  route 5.365ns (65.411%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          LDCE                         0.000     0.000 r  oC1_reg[25]/G
    SLICE_X1Y61          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[25]/Q
                         net (fo=1, routed)           5.365     5.714    oC1_OBUF[25]
    D10                                                               r  oC1_OBUF[25]_inst/I
    D10                  OBUF (Prop_obuf_I_O)         2.488     8.201 r  oC1_OBUF[25]_inst/O
                         net (fo=0)                   0.000     8.201    oC1[25]
    D10                                                               r  oC1[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            oC1[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.161ns  (logic 2.831ns (34.690%)  route 5.330ns (65.310%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          LDCE                         0.000     0.000 r  oC1_reg[24]/G
    SLICE_X0Y62          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[24]/Q
                         net (fo=1, routed)           5.330     5.679    oC1_OBUF[24]
    C12                                                               r  oC1_OBUF[24]_inst/I
    C12                  OBUF (Prop_obuf_I_O)         2.482     8.161 r  oC1_OBUF[24]_inst/O
                         net (fo=0)                   0.000     8.161    oC1[24]
    C12                                                               r  oC1[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            oC1[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.099ns  (logic 2.801ns (34.583%)  route 5.298ns (65.417%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          LDCE                         0.000     0.000 r  oC1_reg[17]/G
    SLICE_X0Y55          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[17]/Q
                         net (fo=1, routed)           5.298     5.647    oC1_OBUF[17]
    F12                                                               r  oC1_OBUF[17]_inst/I
    F12                  OBUF (Prop_obuf_I_O)         2.452     8.099 r  oC1_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.099    oC1[17]
    F12                                                               r  oC1[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            oC1[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.060ns  (logic 2.812ns (34.895%)  route 5.247ns (65.105%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          LDCE                         0.000     0.000 r  oC1_reg[21]/G
    SLICE_X0Y59          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[21]/Q
                         net (fo=1, routed)           5.247     5.596    oC1_OBUF[21]
    D11                                                               r  oC1_OBUF[21]_inst/I
    D11                  OBUF (Prop_obuf_I_O)         2.463     8.060 r  oC1_OBUF[21]_inst/O
                         net (fo=0)                   0.000     8.060    oC1[21]
    D11                                                               r  oC1[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            oC1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 2.844ns (35.632%)  route 5.138ns (64.368%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          LDCE                         0.000     0.000 r  oC1_reg[2]/G
    SLICE_X0Y50          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[2]/Q
                         net (fo=1, routed)           5.138     5.487    oC1_OBUF[2]
    A13                                                               r  oC1_OBUF[2]_inst/I
    A13                  OBUF (Prop_obuf_I_O)         2.495     7.983 r  oC1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.983    oC1[2]
    A13                                                               r  oC1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            oC1[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.968ns  (logic 2.810ns (35.262%)  route 5.159ns (64.738%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          LDCE                         0.000     0.000 r  oC1_reg[22]/G
    SLICE_X0Y59          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[22]/Q
                         net (fo=1, routed)           5.159     5.508    oC1_OBUF[22]
    E11                                                               r  oC1_OBUF[22]_inst/I
    E11                  OBUF (Prop_obuf_I_O)         2.461     7.968 r  oC1_OBUF[22]_inst/O
                         net (fo=0)                   0.000     7.968    oC1[22]
    E11                                                               r  oC1[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            oC1[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.940ns  (logic 2.838ns (35.747%)  route 5.102ns (64.253%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          LDCE                         0.000     0.000 r  oC1_reg[26]/G
    SLICE_X0Y61          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[26]/Q
                         net (fo=1, routed)           5.102     5.451    oC1_OBUF[26]
    E10                                                               r  oC1_OBUF[26]_inst/I
    E10                  OBUF (Prop_obuf_I_O)         2.489     7.940 r  oC1_OBUF[26]_inst/O
                         net (fo=0)                   0.000     7.940    oC1[26]
    E10                                                               r  oC1[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.329ns  (logic 0.198ns (14.868%)  route 1.132ns (85.132%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    A20                                                               r  iStartCipher_IBUF_inst/I
    A20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  iStartCipher_IBUF_inst/O
                         net (fo=72, routed)          0.912     1.077    cifrar/iStartCipher_IBUF
    SLICE_X6Y55                                                       r  cifrar/oC1_reg[27]_i_1/I1
    SLICE_X6Y55          LUT3 (Prop_lut3_I1_O)        0.032     1.109 r  cifrar/oC1_reg[27]_i_1/O
                         net (fo=1, routed)           0.220     1.329    cifrar_n_38
    SLICE_X1Y61          LDCE                                         r  oC1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.348ns  (logic 0.194ns (14.361%)  route 1.155ns (85.639%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    A20                                                               r  iStartCipher_IBUF_inst/I
    A20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  iStartCipher_IBUF_inst/O
                         net (fo=72, routed)          0.912     1.077    cifrar/iStartCipher_IBUF
    SLICE_X6Y55                                                       r  cifrar/oC1_reg[28]_i_1__0/I1
    SLICE_X6Y55          LUT3 (Prop_lut3_I1_O)        0.028     1.105 r  cifrar/oC1_reg[28]_i_1__0/O
                         net (fo=1, routed)           0.243     1.348    cifrar_n_37
    SLICE_X1Y64          LDCE                                         r  oC1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.377ns  (logic 0.194ns (14.065%)  route 1.183ns (85.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    A20                                                               r  iStartCipher_IBUF_inst/I
    A20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  iStartCipher_IBUF_inst/O
                         net (fo=72, routed)          0.912     1.077    cifrar/iStartCipher_IBUF
    SLICE_X6Y55                                                       r  cifrar/oC1_reg[24]_i_1__0/I1
    SLICE_X6Y55          LUT3 (Prop_lut3_I1_O)        0.028     1.105 r  cifrar/oC1_reg[24]_i_1__0/O
                         net (fo=1, routed)           0.271     1.377    cifrar_n_41
    SLICE_X0Y62          LDCE                                         r  oC1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.195ns (14.128%)  route 1.183ns (85.872%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    A20                                                               r  iStartCipher_IBUF_inst/I
    A20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  iStartCipher_IBUF_inst/O
                         net (fo=72, routed)          0.912     1.077    cifrar/iStartCipher_IBUF
    SLICE_X6Y55                                                       r  cifrar/oC1_reg[23]_i_1/I1
    SLICE_X6Y55          LUT3 (Prop_lut3_I1_O)        0.029     1.106 r  cifrar/oC1_reg[23]_i_1/O
                         net (fo=1, routed)           0.271     1.378    cifrar_n_42
    SLICE_X1Y61          LDCE                                         r  oC1_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.381ns  (logic 0.194ns (14.020%)  route 1.187ns (85.980%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    A20                                                               r  iStartCipher_IBUF_inst/I
    A20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  iStartCipher_IBUF_inst/O
                         net (fo=72, routed)          0.907     1.073    cifrar/iStartCipher_IBUF
    SLICE_X7Y55                                                       r  cifrar/oC0_reg[30]_i_1/I1
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.028     1.101 r  cifrar/oC0_reg[30]_i_1/O
                         net (fo=1, routed)           0.280     1.381    cifrar_n_3
    SLICE_X1Y64          LDCE                                         r  oC0_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.196ns (14.105%)  route 1.191ns (85.895%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    A20                                                               r  iStartCipher_IBUF_inst/I
    A20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  iStartCipher_IBUF_inst/O
                         net (fo=72, routed)          0.962     1.127    cifrar/iStartCipher_IBUF
    SLICE_X4Y54                                                       r  cifrar/oC1_reg[31]_i_1/I1
    SLICE_X4Y54          LUT3 (Prop_lut3_I1_O)        0.030     1.157 r  cifrar/oC1_reg[31]_i_1/O
                         net (fo=1, routed)           0.230     1.387    cifrar_n_34
    SLICE_X1Y61          LDCE                                         r  oC1_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.404ns  (logic 0.194ns (13.790%)  route 1.210ns (86.210%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    A20                                                               r  iStartCipher_IBUF_inst/I
    A20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  iStartCipher_IBUF_inst/O
                         net (fo=72, routed)          0.962     1.127    cifrar/iStartCipher_IBUF
    SLICE_X4Y54                                                       r  cifrar/oC0_reg[0]_i_1/I1
    SLICE_X4Y54          LUT3 (Prop_lut3_I1_O)        0.028     1.155 r  cifrar/oC0_reg[0]_i_1/O
                         net (fo=1, routed)           0.249     1.404    cifrar_n_33
    SLICE_X0Y63          LDCE                                         r  oC0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.406ns  (logic 0.196ns (13.917%)  route 1.210ns (86.083%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    A20                                                               r  iStartCipher_IBUF_inst/I
    A20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  iStartCipher_IBUF_inst/O
                         net (fo=72, routed)          0.907     1.073    cifrar/iStartCipher_IBUF
    SLICE_X7Y55                                                       r  cifrar/oC0_reg[29]_i_1/I1
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.030     1.103 r  cifrar/oC0_reg[29]_i_1/O
                         net (fo=1, routed)           0.303     1.406    cifrar_n_4
    SLICE_X1Y64          LDCE                                         r  oC0_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.416ns  (logic 0.197ns (13.890%)  route 1.219ns (86.110%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    A20                                                               r  iStartCipher_IBUF_inst/I
    A20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  iStartCipher_IBUF_inst/O
                         net (fo=72, routed)          1.047     1.213    cifrar/iStartCipher_IBUF
    SLICE_X7Y55                                                       r  cifrar/oC0_reg[23]_i_1/I1
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.031     1.244 r  cifrar/oC0_reg[23]_i_1/O
                         net (fo=1, routed)           0.172     1.416    cifrar_n_10
    SLICE_X0Y59          LDCE                                         r  oC0_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oDone_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 0.195ns (13.723%)  route 1.224ns (86.277%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    A20                                                               r  iStartCipher_IBUF_inst/I
    A20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  iStartCipher_IBUF_inst/O
                         net (fo=72, routed)          0.992     1.158    cifrar/iStartCipher_IBUF
    SLICE_X7Y56                                                       r  cifrar/oDone_reg_i_1/I1
    SLICE_X7Y56          LUT3 (Prop_lut3_I1_O)        0.029     1.187 r  cifrar/oDone_reg_i_1/O
                         net (fo=1, routed)           0.232     1.418    cifrar_n_1
    SLICE_X0Y63          LDCE                                         r  oDone_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 llave/oKey_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oKey_address[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.918ns  (logic 2.829ns (57.525%)  route 2.089ns (42.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.458     4.234    llave/CLK
    SLICE_X2Y60          FDRE                                         r  llave/oKey_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.308     4.542 r  llave/oKey_address_reg[1]/Q
                         net (fo=6, routed)           2.089     6.631    oKey_address_OBUF[1]
    C24                                                               r  oKey_address_OBUF[1]_inst/I
    C24                  OBUF (Prop_obuf_I_O)         2.521     9.152 r  oKey_address_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.152    oKey_address[1]
    C24                                                               r  oKey_address[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 llave/oKey_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oKey_address[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.865ns  (logic 2.842ns (58.427%)  route 2.022ns (41.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.458     4.234    llave/CLK
    SLICE_X2Y60          FDRE                                         r  llave/oKey_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.308     4.542 r  llave/oKey_address_reg[0]/Q
                         net (fo=6, routed)           2.022     6.564    oKey_address_OBUF[0]
    D21                                                               r  oKey_address_OBUF[0]_inst/I
    D21                  OBUF (Prop_obuf_I_O)         2.534     9.099 r  oKey_address_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.099    oKey_address[0]
    D21                                                               r  oKey_address[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC0_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.141ns  (logic 0.361ns (16.865%)  route 1.780ns (83.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.598     4.374    descifrar/CLK
    SLICE_X10Y45         FDRE                                         r  descifrar/oC0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.308     4.682 r  descifrar/oC0_reg[12]/Q
                         net (fo=6, routed)           1.246     5.928    cifrar/Q[12]
    SLICE_X4Y49                                                       r  cifrar/oC0_reg[12]_i_1__0/I2
    SLICE_X4Y49          LUT3 (Prop_lut3_I2_O)        0.053     5.981 r  cifrar/oC0_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.534     6.514    cifrar_n_21
    SLICE_X0Y57          LDCE                                         r  oC0_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC0_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.289ns  (logic 0.376ns (16.424%)  route 1.913ns (83.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.401     4.177    descifrar/CLK
    SLICE_X12Y53         FDRE                                         r  descifrar/oC0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.308     4.485 r  descifrar/oC0_reg[29]/Q
                         net (fo=5, routed)           1.191     5.675    cifrar/Q[29]
    SLICE_X7Y55                                                       r  cifrar/oC0_reg[29]_i_1/I2
    SLICE_X7Y55          LUT3 (Prop_lut3_I2_O)        0.068     5.743 r  cifrar/oC0_reg[29]_i_1/O
                         net (fo=1, routed)           0.723     6.466    cifrar_n_4
    SLICE_X1Y64          LDCE                                         r  oC0_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC0_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.067ns  (logic 0.322ns (15.580%)  route 1.745ns (84.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.598     4.374    descifrar/CLK
    SLICE_X11Y45         FDRE                                         r  descifrar/oC0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.269     4.643 r  descifrar/oC0_reg[8]/Q
                         net (fo=6, routed)           1.385     6.028    cifrar/Q[8]
    SLICE_X2Y48                                                       r  cifrar/oC0_reg[8]_i_1__0/I2
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.053     6.081 r  cifrar/oC0_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.360     6.441    cifrar_n_25
    SLICE_X0Y50          LDCE                                         r  oC0_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC1_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.156ns  (logic 0.335ns (15.537%)  route 1.821ns (84.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.460     4.236    descifrar/CLK
    SLICE_X4Y50          FDRE                                         r  descifrar/oC1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.269     4.505 r  descifrar/oC1_reg[15]/Q
                         net (fo=6, routed)           1.142     5.647    cifrar/oC1_reg[31]_0[15]
    SLICE_X18Y55                                                      r  cifrar/oC1_reg[15]_i_1/I2
    SLICE_X18Y55         LUT3 (Prop_lut3_I2_O)        0.066     5.713 r  cifrar/oC1_reg[15]_i_1/O
                         net (fo=1, routed)           0.679     6.392    cifrar_n_50
    SLICE_X2Y57          LDCE                                         r  oC1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC1_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.199ns  (logic 0.373ns (16.962%)  route 1.826ns (83.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.402     4.178    descifrar/CLK
    SLICE_X12Y52         FDRE                                         r  descifrar/oC1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.308     4.486 r  descifrar/oC1_reg[23]/Q
                         net (fo=6, routed)           1.181     5.667    cifrar/oC1_reg[31]_0[23]
    SLICE_X6Y55                                                       r  cifrar/oC1_reg[23]_i_1/I2
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.065     5.732 r  cifrar/oC1_reg[23]_i_1/O
                         net (fo=1, routed)           0.645     6.377    cifrar_n_42
    SLICE_X1Y61          LDCE                                         r  oC1_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC0_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 0.361ns (16.579%)  route 1.816ns (83.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.401     4.177    descifrar/CLK
    SLICE_X12Y55         FDRE                                         r  descifrar/oC0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.308     4.485 r  descifrar/oC0_reg[24]/Q
                         net (fo=6, routed)           1.289     5.774    cifrar/Q[24]
    SLICE_X7Y55                                                       r  cifrar/oC0_reg[24]_i_1__0/I2
    SLICE_X7Y55          LUT3 (Prop_lut3_I2_O)        0.053     5.827 r  cifrar/oC0_reg[24]_i_1__0/O
                         net (fo=1, routed)           0.527     6.354    cifrar_n_9
    SLICE_X0Y62          LDCE                                         r  oC0_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC0_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.883ns  (logic 0.361ns (19.167%)  route 1.522ns (80.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.598     4.374    cifrar/CLK
    SLICE_X8Y48          FDRE                                         r  cifrar/oC0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.308     4.682 r  cifrar/oC0_reg[6]/Q
                         net (fo=5, routed)           0.930     5.612    cifrar/oC0_cipher[6]
    SLICE_X2Y48                                                       r  cifrar/oC0_reg[6]_i_1/I0
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.053     5.665 r  cifrar/oC0_reg[6]_i_1/O
                         net (fo=1, routed)           0.592     6.257    cifrar_n_27
    SLICE_X1Y54          LDCE                                         r  oC0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC0_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.866ns  (logic 0.375ns (20.100%)  route 1.491ns (79.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.598     4.374    descifrar/CLK
    SLICE_X10Y45         FDRE                                         r  descifrar/oC0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.308     4.682 r  descifrar/oC0_reg[9]/Q
                         net (fo=6, routed)           0.951     5.633    cifrar/Q[9]
    SLICE_X4Y49                                                       r  cifrar/oC0_reg[9]_i_1/I2
    SLICE_X4Y49          LUT3 (Prop_lut3_I2_O)        0.067     5.700 r  cifrar/oC0_reg[9]_i_1/O
                         net (fo=1, routed)           0.539     6.240    cifrar_n_24
    SLICE_X1Y54          LDCE                                         r  oC0_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 descifrar/oC0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.146ns (36.120%)  route 0.258ns (63.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.632     1.489    descifrar/CLK
    SLICE_X6Y46          FDRE                                         r  descifrar/oC0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.118     1.607 r  descifrar/oC0_reg[2]/Q
                         net (fo=5, routed)           0.152     1.759    cifrar/Q[2]
    SLICE_X4Y47                                                       r  cifrar/oC0_reg[2]_i_1/I2
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.028     1.787 r  cifrar/oC0_reg[2]_i_1/O
                         net (fo=1, routed)           0.107     1.894    cifrar_n_31
    SLICE_X0Y47          LDCE                                         r  oC0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.128ns (26.450%)  route 0.356ns (73.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.581     1.438    descifrar/CLK
    SLICE_X4Y50          FDRE                                         r  descifrar/oC1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[14]/Q
                         net (fo=6, routed)           0.153     1.691    cifrar/oC1_reg[31]_0[14]
    SLICE_X4Y50                                                       r  cifrar/oC1_reg[14]_i_1/I2
    SLICE_X4Y50          LUT3 (Prop_lut3_I2_O)        0.028     1.719 r  cifrar/oC1_reg[14]_i_1/O
                         net (fo=1, routed)           0.203     1.922    cifrar_n_51
    SLICE_X1Y53          LDCE                                         r  oC1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.146ns (27.696%)  route 0.381ns (72.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.582     1.439    descifrar/CLK
    SLICE_X2Y50          FDRE                                         r  descifrar/oC1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.118     1.557 r  descifrar/oC1_reg[12]/Q
                         net (fo=6, routed)           0.204     1.762    cifrar/oC1_reg[31]_0[12]
    SLICE_X2Y50                                                       r  cifrar/oC1_reg[12]_i_1__0/I2
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.028     1.790 r  cifrar/oC1_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.177     1.967    cifrar_n_53
    SLICE_X2Y57          LDCE                                         r  oC1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.129ns (27.011%)  route 0.349ns (72.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.632     1.489    descifrar/CLK
    SLICE_X5Y46          FDRE                                         r  descifrar/oC0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.100     1.589 r  descifrar/oC0_reg[1]/Q
                         net (fo=5, routed)           0.200     1.789    cifrar/Q[1]
    SLICE_X4Y47                                                       r  cifrar/oC0_reg[1]_i_1/I2
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.029     1.818 r  cifrar/oC0_reg[1]_i_1/O
                         net (fo=1, routed)           0.148     1.967    cifrar_n_32
    SLICE_X0Y47          LDCE                                         r  oC0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC1_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.128ns (23.820%)  route 0.409ns (76.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.581     1.438    descifrar/CLK
    SLICE_X4Y51          FDRE                                         r  descifrar/oC1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[18]/Q
                         net (fo=6, routed)           0.195     1.733    cifrar/oC1_reg[31]_0[18]
    SLICE_X4Y52                                                       r  cifrar/oC1_reg[18]_i_1/I2
    SLICE_X4Y52          LUT3 (Prop_lut3_I2_O)        0.028     1.761 r  cifrar/oC1_reg[18]_i_1/O
                         net (fo=1, routed)           0.215     1.976    cifrar_n_47
    SLICE_X1Y57          LDCE                                         r  oC1_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC0_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.146ns (25.188%)  route 0.434ns (74.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.552     1.409    cifrar/CLK
    SLICE_X8Y51          FDRE                                         r  cifrar/oC0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.118     1.527 r  cifrar/oC0_reg[16]/Q
                         net (fo=5, routed)           0.236     1.764    cifrar/oC0_cipher[16]
    SLICE_X4Y51                                                       r  cifrar/oC0_reg[16]_i_1__0/I0
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.028     1.792 r  cifrar/oC0_reg[16]_i_1__0/O
                         net (fo=1, routed)           0.197     1.989    cifrar_n_17
    SLICE_X0Y53          LDCE                                         r  oC0_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC1_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.132ns (22.579%)  route 0.453ns (77.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.551     1.408    cifrar/CLK
    SLICE_X9Y53          FDRE                                         r  cifrar/oC1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.100     1.508 r  cifrar/oC1_reg[27]/Q
                         net (fo=5, routed)           0.233     1.741    cifrar/oC1_cipher[27]
    SLICE_X6Y55                                                       r  cifrar/oC1_reg[27]_i_1/I0
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.032     1.773 r  cifrar/oC1_reg[27]_i_1/O
                         net (fo=1, routed)           0.220     1.993    cifrar_n_38
    SLICE_X1Y61          LDCE                                         r  oC1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC1_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.129ns (22.928%)  route 0.434ns (77.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.580     1.437    descifrar/CLK
    SLICE_X4Y54          FDRE                                         r  descifrar/oC1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[31]/Q
                         net (fo=4, routed)           0.204     1.741    cifrar/oC1_reg[31]_0[31]
    SLICE_X4Y54                                                       r  cifrar/oC1_reg[31]_i_1/I2
    SLICE_X4Y54          LUT3 (Prop_lut3_I2_O)        0.029     1.770 r  cifrar/oC1_reg[31]_i_1/O
                         net (fo=1, routed)           0.230     2.000    cifrar_n_34
    SLICE_X1Y61          LDCE                                         r  oC1_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC1_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.129ns (21.792%)  route 0.463ns (78.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.552     1.409    cifrar/CLK
    SLICE_X9Y50          FDRE                                         r  cifrar/oC1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.100     1.509 r  cifrar/oC1_reg[13]/Q
                         net (fo=5, routed)           0.288     1.797    cifrar/oC1_cipher[13]
    SLICE_X4Y50                                                       r  cifrar/oC1_reg[13]_i_1/I0
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.029     1.826 r  cifrar/oC1_reg[13]_i_1/O
                         net (fo=1, routed)           0.175     2.001    cifrar_n_52
    SLICE_X0Y55          LDCE                                         r  oC1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            oC0_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.146ns (24.383%)  route 0.453ns (75.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.552     1.409    cifrar/CLK
    SLICE_X8Y51          FDRE                                         r  cifrar/oC0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.118     1.527 r  cifrar/oC0_reg[18]/Q
                         net (fo=5, routed)           0.277     1.805    cifrar/oC0_cipher[18]
    SLICE_X4Y51                                                       r  cifrar/oC0_reg[18]_i_1/I0
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.028     1.833 r  cifrar/oC0_reg[18]_i_1/O
                         net (fo=1, routed)           0.175     2.008    cifrar_n_15
    SLICE_X0Y57          LDCE                                         r  oC0_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           798 Endpoints
Min Delay           798 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            llave/oKey3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.174ns  (logic 0.947ns (18.303%)  route 4.227ns (81.697%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 f  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    B20                                                               f  iStartDecipher_IBUF_inst/I
    B20                  IBUF (Prop_ibuf_I_O)         0.894     0.894 f  iStartDecipher_IBUF_inst/O
                         net (fo=7, routed)           1.720     2.614    llave/iStartDecipher_IBUF
    SLICE_X3Y60                                                       f  llave/FSM_onehot_state[4]_i_1/I2
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.053     2.667 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=134, routed)         2.507     5.174    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X19Y46         FDRE                                         r  llave/oKey3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.482     4.089    llave/CLK
    SLICE_X19Y46         FDRE                                         r  llave/oKey3_reg[2]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            llave/oKey3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.174ns  (logic 0.947ns (18.303%)  route 4.227ns (81.697%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 f  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    B20                                                               f  iStartDecipher_IBUF_inst/I
    B20                  IBUF (Prop_ibuf_I_O)         0.894     0.894 f  iStartDecipher_IBUF_inst/O
                         net (fo=7, routed)           1.720     2.614    llave/iStartDecipher_IBUF
    SLICE_X3Y60                                                       f  llave/FSM_onehot_state[4]_i_1/I2
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.053     2.667 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=134, routed)         2.507     5.174    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X19Y46         FDRE                                         r  llave/oKey3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.482     4.089    llave/CLK
    SLICE_X19Y46         FDRE                                         r  llave/oKey3_reg[6]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            llave/oKey0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.070ns  (logic 0.947ns (18.679%)  route 4.123ns (81.321%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 f  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    B20                                                               f  iStartDecipher_IBUF_inst/I
    B20                  IBUF (Prop_ibuf_I_O)         0.894     0.894 f  iStartDecipher_IBUF_inst/O
                         net (fo=7, routed)           1.720     2.614    llave/iStartDecipher_IBUF
    SLICE_X3Y60                                                       f  llave/FSM_onehot_state[4]_i_1/I2
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.053     2.667 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=134, routed)         2.403     5.070    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X19Y45         FDRE                                         r  llave/oKey0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.482     4.089    llave/CLK
    SLICE_X19Y45         FDRE                                         r  llave/oKey0_reg[11]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            llave/oKey0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 0.947ns (18.982%)  route 4.042ns (81.018%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 f  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    B20                                                               f  iStartDecipher_IBUF_inst/I
    B20                  IBUF (Prop_ibuf_I_O)         0.894     0.894 f  iStartDecipher_IBUF_inst/O
                         net (fo=7, routed)           1.720     2.614    llave/iStartDecipher_IBUF
    SLICE_X3Y60                                                       f  llave/FSM_onehot_state[4]_i_1/I2
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.053     2.667 r  llave/FSM_onehot_state[4]_i_1/O
                         net (fo=134, routed)         2.322     4.989    llave/FSM_onehot_state[4]_i_1_n_1
    SLICE_X15Y43         FDRE                                         r  llave/oKey0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.483     4.090    llave/CLK
    SLICE_X15Y43         FDRE                                         r  llave/oKey0_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.940ns  (logic 1.892ns (38.308%)  route 3.048ns (61.692%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C22                                                               r  rst_IBUF_inst/I
    C22                  IBUF (Prop_ibuf_I_O)         0.904     0.904 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.955     2.859    llave/rst_IBUF
    SLICE_X4Y59                                                       r  llave/FSM_sequential_state[3]_i_1/I1
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.053     2.912 r  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, routed)         1.092     4.004    cifrar/oDone_reg_0
    SLICE_X8Y47                                                       r  cifrar/oC0[0]_i_9/I2
    SLICE_X8Y47          LUT4 (Prop_lut4_I2_O)        0.053     4.057 r  cifrar/oC0[0]_i_9/O
                         net (fo=1, routed)           0.000     4.057    cifrar/oC0[0]_i_9_n_1
    SLICE_X8Y47                                                       r  cifrar/oC0_reg[0]_i_2/S[1]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     4.367 r  cifrar/oC0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.367    cifrar/oC0_reg[0]_i_2_n_1
    SLICE_X8Y48                                                       r  cifrar/oC0_reg[4]_i_1/CI
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.427 r  cifrar/oC0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.427    cifrar/oC0_reg[4]_i_1_n_1
    SLICE_X8Y49                                                       r  cifrar/oC0_reg[8]_i_1/CI
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.487 r  cifrar/oC0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.488    cifrar/oC0_reg[8]_i_1_n_1
    SLICE_X8Y50                                                       r  cifrar/oC0_reg[12]_i_1/CI
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.548 r  cifrar/oC0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.548    cifrar/oC0_reg[12]_i_1_n_1
    SLICE_X8Y51                                                       r  cifrar/oC0_reg[16]_i_1/CI
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.608 r  cifrar/oC0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    cifrar/oC0_reg[16]_i_1_n_1
    SLICE_X8Y52                                                       r  cifrar/oC0_reg[20]_i_1/CI
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.668 r  cifrar/oC0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    cifrar/oC0_reg[20]_i_1_n_1
    SLICE_X8Y53                                                       r  cifrar/oC0_reg[24]_i_1/CI
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.728 r  cifrar/oC0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.728    cifrar/oC0_reg[24]_i_1_n_1
    SLICE_X8Y54                                                       r  cifrar/oC0_reg[28]_i_1/CI
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     4.940 r  cifrar/oC0_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.940    cifrar/oC0_reg[28]_i_1_n_7
    SLICE_X8Y54          FDRE                                         r  cifrar/oC0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     3.895    cifrar/CLK
    SLICE_X8Y54          FDRE                                         r  cifrar/oC0_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.918ns  (logic 1.884ns (38.317%)  route 3.034ns (61.683%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C22                                                               r  rst_IBUF_inst/I
    C22                  IBUF (Prop_ibuf_I_O)         0.904     0.904 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.955     2.859    llave/rst_IBUF
    SLICE_X4Y59                                                       r  llave/FSM_sequential_state[3]_i_1/I1
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.053     2.912 r  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, routed)         1.078     3.990    cifrar/oDone_reg_0
    SLICE_X9Y47                                                       r  cifrar/oC1[0]_i_10/I2
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.053     4.043 r  cifrar/oC1[0]_i_10/O
                         net (fo=1, routed)           0.000     4.043    cifrar/oC1[0]_i_10_n_1
    SLICE_X9Y47                                                       r  cifrar/oC1_reg[0]_i_2/S[0]
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.356 r  cifrar/oC1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.356    cifrar/oC1_reg[0]_i_2_n_1
    SLICE_X9Y48                                                       r  cifrar/oC1_reg[4]_i_1/CI
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.414 r  cifrar/oC1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.414    cifrar/oC1_reg[4]_i_1_n_1
    SLICE_X9Y49                                                       r  cifrar/oC1_reg[8]_i_1/CI
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.472 r  cifrar/oC1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.473    cifrar/oC1_reg[8]_i_1_n_1
    SLICE_X9Y50                                                       r  cifrar/oC1_reg[12]_i_1/CI
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.531 r  cifrar/oC1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.531    cifrar/oC1_reg[12]_i_1_n_1
    SLICE_X9Y51                                                       r  cifrar/oC1_reg[16]_i_1/CI
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.589 r  cifrar/oC1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.589    cifrar/oC1_reg[16]_i_1_n_1
    SLICE_X9Y52                                                       r  cifrar/oC1_reg[20]_i_1/CI
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.647 r  cifrar/oC1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.647    cifrar/oC1_reg[20]_i_1_n_1
    SLICE_X9Y53                                                       r  cifrar/oC1_reg[24]_i_1/CI
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.705 r  cifrar/oC1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.705    cifrar/oC1_reg[24]_i_1_n_1
    SLICE_X9Y54                                                       r  cifrar/oC1_reg[28]_i_1/CI
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.918 r  cifrar/oC1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.918    cifrar/oC1_reg[28]_i_1_n_7
    SLICE_X9Y54          FDRE                                         r  cifrar/oC1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     3.895    cifrar/CLK
    SLICE_X9Y54          FDRE                                         r  cifrar/oC1_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 1.861ns (37.918%)  route 3.048ns (62.082%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C22                                                               r  rst_IBUF_inst/I
    C22                  IBUF (Prop_ibuf_I_O)         0.904     0.904 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.955     2.859    llave/rst_IBUF
    SLICE_X4Y59                                                       r  llave/FSM_sequential_state[3]_i_1/I1
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.053     2.912 r  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, routed)         1.092     4.004    cifrar/oDone_reg_0
    SLICE_X8Y47                                                       r  cifrar/oC0[0]_i_9/I2
    SLICE_X8Y47          LUT4 (Prop_lut4_I2_O)        0.053     4.057 r  cifrar/oC0[0]_i_9/O
                         net (fo=1, routed)           0.000     4.057    cifrar/oC0[0]_i_9_n_1
    SLICE_X8Y47                                                       r  cifrar/oC0_reg[0]_i_2/S[1]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     4.367 r  cifrar/oC0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.367    cifrar/oC0_reg[0]_i_2_n_1
    SLICE_X8Y48                                                       r  cifrar/oC0_reg[4]_i_1/CI
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.427 r  cifrar/oC0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.427    cifrar/oC0_reg[4]_i_1_n_1
    SLICE_X8Y49                                                       r  cifrar/oC0_reg[8]_i_1/CI
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.487 r  cifrar/oC0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.488    cifrar/oC0_reg[8]_i_1_n_1
    SLICE_X8Y50                                                       r  cifrar/oC0_reg[12]_i_1/CI
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.548 r  cifrar/oC0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.548    cifrar/oC0_reg[12]_i_1_n_1
    SLICE_X8Y51                                                       r  cifrar/oC0_reg[16]_i_1/CI
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.608 r  cifrar/oC0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    cifrar/oC0_reg[16]_i_1_n_1
    SLICE_X8Y52                                                       r  cifrar/oC0_reg[20]_i_1/CI
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.668 r  cifrar/oC0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    cifrar/oC0_reg[20]_i_1_n_1
    SLICE_X8Y53                                                       r  cifrar/oC0_reg[24]_i_1/CI
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.728 r  cifrar/oC0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.728    cifrar/oC0_reg[24]_i_1_n_1
    SLICE_X8Y54                                                       r  cifrar/oC0_reg[28]_i_1/CI
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     4.909 r  cifrar/oC0_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.909    cifrar/oC0_reg[28]_i_1_n_5
    SLICE_X8Y54          FDRE                                         r  cifrar/oC0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     3.895    cifrar/CLK
    SLICE_X8Y54          FDRE                                         r  cifrar/oC0_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.884ns  (logic 1.850ns (37.887%)  route 3.034ns (62.113%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C22                                                               r  rst_IBUF_inst/I
    C22                  IBUF (Prop_ibuf_I_O)         0.904     0.904 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.955     2.859    llave/rst_IBUF
    SLICE_X4Y59                                                       r  llave/FSM_sequential_state[3]_i_1/I1
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.053     2.912 r  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, routed)         1.078     3.990    cifrar/oDone_reg_0
    SLICE_X9Y47                                                       r  cifrar/oC1[0]_i_10/I2
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.053     4.043 r  cifrar/oC1[0]_i_10/O
                         net (fo=1, routed)           0.000     4.043    cifrar/oC1[0]_i_10_n_1
    SLICE_X9Y47                                                       r  cifrar/oC1_reg[0]_i_2/S[0]
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.356 r  cifrar/oC1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.356    cifrar/oC1_reg[0]_i_2_n_1
    SLICE_X9Y48                                                       r  cifrar/oC1_reg[4]_i_1/CI
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.414 r  cifrar/oC1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.414    cifrar/oC1_reg[4]_i_1_n_1
    SLICE_X9Y49                                                       r  cifrar/oC1_reg[8]_i_1/CI
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.472 r  cifrar/oC1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.473    cifrar/oC1_reg[8]_i_1_n_1
    SLICE_X9Y50                                                       r  cifrar/oC1_reg[12]_i_1/CI
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.531 r  cifrar/oC1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.531    cifrar/oC1_reg[12]_i_1_n_1
    SLICE_X9Y51                                                       r  cifrar/oC1_reg[16]_i_1/CI
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.589 r  cifrar/oC1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.589    cifrar/oC1_reg[16]_i_1_n_1
    SLICE_X9Y52                                                       r  cifrar/oC1_reg[20]_i_1/CI
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.647 r  cifrar/oC1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.647    cifrar/oC1_reg[20]_i_1_n_1
    SLICE_X9Y53                                                       r  cifrar/oC1_reg[24]_i_1/CI
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.705 r  cifrar/oC1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.705    cifrar/oC1_reg[24]_i_1_n_1
    SLICE_X9Y54                                                       r  cifrar/oC1_reg[28]_i_1/CI
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.884 r  cifrar/oC1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.884    cifrar/oC1_reg[28]_i_1_n_5
    SLICE_X9Y54          FDRE                                         r  cifrar/oC1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     3.895    cifrar/CLK
    SLICE_X9Y54          FDRE                                         r  cifrar/oC1_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.832ns (37.549%)  route 3.048ns (62.451%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C22                                                               r  rst_IBUF_inst/I
    C22                  IBUF (Prop_ibuf_I_O)         0.904     0.904 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.955     2.859    llave/rst_IBUF
    SLICE_X4Y59                                                       r  llave/FSM_sequential_state[3]_i_1/I1
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.053     2.912 r  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, routed)         1.092     4.004    cifrar/oDone_reg_0
    SLICE_X8Y47                                                       r  cifrar/oC0[0]_i_9/I2
    SLICE_X8Y47          LUT4 (Prop_lut4_I2_O)        0.053     4.057 r  cifrar/oC0[0]_i_9/O
                         net (fo=1, routed)           0.000     4.057    cifrar/oC0[0]_i_9_n_1
    SLICE_X8Y47                                                       r  cifrar/oC0_reg[0]_i_2/S[1]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     4.367 r  cifrar/oC0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.367    cifrar/oC0_reg[0]_i_2_n_1
    SLICE_X8Y48                                                       r  cifrar/oC0_reg[4]_i_1/CI
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.427 r  cifrar/oC0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.427    cifrar/oC0_reg[4]_i_1_n_1
    SLICE_X8Y49                                                       r  cifrar/oC0_reg[8]_i_1/CI
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.487 r  cifrar/oC0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.488    cifrar/oC0_reg[8]_i_1_n_1
    SLICE_X8Y50                                                       r  cifrar/oC0_reg[12]_i_1/CI
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.548 r  cifrar/oC0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.548    cifrar/oC0_reg[12]_i_1_n_1
    SLICE_X8Y51                                                       r  cifrar/oC0_reg[16]_i_1/CI
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.608 r  cifrar/oC0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    cifrar/oC0_reg[16]_i_1_n_1
    SLICE_X8Y52                                                       r  cifrar/oC0_reg[20]_i_1/CI
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.668 r  cifrar/oC0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    cifrar/oC0_reg[20]_i_1_n_1
    SLICE_X8Y53                                                       r  cifrar/oC0_reg[24]_i_1/CI
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     4.880 r  cifrar/oC0_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.880    cifrar/oC0_reg[24]_i_1_n_7
    SLICE_X8Y53          FDRE                                         r  cifrar/oC0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     3.895    cifrar/CLK
    SLICE_X8Y53          FDRE                                         r  cifrar/oC0_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oC0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.865ns  (logic 1.817ns (37.357%)  route 3.048ns (62.643%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        3.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C22                                                               r  rst_IBUF_inst/I
    C22                  IBUF (Prop_ibuf_I_O)         0.904     0.904 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.955     2.859    llave/rst_IBUF
    SLICE_X4Y59                                                       r  llave/FSM_sequential_state[3]_i_1/I1
    SLICE_X4Y59          LUT3 (Prop_lut3_I1_O)        0.053     2.912 r  llave/FSM_sequential_state[3]_i_1/O
                         net (fo=266, routed)         1.092     4.004    cifrar/oDone_reg_0
    SLICE_X8Y47                                                       r  cifrar/oC0[0]_i_9/I2
    SLICE_X8Y47          LUT4 (Prop_lut4_I2_O)        0.053     4.057 r  cifrar/oC0[0]_i_9/O
                         net (fo=1, routed)           0.000     4.057    cifrar/oC0[0]_i_9_n_1
    SLICE_X8Y47                                                       r  cifrar/oC0_reg[0]_i_2/S[1]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     4.367 r  cifrar/oC0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.367    cifrar/oC0_reg[0]_i_2_n_1
    SLICE_X8Y48                                                       r  cifrar/oC0_reg[4]_i_1/CI
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.427 r  cifrar/oC0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.427    cifrar/oC0_reg[4]_i_1_n_1
    SLICE_X8Y49                                                       r  cifrar/oC0_reg[8]_i_1/CI
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.487 r  cifrar/oC0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.488    cifrar/oC0_reg[8]_i_1_n_1
    SLICE_X8Y50                                                       r  cifrar/oC0_reg[12]_i_1/CI
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.548 r  cifrar/oC0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.548    cifrar/oC0_reg[12]_i_1_n_1
    SLICE_X8Y51                                                       r  cifrar/oC0_reg[16]_i_1/CI
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.608 r  cifrar/oC0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    cifrar/oC0_reg[16]_i_1_n_1
    SLICE_X8Y52                                                       r  cifrar/oC0_reg[20]_i_1/CI
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.668 r  cifrar/oC0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    cifrar/oC0_reg[20]_i_1_n_1
    SLICE_X8Y53                                                       r  cifrar/oC0_reg[24]_i_1/CI
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.728 r  cifrar/oC0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.728    cifrar/oC0_reg[24]_i_1_n_1
    SLICE_X8Y54                                                       r  cifrar/oC0_reg[28]_i_1/CI
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     4.865 r  cifrar/oC0_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.865    cifrar/oC0_reg[28]_i_1_n_6
    SLICE_X8Y54          FDRE                                         r  cifrar/oC0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         1.288     3.895    cifrar/CLK
    SLICE_X8Y54          FDRE                                         r  cifrar/oC0_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iV1[11]
                            (input port)
  Destination:            descifrar/oC1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.161ns (25.269%)  route 0.477ns (74.731%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  iV1[11] (IN)
                         net (fo=0)                   0.000     0.000    iV1[11]
    G21                                                               r  iV1_IBUF[11]_inst/I
    G21                  IBUF (Prop_ibuf_I_O)         0.133     0.133 r  iV1_IBUF[11]_inst/O
                         net (fo=2, routed)           0.477     0.611    llave/iV1_IBUF[11]
    SLICE_X2Y49                                                       r  llave/oC1[11]_i_1/I0
    SLICE_X2Y49          LUT3 (Prop_lut3_I0_O)        0.028     0.639 r  llave/oC1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.639    descifrar/D[11]
    SLICE_X2Y49          FDRE                                         r  descifrar/oC1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.856     2.029    descifrar/CLK
    SLICE_X2Y49          FDRE                                         r  descifrar/oC1_reg[11]/C

Slack:                    inf
  Source:                 iV1[10]
                            (input port)
  Destination:            descifrar/oC1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.161ns (25.252%)  route 0.478ns (74.748%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H23                                               0.000     0.000 r  iV1[10] (IN)
                         net (fo=0)                   0.000     0.000    iV1[10]
    H23                                                               r  iV1_IBUF[10]_inst/I
    H23                  IBUF (Prop_ibuf_I_O)         0.133     0.133 r  iV1_IBUF[10]_inst/O
                         net (fo=2, routed)           0.478     0.611    llave/iV1_IBUF[10]
    SLICE_X2Y48                                                       r  llave/oC1[10]_i_1/I0
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.028     0.639 r  llave/oC1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.639    descifrar/D[10]
    SLICE_X2Y48          FDRE                                         r  descifrar/oC1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.856     2.029    descifrar/CLK
    SLICE_X2Y48          FDRE                                         r  descifrar/oC1_reg[10]/C

Slack:                    inf
  Source:                 iV1[1]
                            (input port)
  Destination:            cifrar/oC1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.207ns (29.159%)  route 0.502ns (70.841%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J23                                               0.000     0.000 r  iV1[1] (IN)
                         net (fo=0)                   0.000     0.000    iV1[1]
    J23                                                               r  iV1_IBUF[1]_inst/I
    J23                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  iV1_IBUF[1]_inst/O
                         net (fo=2, routed)           0.502     0.631    cifrar/iV1_IBUF[1]
    SLICE_X9Y47                                                       r  cifrar/oC1[0]_i_9/I3
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.028     0.659 r  cifrar/oC1[0]_i_9/O
                         net (fo=1, routed)           0.000     0.659    cifrar/oC1[0]_i_9_n_1
    SLICE_X9Y47                                                       r  cifrar/oC1_reg[0]_i_2/S[1]
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.708 r  cifrar/oC1_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.708    cifrar/oC1_reg[0]_i_2_n_7
    SLICE_X9Y47          FDRE                                         r  cifrar/oC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.824     1.997    cifrar/CLK
    SLICE_X9Y47          FDRE                                         r  cifrar/oC1_reg[1]/C

Slack:                    inf
  Source:                 iV1[1]
                            (input port)
  Destination:            descifrar/oC1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.158ns (22.230%)  route 0.551ns (77.770%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J23                                               0.000     0.000 r  iV1[1] (IN)
                         net (fo=0)                   0.000     0.000    iV1[1]
    J23                                                               r  iV1_IBUF[1]_inst/I
    J23                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  iV1_IBUF[1]_inst/O
                         net (fo=2, routed)           0.551     0.681    llave/iV1_IBUF[1]
    SLICE_X8Y46                                                       r  llave/oC1[1]_i_1/I0
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.028     0.709 r  llave/oC1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.709    descifrar/D[1]
    SLICE_X8Y46          FDRE                                         r  descifrar/oC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.823     1.996    descifrar/CLK
    SLICE_X8Y46          FDRE                                         r  descifrar/oC1_reg[1]/C

Slack:                    inf
  Source:                 iV1[13]
                            (input port)
  Destination:            descifrar/oC1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.168ns (23.521%)  route 0.547ns (76.479%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H26                                               0.000     0.000 r  iV1[13] (IN)
                         net (fo=0)                   0.000     0.000    iV1[13]
    H26                                                               r  iV1_IBUF[13]_inst/I
    H26                  IBUF (Prop_ibuf_I_O)         0.140     0.140 r  iV1_IBUF[13]_inst/O
                         net (fo=2, routed)           0.547     0.687    llave/iV1_IBUF[13]
    SLICE_X8Y55                                                       r  llave/oC1[13]_i_1/I0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.028     0.715 r  llave/oC1[13]_i_1/O
                         net (fo=1, routed)           0.000     0.715    descifrar/D[13]
    SLICE_X8Y55          FDRE                                         r  descifrar/oC1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.751     1.924    descifrar/CLK
    SLICE_X8Y55          FDRE                                         r  descifrar/oC1_reg[13]/C

Slack:                    inf
  Source:                 iV1[0]
                            (input port)
  Destination:            descifrar/oC1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.165ns (23.017%)  route 0.553ns (76.983%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  iV1[0] (IN)
                         net (fo=0)                   0.000     0.000    iV1[0]
    L23                                                               r  iV1_IBUF[0]_inst/I
    L23                  IBUF (Prop_ibuf_I_O)         0.137     0.137 r  iV1_IBUF[0]_inst/O
                         net (fo=2, routed)           0.553     0.690    llave/iV1_IBUF[0]
    SLICE_X8Y46                                                       r  llave/oC1[0]_i_1__0/I0
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.028     0.718 r  llave/oC1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.718    descifrar/D[0]
    SLICE_X8Y46          FDRE                                         r  descifrar/oC1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.823     1.996    descifrar/CLK
    SLICE_X8Y46          FDRE                                         r  descifrar/oC1_reg[0]/C

Slack:                    inf
  Source:                 iV1[3]
                            (input port)
  Destination:            descifrar/oC1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.167ns (23.192%)  route 0.553ns (76.808%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K22                                               0.000     0.000 r  iV1[3] (IN)
                         net (fo=0)                   0.000     0.000    iV1[3]
    K22                                                               r  iV1_IBUF[3]_inst/I
    K22                  IBUF (Prop_ibuf_I_O)         0.139     0.139 r  iV1_IBUF[3]_inst/O
                         net (fo=2, routed)           0.553     0.693    llave/iV1_IBUF[3]
    SLICE_X7Y46                                                       r  llave/oC1[3]_i_1/I0
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.028     0.721 r  llave/oC1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.721    descifrar/D[3]
    SLICE_X7Y46          FDRE                                         r  descifrar/oC1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.854     2.027    descifrar/CLK
    SLICE_X7Y46          FDRE                                         r  descifrar/oC1_reg[3]/C

Slack:                    inf
  Source:                 iV1[2]
                            (input port)
  Destination:            descifrar/oC1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.158ns (21.811%)  route 0.568ns (78.189%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K23                                               0.000     0.000 r  iV1[2] (IN)
                         net (fo=0)                   0.000     0.000    iV1[2]
    K23                                                               r  iV1_IBUF[2]_inst/I
    K23                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  iV1_IBUF[2]_inst/O
                         net (fo=2, routed)           0.568     0.698    llave/iV1_IBUF[2]
    SLICE_X7Y46                                                       r  llave/oC1[2]_i_1/I0
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.028     0.726 r  llave/oC1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.726    descifrar/D[2]
    SLICE_X7Y46          FDRE                                         r  descifrar/oC1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.854     2.027    descifrar/CLK
    SLICE_X7Y46          FDRE                                         r  descifrar/oC1_reg[2]/C

Slack:                    inf
  Source:                 iV1[7]
                            (input port)
  Destination:            descifrar/oC1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.176ns (24.130%)  route 0.552ns (75.870%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  iV1[7] (IN)
                         net (fo=0)                   0.000     0.000    iV1[7]
    H22                                                               r  iV1_IBUF[7]_inst/I
    H22                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  iV1_IBUF[7]_inst/O
                         net (fo=2, routed)           0.552     0.699    llave/iV1_IBUF[7]
    SLICE_X5Y47                                                       r  llave/oC1[7]_i_1/I0
    SLICE_X5Y47          LUT3 (Prop_lut3_I0_O)        0.028     0.727 r  llave/oC1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.727    descifrar/D[7]
    SLICE_X5Y47          FDRE                                         r  descifrar/oC1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.855     2.028    descifrar/CLK
    SLICE_X5Y47          FDRE                                         r  descifrar/oC1_reg[7]/C

Slack:                    inf
  Source:                 iV1[18]
                            (input port)
  Destination:            descifrar/oC1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.171ns (23.338%)  route 0.561ns (76.662%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G25                                               0.000     0.000 r  iV1[18] (IN)
                         net (fo=0)                   0.000     0.000    iV1[18]
    G25                                                               r  iV1_IBUF[18]_inst/I
    G25                  IBUF (Prop_ibuf_I_O)         0.143     0.143 r  iV1_IBUF[18]_inst/O
                         net (fo=2, routed)           0.561     0.703    llave/iV1_IBUF[18]
    SLICE_X4Y51                                                       r  llave/oC1[18]_i_1/I0
    SLICE_X4Y51          LUT3 (Prop_lut3_I0_O)        0.028     0.731 r  llave/oC1[18]_i_1/O
                         net (fo=1, routed)           0.000     0.731    descifrar/D[18]
    SLICE_X4Y51          FDRE                                         r  descifrar/oC1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=542, routed)         0.783     1.956    descifrar/CLK
    SLICE_X4Y51          FDRE                                         r  descifrar/oC1_reg[18]/C





