[{"DBLP title": "MRAM PUF: Using Geometric and Resistive Variations in MRAM Cells.", "DBLP authors": ["Jayita Das", "Kevin Scott", "Sanjukta Bhanja"], "year": 2016, "doi": "https://doi.org/10.1145/2854154", "OA papers": [{"PaperId": "https://openalex.org/W2346684951", "PaperTitle": "MRAM PUF", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of South Florida": 3.0}, "Authors": ["Jayita Das", "Kevin Scott", "Sanjukta Bhanja"]}]}, {"DBLP title": "Emerging Technology-Based Design of Primitives for Hardware Security.", "DBLP authors": ["Yu Bi", "Kaveh Shamsi", "Jiann-Shiun Yuan", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli", "Xunzhao Yin", "Xiaobo Sharon Hu", "Michael T. Niemier", "Yier Jin"], "year": 2016, "doi": "https://doi.org/10.1145/2816818", "OA papers": [{"PaperId": "https://openalex.org/W1692694227", "PaperTitle": "Emerging Technology-Based Design of Primitives for Hardware Security", "Year": 2016, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"University of Central Florida": 4.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "University of Notre Dame": 3.0}, "Authors": ["Yu Bi", "Kaveh Shamsi", "Jiann-Shiun Yuan", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli", "Xunzhao Yin", "Xiaobo Sharon Hu", "Michael Niemier", "Yier Jin"]}]}, {"DBLP title": "Spintronic PUFs for Security, Trust, and Authentication.", "DBLP authors": ["Anirudh Iyengar", "Swaroop Ghosh", "Kenneth Ramclam", "Jae-Won Jang", "Cheng-Wei Lin"], "year": 2016, "doi": "https://doi.org/10.1145/2809781", "OA papers": [{"PaperId": "https://openalex.org/W2344167703", "PaperTitle": "Spintronic PUFs for Security, Trust, and Authentication", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of South Florida": 5.0}, "Authors": ["Anirudh Iyengar", "Swaroop Ghosh", "Kenneth Ramclam", "Jae Eun Jang", "Cheng-Wei Lin"]}]}, {"DBLP title": "STT-MRAM-Based PUF Architecture Exploiting Magnetic Tunnel Junction Fabrication-Induced Variability.", "DBLP authors": ["Elena Ioana Vatajelu", "Giorgio Di Natale", "Mario Barbareschi", "Lionel Torres", "Marco Indaco", "Paolo Prinetto"], "year": 2016, "doi": "https://doi.org/10.1145/2790302", "OA papers": [{"PaperId": "https://openalex.org/W2345348465", "PaperTitle": "STT-MRAM-Based PUF Architecture Exploiting Magnetic Tunnel Junction Fabrication-Induced Variability", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Polytechnic University of Turin": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0, "University of Naples Federico II": 1.0}, "Authors": ["Elena I. Vatajelu", "Giorgio Di Natale", "Mario Barbareschi", "Lionel Torres", "Marco Indaco", "Paolo Prinetto"]}]}, {"DBLP title": "A Survey on Chip to System Reverse Engineering.", "DBLP authors": ["Shahed E. Quadir", "Junlin Chen", "Domenic Forte", "Navid Asadizanjani", "Sina Shahbazmohamadi", "Lei Wang", "John A. Chandy", "Mark M. Tehranipoor"], "year": 2016, "doi": "https://doi.org/10.1145/2755563", "OA papers": [{"PaperId": "https://openalex.org/W2336864643", "PaperTitle": "A Survey on Chip to System Reverse Engineering", "Year": 2016, "CitationCount": 153, "EstimatedCitation": 153, "Affiliations": {"University of Connecticut": 8.0}, "Authors": ["Shahed Enamul Quadir", "Junhua Chen", "Domenic Forte", "Navid Asadizanjani", "Sina Shahbazmohamadi", "Lei Wang", "Chandy C. John", "Mark Tehranipoor"]}]}, {"DBLP title": "Frontside Versus Backside Laser Injection: A Comparative Study.", "DBLP authors": ["Stephan De Castro", "Jean-Max Dutertre", "Bruno Rouzeyre", "Giorgio Di Natale", "Marie-Lise Flottes"], "year": 2016, "doi": "https://doi.org/10.1145/2845999", "OA papers": [{"PaperId": "https://openalex.org/W2557581627", "PaperTitle": "Frontside Versus Backside Laser Injection", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 4.0, "ENSMSE, LSAS, CMP Gardanne": 1.0}, "Authors": ["Stephan De Castro", "Jean-Max Dutertre", "Bruno Rouzeyre", "Giorgio Di Natale", "Marie-Lise Flottes"]}]}, {"DBLP title": "A Fault-Based Secret Key Retrieval Method for ECDSA: Analysis and Countermeasure.", "DBLP authors": ["Alessandro Barenghi", "Guido Marco Bertoni", "Luca Breveglieri", "Gerardo Pelosi", "Stefano Sanfilippo", "Ruggero Susella"], "year": 2016, "doi": "https://doi.org/10.1145/2767132", "OA papers": [{"PaperId": "https://openalex.org/W2341538571", "PaperTitle": "A Fault-Based Secret Key Retrieval Method for ECDSA", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Politecnico di Milano": 4.0, "STMicroelectronics Agrate Brianza, Italy": 2.0}, "Authors": ["Alessandro Barenghi", "Guido Bertoni", "Luca Breveglieri", "Gerardo Pelosi", "Stefano Sanfilippo", "Ruggero Susella"]}]}, {"DBLP title": "Beat Frequency Detector-Based High-Speed True Random Number Generators: Statistical Modeling and Analysis.", "DBLP authors": ["Yingjie Lao", "Qianying Tang", "Chris H. Kim", "Keshab K. Parhi"], "year": 2016, "doi": "https://doi.org/10.1145/2866574", "OA papers": [{"PaperId": "https://openalex.org/W2338778612", "PaperTitle": "Beat Frequency Detector--Based High-Speed True Random Number Generators", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Minnesota": 4.0}, "Authors": ["Yingjie Lao", "Qianying Tang", "Chris H. Kim", "Keshab K. Parhi"]}]}, {"DBLP title": "Real-Time Anomaly Detection Framework for Many-Core Router through Machine-Learning Techniques.", "DBLP authors": ["Amey M. Kulkarni", "Youngok K. Pino", "Matthew French", "Tinoosh Mohsenin"], "year": 2016, "doi": "https://doi.org/10.1145/2827699", "OA papers": [{"PaperId": "https://openalex.org/W2442112158", "PaperTitle": "Real-Time Anomaly Detection Framework for Many-Core Router through Machine-Learning Techniques", "Year": 2016, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Maryland, Baltimore County": 2.0, "University of Southern California": 2.0}, "Authors": ["Amey Kulkarni", "Youngok Pino", "Matthew French", "Tinoosh Mohsenin"]}]}, {"DBLP title": "Gates vs. Splitters: Contradictory Optimization Objectives in the Synthesis of Optical Circuits.", "DBLP authors": ["Arighna Deb", "Robert Wille", "Oliver Kesz\u00f6cze", "Stefan Hillmich", "Rolf Drechsler"], "year": 2016, "doi": "https://doi.org/10.1145/2904445", "OA papers": [{"PaperId": "https://openalex.org/W2444059250", "PaperTitle": "Gates vs. Splitters", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Bremen": 4.0, "Johannes Kepler University of Linz": 1.0}, "Authors": ["Arighna Deb", "Robert Wille", "Oliver Keszocze", "Stefan Hillmich", "Rolf Drechsler"]}]}, {"DBLP title": "A Simplified Phase Model for Simulation of Oscillator-Based Computing Systems.", "DBLP authors": ["Yan Fang", "Victor V. Yashin", "Brandon B. Jennings", "Donald M. Chiarulli", "Steven P. Levitan"], "year": 2016, "doi": "https://doi.org/10.1145/2976743", "OA papers": [{"PaperId": "https://openalex.org/W2558381285", "PaperTitle": "A Simplified Phase Model for Simulation of Oscillator-Based Computing Systems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Pittsburgh": 5.0}, "Authors": ["Yan Fang", "Victor V. Yashin", "Brandon T. Jennings", "Donald M. Chiarulli", "Steven P. Levitan"]}]}, {"DBLP title": "A Fine-Grain, Uniform, Energy-Efficient Delay Element for 2-Phase Bundled-Data Circuits.", "DBLP authors": ["Ajay Singhvi", "Matheus T. Moreira", "Ramy N. Tadros", "Ney Laert Vilar Calazans", "Peter A. Beerel"], "year": 2016, "doi": "https://doi.org/10.1145/2948067", "OA papers": [{"PaperId": "https://openalex.org/W2550665785", "PaperTitle": "A Fine-Grain, Uniform, Energy-Efficient Delay Element for 2-Phase Bundled-Data Circuits", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Stanford University": 1.0, "Pontifical Catholic University of Rio Grande do Sul": 2.0, "University of Southern California": 1.0, "Southern California University for Professional Studies": 1.0}, "Authors": ["Ajay Singhvi", "Matheus T. Moreira", "Ramy N. Tadros", "Ney Calazans", "Peter A. Beerel"]}]}, {"DBLP title": "A Fault-Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors.", "DBLP authors": ["Hassan Ghasemzadeh Mohammadi", "Pierre-Emmanuel Gaillardon", "Jian Zhang", "Giovanni De Micheli", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2016, "doi": "https://doi.org/10.1145/2988234", "OA papers": [{"PaperId": "https://openalex.org/W2557793041", "PaperTitle": "A Fault-Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "University of Utah": 1.0, "Polytechnic University of Turin": 2.0}, "Authors": ["Hassan Mohammadi", "Pierre-Emmanuel Gaillardon", "Jian Zhang", "Giovanni De Micheli", "Ernesto Sanchez", "Matteo Sonza Reorda"]}]}, {"DBLP title": "Non-Volatile Processor Based on MRAM for Ultra-Low-Power IoT Devices.", "DBLP authors": ["Sophiane Senni", "Lionel Torres", "Gilles Sassatelli", "Abdoulaye Gamati\u00e9"], "year": 2016, "doi": "https://doi.org/10.1145/3001936", "OA papers": [{"PaperId": "https://openalex.org/W2557257858", "PaperTitle": "Non-Volatile Processor Based on MRAM for Ultra-Low-Power IoT Devices", "Year": 2016, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0, "University of Montpellier": 2.0}, "Authors": ["Sophiane Senni", "Lionel Torres", "Gilles Sassatelli", "Abdoulaye Gamati\u00e9"]}]}, {"DBLP title": "Yield, Area, and Energy Optimization in STT-MRAMs Using Failure-Aware ECC.", "DBLP authors": ["Zoha Pajouhi", "Xuanyao Fong", "Anand Raghunathan", "Kaushik Roy"], "year": 2016, "doi": "https://doi.org/10.1145/2934685", "OA papers": [{"PaperId": "https://openalex.org/W2283769046", "PaperTitle": "Yield, Area, and Energy Optimization in STT-MRAMs Using Failure-Aware ECC", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Purdue University System": 4.0}, "Authors": ["Zoha Pajouhi", "Xuanyao Fong", "Anand Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "Optimized Standard Cells for All-Spin Logic.", "DBLP authors": ["Meghna G. Mankalale", "Sachin S. Sapatnekar"], "year": 2016, "doi": "https://doi.org/10.1145/2967612", "OA papers": [{"PaperId": "https://openalex.org/W2548937856", "PaperTitle": "Optimized Standard Cells for All-Spin Logic", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Minnesota System": 2.0}, "Authors": ["Meghna G. Mankalale", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "System-Level Design to Detect Fault Injection Attacks on Embedded Real-Time Applications.", "DBLP authors": ["Wei Jiang", "Liang Wen", "Ke Jiang", "Xia Zhang", "Xiong Pan", "Keran Zhou"], "year": 2016, "doi": "https://doi.org/10.1145/2967611", "OA papers": [{"PaperId": "https://openalex.org/W2548632561", "PaperTitle": "System-Level Design to Detect Fault Injection Attacks on Embedded Real-Time Applications", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Electronic Science and Technology of China": 4.0, "\u00c5F (Sweden)": 1.0, "University of Texas at Dallas": 1.0}, "Authors": ["Wei Jiang", "Liang Wen", "Ke Jiang", "Xiaoguang Zhang", "Xiong Pan", "Keran Zhou"]}]}, {"DBLP title": "Asymmetric Underlapped FinFETs for Near- and Super-Threshold Logic at Sub-10nm Technology Nodes.", "DBLP authors": ["A. Arun Goud", "Rangharajan Venkatesan", "Anand Raghunathan", "Kaushik Roy"], "year": 2016, "doi": "https://doi.org/10.1145/2967615", "OA papers": [{"PaperId": "https://openalex.org/W2546837698", "PaperTitle": "Asymmetric Underlapped FinFETs for Near- and Super-Threshold Logic at Sub-10nm Technology Nodes", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["A. Arun Goud", "Rangharajan Venkatesan", "Anand Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "Electro-Photonic NoC Designs for Kilocore Systems.", "DBLP authors": ["Jos\u00e9 L. Abell\u00e1n", "Chao Chen", "Ajay Joshi"], "year": 2016, "doi": "https://doi.org/10.1145/2967614", "OA papers": [{"PaperId": "https://openalex.org/W2547515966", "PaperTitle": "Electro-Photonic NoC Designs for Kilocore Systems", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Universidad Cat\u00f3lica San Antonio de Murcia": 1.0, "Boston University": 2.0}, "Authors": ["Jos\u00e9 L. Abell\u00e1n", "Chao Chen", "Ajay Joshi"]}]}, {"DBLP title": "Ultra-low-leakage, Robust FinFET SRAM Design Using Multiparameter Asymmetric FinFETs.", "DBLP authors": ["Abdullah Guler", "Niraj K. Jha"], "year": 2016, "doi": "https://doi.org/10.1145/2988233", "OA papers": [{"PaperId": "https://openalex.org/W2553781108", "PaperTitle": "Ultra-low-leakage, Robust FinFET SRAM Design Using Multiparameter Asymmetric FinFETs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Abdullah Guler", "Niraj K. Jha"]}]}, {"DBLP title": "Shielding STT-RAM Based Register Files on GPUs against Read Disturbance.", "DBLP authors": ["Hang Zhang", "Xuhao Chen", "Nong Xiao", "Lei Wang", "Fang Liu", "Wei Chen", "Zhiguang Chen"], "year": 2016, "doi": "https://doi.org/10.1145/2996191", "OA papers": [{"PaperId": "https://openalex.org/W2547755356", "PaperTitle": "Shielding STT-RAM Based Register Files on GPUs against Read Disturbance", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National University of Defense Technology": 6.5, "Sun Yat-sen University": 0.5}, "Authors": ["Hang Zhang", "Xuhao Chen", "Nong Xiao", "Lei Wang", "Fang Liu", "Wei Chen", "Zhiguang Chen"]}]}, {"DBLP title": "Source Authentication Techniques for Network-on-Chip Router Configuration Packets.", "DBLP authors": ["Arnab Kumar Biswas"], "year": 2016, "doi": "https://doi.org/10.1145/2996194", "OA papers": [{"PaperId": "https://openalex.org/W2550105984", "PaperTitle": "Source Authentication Techniques for Network-on-Chip Router Configuration Packets", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Science Bangalore": 1.0}, "Authors": ["Arnab Kumar Biswas"]}]}, {"DBLP title": "A Survey of Techniques for Architecting Processor Components Using Domain-Wall Memory.", "DBLP authors": ["Sparsh Mittal"], "year": 2016, "doi": "https://doi.org/10.1145/2994550", "OA papers": [{"PaperId": "https://openalex.org/W2517842268", "PaperTitle": "A Survey of Techniques for Architecting Processor Components Using Domain-Wall Memory", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Oak Ridge National Laboratory": 1.0}, "Authors": ["Sparsh Mittal"]}]}, {"DBLP title": "Exploiting Idle Hardware to Provide Low Overhead Fault Tolerance for VLIW Processors.", "DBLP authors": ["Anderson L. Sartor", "Arthur Francisco Lorenzon", "Luigi Carro", "Fernanda Lima Kastensmidt", "Stephan Wong", "Antonio C. S. Beck"], "year": 2016, "doi": "https://doi.org/10.1145/3001935", "OA papers": [{"PaperId": "https://openalex.org/W2570962028", "PaperTitle": "Exploiting Idle Hardware to Provide Low Overhead Fault Tolerance for VLIW Processors", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Federal University of Rio Grande do Sul": 5.0, "Delft University of Technology": 1.0}, "Authors": ["Anderson L. Sartor", "Arthur Francisco Lorenzon", "Luigi Carro", "Fernanda Lima Kastensmidt", "Stephan Wong", "Antonio Carlos Schneider Beck"]}]}, {"DBLP title": "Monolayer Transistor SRAMs: Toward Low-Power, Denser Memory Systems.", "DBLP authors": ["Joydeep Rakshit", "Kartik Mohanram", "Runlai Wan", "Kai Tak Lam", "Jing Guo"], "year": 2016, "doi": "https://doi.org/10.1145/2967613", "OA papers": [{"PaperId": "https://openalex.org/W2592220727", "PaperTitle": "Monolayer Transistor SRAMs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pittsburgh": 2.0, "University of Florida": 3.0}, "Authors": ["Joydeep Rakshit", "Kartik Mohanram", "Runlai Wan", "Kai-Tak Lam", "Jing Guo"]}]}, {"DBLP title": "Alleviate Chip Pin Constraint for Multicore Processor by On/Off-Chip Power Delivery System Codesign.", "DBLP authors": ["Xuan Wang", "Jiang Xu", "Zhe Wang", "Haoran Li", "Peng Yang", "Luan H. K. Duong", "Rafael K. V. Maeda", "Zhifei Wang"], "year": 2016, "doi": "https://doi.org/10.1145/2914791", "OA papers": [{"PaperId": "https://openalex.org/W2591911176", "PaperTitle": "Alleviate Chip Pin Constraint for Multicore Processor by On/Off-Chip Power Delivery System Codesign", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hong Kong University of Science and Technology": 7.0}, "Authors": ["Xuan Wang", "Jiang Xu", "Zhe Wang", "Hao Li", "Peng Yang", "Luan H. K. Duong", "Rafael K. V. Maeda"]}]}, {"DBLP title": "One-Step Sneak-Path Free Read Scheme for Resistive Crossbar Memory.", "DBLP authors": ["Yao Wang", "Liang Rong", "Haibo Wang", "Guangjun Wen"], "year": 2016, "doi": "https://doi.org/10.1145/3012002", "OA papers": [{"PaperId": "https://openalex.org/W2583504751", "PaperTitle": "One-Step Sneak-Path Free Read Scheme for Resistive Crossbar Memory", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Electronic Science and Technology of China": 3.0, "Southern Illinois University Carbondale": 1.0}, "Authors": ["Yao Wang", "Liang Rong", "Haibo Wang", "Guangjun Wen"]}]}]