{
  "design": {
    "design_info": {
      "boundary_crc": "0x821BB5FACD6B3D64",
      "device": "xc7z007sclg400-1",
      "gen_directory": "../../../../project_7.4.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1.1",
      "validated": "true"
    },
    "design_tree": {
      "PIPO_0": "",
      "MUX_0": ""
    },
    "ports": {
      "I": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "load": {
        "direction": "I"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "O": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "sel": {
        "direction": "I"
      }
    },
    "components": {
      "PIPO_0": {
        "vlnv": "xilinx.com:module_ref:PIPO:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_PIPO_0_0",
        "xci_path": "ip\\design_1_PIPO_0_0\\design_1_PIPO_0_0.xci",
        "inst_hier_path": "PIPO_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PIPO",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk",
                "value_src": "default_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "I": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "O": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "MUX_0": {
        "vlnv": "xilinx.com:module_ref:MUX:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_MUX_0_0",
        "xci_path": "ip\\design_1_MUX_0_0\\design_1_MUX_0_0.xci",
        "inst_hier_path": "MUX_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MUX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "I0": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "I1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "SEL": {
            "direction": "I"
          },
          "O": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "MUX_0_O": {
        "ports": [
          "MUX_0/O",
          "O"
        ]
      },
      "Net": {
        "ports": [
          "I",
          "PIPO_0/I",
          "MUX_0/I0"
        ]
      },
      "PIPO_0_O": {
        "ports": [
          "PIPO_0/O",
          "MUX_0/I1"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "PIPO_0/clk"
        ]
      },
      "load_1": {
        "ports": [
          "load",
          "PIPO_0/load"
        ]
      },
      "sel_1": {
        "ports": [
          "sel",
          "MUX_0/SEL"
        ]
      }
    }
  }
}