{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 02 15:19:05 2022 " "Info: Processing started: Sat Apr 02 15:19:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_1\[0\] " "Info: Assuming node \"GPIO_1\[0\]\" is an undefined clock" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "63 " "Warning: Found 63 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 944 1008 -24 "inst19" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.reset1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.reset1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.reset1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr82~0 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr82~0\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr82~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~5 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~5\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmpeq1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmpeq1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmpeq1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.incPC " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.incPC\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.incPC" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadI2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadI2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadI2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.and4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.and4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.and4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.or4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.or4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.or4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.xor4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.xor4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.xor4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.add4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.add4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.add4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotl2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotl2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotl2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.not4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.not4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.not4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.dec4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.dec4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.dec4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotr2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotr2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotr2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.move2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.move2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.move2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.inc4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.inc4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.inc4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftl2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftl2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftl2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftr2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftr2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftr2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.not2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.not2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.not2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.add3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.add3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.add3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.and3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.and3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.and3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotr1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotr1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotr1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.dec2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.dec2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.dec2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.xor3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.xor3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.xor3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.or3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.or3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.or3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftl1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftl1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftl1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotl1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotl1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotl1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftr1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftr1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftr1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.move1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.move1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.move1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.sub3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.sub3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.sub3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmplt1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmplt1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmplt1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmplte1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmplte1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmplte1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmpgt1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmpgt1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmpgt1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmp1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmp1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmp1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~0 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~0\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|Selector72~2 " "Info: Detected gated clock \"CONTRLA:inst5\|Selector72~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|Selector72~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.sub4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.sub4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.sub4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr75~2 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr75~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr75~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr75~1 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr75~1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr75~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.incPc3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.incPc3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.incPc3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.reset3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.reset3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.reset3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadPc2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadPc2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadPc2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.load3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.load3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.load3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadI6 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadI6\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadI6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~2 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.inc2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.inc2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.inc2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~3 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REGT_V:inst11\|v1\[11\]~0 " "Info: Detected gated clock \"REGT_V:inst11\|v1\[11\]~0\" as buffer" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 19 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REGT_V:inst11\|v1\[11\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.in3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.in3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.in3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.in2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.in2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.in2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~1 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr75~3 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr75~3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr75~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~4 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst25\|inst1 " "Info: Detected ripple clock \"STEP2:inst25\|inst1\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst25\|inst2 " "Info: Detected ripple clock \"STEP2:inst25\|inst2\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 560 624 248 "inst2" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.out2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.out2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.out2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.out1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.out1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.out1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP2:inst25\|inst3 " "Info: Detected gated clock \"STEP2:inst25\|inst3\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst25\|inst " "Info: Detected ripple clock \"STEP2:inst25\|inst\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50 register REG16A_V:inst2\|c_out\[3\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[15\] 2.975 ns " "Info: Slack time is 2.975 ns for clock \"iCLK_50\" between source register \"REG16A_V:inst2\|c_out\[3\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "58.74 MHz 17.025 ns " "Info: Fmax is 58.74 MHz (period= 17.025 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.519 ns + Largest register register " "Info: + Largest register to register requirement is 12.519 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.267 ns + Largest " "Info: + Largest clock skew is -7.267 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.806 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50\" to destination register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 819 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 819; COMB Node = 'iCLK_50~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.537 ns) 2.806 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[15\] 3 REG LCFF_X75_Y41_N1 3 " "Info: 3: + IC(1.198 ns) + CELL(0.537 ns) = 2.806 ns; Loc. = LCFF_X75_Y41_N1; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.735 ns" { iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.31 % ) " "Info: Total cell delay = 1.496 ns ( 53.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.310 ns ( 46.69 % ) " "Info: Total interconnect delay = 1.310 ns ( 46.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.806 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.806 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] {} } { 0.000ns 0.000ns 0.112ns 1.198ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 10.073 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 10.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(0.149 ns) 3.670 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X76_Y40_N22 3 " "Info: 2: + IC(2.562 ns) + CELL(0.149 ns) = 3.670 ns; Loc. = LCCOMB_X76_Y40_N22; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.711 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.787 ns) 4.694 ns STEP2:inst25\|inst1 3 REG LCFF_X76_Y40_N3 9 " "Info: 3: + IC(0.237 ns) + CELL(0.787 ns) = 4.694 ns; Loc. = LCFF_X76_Y40_N3; Fanout = 9; REG Node = 'STEP2:inst25\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.024 ns" { STEP2:inst25|inst3 STEP2:inst25|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.271 ns) 6.495 ns inst21 4 COMB LCCOMB_X91_Y44_N28 1 " "Info: 4: + IC(1.530 ns) + CELL(0.271 ns) = 6.495 ns; Loc. = LCCOMB_X91_Y44_N28; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.801 ns" { STEP2:inst25|inst1 inst21 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 8.316 ns inst21~clkctrl 5 COMB CLKCTRL_G7 11 " "Info: 5: + IC(1.821 ns) + CELL(0.000 ns) = 8.316 ns; Loc. = CLKCTRL_G7; Fanout = 11; COMB Node = 'inst21~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.821 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.537 ns) 10.073 ns REG16A_V:inst2\|c_out\[3\] 6 REG LCFF_X82_Y40_N13 1 " "Info: 6: + IC(1.220 ns) + CELL(0.537 ns) = 10.073 ns; Loc. = LCFF_X82_Y40_N13; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.757 ns" { inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.703 ns ( 26.83 % ) " "Info: Total cell delay = 2.703 ns ( 26.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.370 ns ( 73.17 % ) " "Info: Total interconnect delay = 7.370 ns ( 73.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.073 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.073 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.562ns 0.237ns 1.530ns 1.821ns 1.220ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.806 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.806 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] {} } { 0.000ns 0.000ns 0.112ns 1.198ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.073 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.073 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.562ns 0.237ns 1.530ns 1.821ns 1.220ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.806 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.806 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] {} } { 0.000ns 0.000ns 0.112ns 1.198ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.073 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.073 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.562ns 0.237ns 1.530ns 1.821ns 1.220ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.544 ns - Longest register register " "Info: - Longest register to register delay is 9.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[3\] 1 REG LCFF_X82_Y40_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X82_Y40_N13; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns CONTRLA:inst5\|Selector72~3 2 COMB LCCOMB_X82_Y40_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X82_Y40_N12; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector72~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.149 ns) 0.727 ns CONTRLA:inst5\|Selector72~4 3 COMB LCCOMB_X82_Y40_N8 57 " "Info: 3: + IC(0.255 ns) + CELL(0.149 ns) = 0.727 ns; Loc. = LCCOMB_X82_Y40_N8; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector72~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.437 ns) 1.998 ns REG_AR7:inst8\|ramdata~178 4 COMB LCCOMB_X82_Y37_N10 1 " "Info: 4: + IC(0.834 ns) + CELL(0.437 ns) = 1.998 ns; Loc. = LCCOMB_X82_Y37_N10; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~178'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.271 ns" { CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~178 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.438 ns) 2.893 ns REG_AR7:inst8\|ramdata~179 5 COMB LCCOMB_X83_Y37_N10 1 " "Info: 5: + IC(0.457 ns) + CELL(0.438 ns) = 2.893 ns; Loc. = LCCOMB_X83_Y37_N10; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~179'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.895 ns" { REG_AR7:inst8|ramdata~178 REG_AR7:inst8|ramdata~179 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.416 ns) 4.037 ns REG_AR7:inst8\|ramdata~180 6 COMB LCCOMB_X82_Y38_N8 3 " "Info: 6: + IC(0.728 ns) + CELL(0.416 ns) = 4.037 ns; Loc. = LCCOMB_X82_Y38_N8; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~180'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.144 ns" { REG_AR7:inst8|ramdata~179 REG_AR7:inst8|ramdata~180 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.271 ns) 5.066 ns REGT_V:inst11\|c_out\[9\]~25 7 COMB LCCOMB_X82_Y41_N20 22 " "Info: 7: + IC(0.758 ns) + CELL(0.271 ns) = 5.066 ns; Loc. = LCCOMB_X82_Y41_N20; Fanout = 22; COMB Node = 'REGT_V:inst11\|c_out\[9\]~25'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.029 ns" { REG_AR7:inst8|ramdata~180 REGT_V:inst11|c_out[9]~25 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.388 ns) 6.427 ns ALU_V:inst1\|Mux6~8 8 COMB LCCOMB_X77_Y41_N24 1 " "Info: 8: + IC(0.973 ns) + CELL(0.388 ns) = 6.427 ns; Loc. = LCCOMB_X77_Y41_N24; Fanout = 1; COMB Node = 'ALU_V:inst1\|Mux6~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.361 ns" { REGT_V:inst11|c_out[9]~25 ALU_V:inst1|Mux6~8 } "NODE_NAME" } } { "ALU_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/ALU_V.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 7.128 ns ALU_V:inst1\|Mux6~7 9 COMB LCCOMB_X77_Y41_N26 1 " "Info: 9: + IC(0.263 ns) + CELL(0.438 ns) = 7.128 ns; Loc. = LCCOMB_X77_Y41_N26; Fanout = 1; COMB Node = 'ALU_V:inst1\|Mux6~7'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.701 ns" { ALU_V:inst1|Mux6~8 ALU_V:inst1|Mux6~7 } "NODE_NAME" } } { "ALU_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/ALU_V.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.420 ns) 8.209 ns ALU_V:inst1\|Add0~92 10 COMB LCCOMB_X79_Y41_N28 1 " "Info: 10: + IC(0.661 ns) + CELL(0.420 ns) = 8.209 ns; Loc. = LCCOMB_X79_Y41_N28; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~92'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.081 ns" { ALU_V:inst1|Mux6~7 ALU_V:inst1|Add0~92 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.149 ns) 9.050 ns ALU_V:inst1\|Add0~93 11 COMB LCCOMB_X75_Y41_N28 6 " "Info: 11: + IC(0.692 ns) + CELL(0.149 ns) = 9.050 ns; Loc. = LCCOMB_X75_Y41_N28; Fanout = 6; COMB Node = 'ALU_V:inst1\|Add0~93'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.841 ns" { ALU_V:inst1|Add0~92 ALU_V:inst1|Add0~93 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.149 ns) 9.460 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[15\]~feeder 12 COMB LCCOMB_X75_Y41_N0 1 " "Info: 12: + IC(0.261 ns) + CELL(0.149 ns) = 9.460 ns; Loc. = LCCOMB_X75_Y41_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[15\]~feeder'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~93 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.544 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[15\] 13 REG LCFF_X75_Y41_N1 3 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 9.544 ns; Loc. = LCFF_X75_Y41_N1; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.662 ns ( 38.37 % ) " "Info: Total cell delay = 3.662 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.882 ns ( 61.63 % ) " "Info: Total interconnect delay = 5.882 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.544 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~178 REG_AR7:inst8|ramdata~179 REG_AR7:inst8|ramdata~180 REGT_V:inst11|c_out[9]~25 ALU_V:inst1|Mux6~8 ALU_V:inst1|Mux6~7 ALU_V:inst1|Add0~92 ALU_V:inst1|Add0~93 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.544 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~178 {} REG_AR7:inst8|ramdata~179 {} REG_AR7:inst8|ramdata~180 {} REGT_V:inst11|c_out[9]~25 {} ALU_V:inst1|Mux6~8 {} ALU_V:inst1|Mux6~7 {} ALU_V:inst1|Add0~92 {} ALU_V:inst1|Add0~93 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] {} } { 0.000ns 0.000ns 0.255ns 0.834ns 0.457ns 0.728ns 0.758ns 0.973ns 0.263ns 0.661ns 0.692ns 0.261ns 0.000ns } { 0.000ns 0.323ns 0.149ns 0.437ns 0.438ns 0.416ns 0.271ns 0.388ns 0.438ns 0.420ns 0.149ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.806 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.806 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] {} } { 0.000ns 0.000ns 0.112ns 1.198ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.073 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.073 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.562ns 0.237ns 1.530ns 1.821ns 1.220ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.271ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.544 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~178 REG_AR7:inst8|ramdata~179 REG_AR7:inst8|ramdata~180 REGT_V:inst11|c_out[9]~25 ALU_V:inst1|Mux6~8 ALU_V:inst1|Mux6~7 ALU_V:inst1|Add0~92 ALU_V:inst1|Add0~93 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.544 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~178 {} REG_AR7:inst8|ramdata~179 {} REG_AR7:inst8|ramdata~180 {} REGT_V:inst11|c_out[9]~25 {} ALU_V:inst1|Mux6~8 {} ALU_V:inst1|Mux6~7 {} ALU_V:inst1|Add0~92 {} ALU_V:inst1|Add0~93 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15] {} } { 0.000ns 0.000ns 0.255ns 0.834ns 0.457ns 0.728ns 0.758ns 0.973ns 0.263ns 0.661ns 0.692ns 0.261ns 0.000ns } { 0.000ns 0.323ns 0.149ns 0.437ns 0.438ns 0.416ns 0.271ns 0.388ns 0.438ns 0.420ns 0.149ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "GPIO_1\[0\] register CONTRLA:inst5\|current_state.sub3 register REGT_V:inst11\|v1\[13\] 3.84 us " "Info: Slack time is 3.84 us for clock \"GPIO_1\[0\]\" between source register \"CONTRLA:inst5\|current_state.sub3\" and destination register \"REGT_V:inst11\|v1\[13\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "52.8 MHz 18.938 ns " "Info: Fmax is 52.8 MHz (period= 18.938 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3853.850 ns + Largest register register " "Info: + Largest register to register requirement is 3853.850 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "3849.018 ns + " "Info: + Setup relationship between source and destination is 3849.018 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_1\[0\] 250000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_1\[0\]\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3849.018 ns " "Info: - Launch edge is -3849.018 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_1\[0\] 250000.000 ns -3849.018 ns inverted 50 " "Info: Clock period of Source clock \"GPIO_1\[0\]\" is 250000.000 ns with inverted offset of -3849.018 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.046 ns + Largest " "Info: + Largest clock skew is 5.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 7.964 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 7.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.787 ns) 3.168 ns CONTRLA:inst5\|current_state.jmplte1 2 REG LCFF_X76_Y40_N7 2 " "Info: 2: + IC(1.529 ns) + CELL(0.787 ns) = 3.168 ns; Loc. = LCFF_X76_Y40_N7; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.jmplte1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.316 ns" { GPIO_1[0] CONTRLA:inst5|current_state.jmplte1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.150 ns) 3.629 ns CONTRLA:inst5\|WideOr6~1 3 COMB LCCOMB_X76_Y40_N18 6 " "Info: 3: + IC(0.311 ns) + CELL(0.150 ns) = 3.629 ns; Loc. = LCCOMB_X76_Y40_N18; Fanout = 6; COMB Node = 'CONTRLA:inst5\|WideOr6~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.461 ns" { CONTRLA:inst5|current_state.jmplte1 CONTRLA:inst5|WideOr6~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.393 ns) 4.286 ns inst20 4 COMB LCCOMB_X76_Y40_N24 1 " "Info: 4: + IC(0.264 ns) + CELL(0.393 ns) = 4.286 ns; Loc. = LCCOMB_X76_Y40_N24; Fanout = 1; COMB Node = 'inst20'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.657 ns" { CONTRLA:inst5|WideOr6~1 inst20 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.000 ns) 6.199 ns inst20~clkctrl 5 COMB CLKCTRL_G6 16 " "Info: 5: + IC(1.913 ns) + CELL(0.000 ns) = 6.199 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'inst20~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.913 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.537 ns) 7.964 ns REGT_V:inst11\|v1\[13\] 6 REG LCFF_X81_Y41_N5 1 " "Info: 6: + IC(1.228 ns) + CELL(0.537 ns) = 7.964 ns; Loc. = LCFF_X81_Y41_N5; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.765 ns" { inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.719 ns ( 34.14 % ) " "Info: Total cell delay = 2.719 ns ( 34.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.245 ns ( 65.86 % ) " "Info: Total interconnect delay = 5.245 ns ( 65.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.964 ns" { GPIO_1[0] CONTRLA:inst5|current_state.jmplte1 CONTRLA:inst5|WideOr6~1 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.964 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.jmplte1 {} CONTRLA:inst5|WideOr6~1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 1.529ns 0.311ns 0.264ns 1.913ns 1.228ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 2.918 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_1\[0\]\" to source register is 2.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.537 ns) 2.918 ns CONTRLA:inst5\|current_state.sub3 2 REG LCFF_X75_Y40_N21 4 " "Info: 2: + IC(1.529 ns) + CELL(0.537 ns) = 2.918 ns; Loc. = LCFF_X75_Y40_N21; Fanout = 4; REG Node = 'CONTRLA:inst5\|current_state.sub3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.066 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 47.60 % ) " "Info: Total cell delay = 1.389 ns ( 47.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.529 ns ( 52.40 % ) " "Info: Total interconnect delay = 1.529 ns ( 52.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.918 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub3 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.918 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.sub3 {} } { 0.000ns 0.000ns 1.529ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.964 ns" { GPIO_1[0] CONTRLA:inst5|current_state.jmplte1 CONTRLA:inst5|WideOr6~1 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.964 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.jmplte1 {} CONTRLA:inst5|WideOr6~1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 1.529ns 0.311ns 0.264ns 1.913ns 1.228ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.918 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub3 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.918 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.sub3 {} } { 0.000ns 0.000ns 1.529ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.964 ns" { GPIO_1[0] CONTRLA:inst5|current_state.jmplte1 CONTRLA:inst5|WideOr6~1 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.964 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.jmplte1 {} CONTRLA:inst5|WideOr6~1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 1.529ns 0.311ns 0.264ns 1.913ns 1.228ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.918 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub3 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.918 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.sub3 {} } { 0.000ns 0.000ns 1.529ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.301 ns - Longest register register " "Info: - Longest register to register delay is 14.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CONTRLA:inst5\|current_state.sub3 1 REG LCFF_X75_Y40_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X75_Y40_N21; Fanout = 4; REG Node = 'CONTRLA:inst5\|current_state.sub3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.sub3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.398 ns) 2.015 ns CONTRLA:inst5\|WideOr85~0 2 COMB LCCOMB_X83_Y40_N2 1 " "Info: 2: + IC(1.617 ns) + CELL(0.398 ns) = 2.015 ns; Loc. = LCCOMB_X83_Y40_N2; Fanout = 1; COMB Node = 'CONTRLA:inst5\|WideOr85~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { CONTRLA:inst5|current_state.sub3 CONTRLA:inst5|WideOr85~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.388 ns) 2.650 ns CONTRLA:inst5\|WideOr85~1 3 COMB LCCOMB_X83_Y40_N20 3 " "Info: 3: + IC(0.247 ns) + CELL(0.388 ns) = 2.650 ns; Loc. = LCCOMB_X83_Y40_N20; Fanout = 3; COMB Node = 'CONTRLA:inst5\|WideOr85~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.635 ns" { CONTRLA:inst5|WideOr85~0 CONTRLA:inst5|WideOr85~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.419 ns) 3.527 ns CONTRLA:inst5\|Selector72~3 4 COMB LCCOMB_X82_Y40_N12 1 " "Info: 4: + IC(0.458 ns) + CELL(0.419 ns) = 3.527 ns; Loc. = LCCOMB_X82_Y40_N12; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector72~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.877 ns" { CONTRLA:inst5|WideOr85~1 CONTRLA:inst5|Selector72~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.149 ns) 3.931 ns CONTRLA:inst5\|Selector72~4 5 COMB LCCOMB_X82_Y40_N8 57 " "Info: 5: + IC(0.255 ns) + CELL(0.149 ns) = 3.931 ns; Loc. = LCCOMB_X82_Y40_N8; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector72~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.420 ns) 5.145 ns REG_AR7:inst8\|ramdata~203 6 COMB LCCOMB_X82_Y37_N18 1 " "Info: 6: + IC(0.794 ns) + CELL(0.420 ns) = 5.145 ns; Loc. = LCCOMB_X82_Y37_N18; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~203'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.214 ns" { CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~203 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.150 ns) 5.749 ns REG_AR7:inst8\|ramdata~204 7 COMB LCCOMB_X83_Y37_N24 1 " "Info: 7: + IC(0.454 ns) + CELL(0.150 ns) = 5.749 ns; Loc. = LCCOMB_X83_Y37_N24; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~204'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.604 ns" { REG_AR7:inst8|ramdata~203 REG_AR7:inst8|ramdata~204 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.416 ns) 6.890 ns REG_AR7:inst8\|ramdata~205 8 COMB LCCOMB_X82_Y38_N4 3 " "Info: 8: + IC(0.725 ns) + CELL(0.416 ns) = 6.890 ns; Loc. = LCCOMB_X82_Y38_N4; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~205'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.141 ns" { REG_AR7:inst8|ramdata~204 REG_AR7:inst8|ramdata~205 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.275 ns) 8.173 ns REGT_V:inst11\|c_out\[4\]~40 9 COMB LCCOMB_X83_Y41_N14 23 " "Info: 9: + IC(1.008 ns) + CELL(0.275 ns) = 8.173 ns; Loc. = LCCOMB_X83_Y41_N14; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[4\]~40'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.283 ns" { REG_AR7:inst8|ramdata~205 REGT_V:inst11|c_out[4]~40 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.414 ns) 9.597 ns ALU_V:inst1\|Add0~48 10 COMB LCCOMB_X79_Y42_N26 2 " "Info: 10: + IC(1.010 ns) + CELL(0.414 ns) = 9.597 ns; Loc. = LCCOMB_X79_Y42_N26; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~48'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.424 ns" { REGT_V:inst11|c_out[4]~40 ALU_V:inst1|Add0~48 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.668 ns ALU_V:inst1\|Add0~50 11 COMB LCCOMB_X79_Y42_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 9.668 ns; Loc. = LCCOMB_X79_Y42_N28; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 9.814 ns ALU_V:inst1\|Add0~52 12 COMB LCCOMB_X79_Y42_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.146 ns) = 9.814 ns; Loc. = LCCOMB_X79_Y42_N30; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~52'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.885 ns ALU_V:inst1\|Add0~54 13 COMB LCCOMB_X79_Y41_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 9.885 ns; Loc. = LCCOMB_X79_Y41_N0; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~54'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.956 ns ALU_V:inst1\|Add0~56 14 COMB LCCOMB_X79_Y41_N2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 9.956 ns; Loc. = LCCOMB_X79_Y41_N2; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~56'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.027 ns ALU_V:inst1\|Add0~58 15 COMB LCCOMB_X79_Y41_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 10.027 ns; Loc. = LCCOMB_X79_Y41_N4; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~58'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.098 ns ALU_V:inst1\|Add0~60 16 COMB LCCOMB_X79_Y41_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 10.098 ns; Loc. = LCCOMB_X79_Y41_N6; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~60'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.169 ns ALU_V:inst1\|Add0~62 17 COMB LCCOMB_X79_Y41_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 10.169 ns; Loc. = LCCOMB_X79_Y41_N8; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~62'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.240 ns ALU_V:inst1\|Add0~64 18 COMB LCCOMB_X79_Y41_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 10.240 ns; Loc. = LCCOMB_X79_Y41_N10; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~64'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.650 ns ALU_V:inst1\|Add0~65 19 COMB LCCOMB_X79_Y41_N12 1 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 10.650 ns; Loc. = LCCOMB_X79_Y41_N12; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~65'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~65 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.150 ns) 11.514 ns ALU_V:inst1\|Add0~77 20 COMB LCCOMB_X78_Y40_N26 1 " "Info: 20: + IC(0.714 ns) + CELL(0.150 ns) = 11.514 ns; Loc. = LCCOMB_X78_Y40_N26; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~77'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.864 ns" { ALU_V:inst1|Add0~65 ALU_V:inst1|Add0~77 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.149 ns) 11.909 ns ALU_V:inst1\|Add0~78 21 COMB LCCOMB_X78_Y40_N28 6 " "Info: 21: + IC(0.246 ns) + CELL(0.149 ns) = 11.909 ns; Loc. = LCCOMB_X78_Y40_N28; Fanout = 6; COMB Node = 'ALU_V:inst1\|Add0~78'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.395 ns" { ALU_V:inst1|Add0~77 ALU_V:inst1|Add0~78 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.275 ns) 12.980 ns SFT4A:inst12\|Mux2~0 22 COMB LCCOMB_X79_Y43_N26 1 " "Info: 22: + IC(0.796 ns) + CELL(0.275 ns) = 12.980 ns; Loc. = LCCOMB_X79_Y43_N26; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux2~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.071 ns" { ALU_V:inst1|Add0~78 SFT4A:inst12|Mux2~0 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.271 ns) 14.217 ns SFT4A:inst12\|Mux2~1 23 COMB LCCOMB_X81_Y41_N4 1 " "Info: 23: + IC(0.966 ns) + CELL(0.271 ns) = 14.217 ns; Loc. = LCCOMB_X81_Y41_N4; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux2~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.237 ns" { SFT4A:inst12|Mux2~0 SFT4A:inst12|Mux2~1 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.301 ns REGT_V:inst11\|v1\[13\] 24 REG LCFF_X81_Y41_N5 1 " "Info: 24: + IC(0.000 ns) + CELL(0.084 ns) = 14.301 ns; Loc. = LCFF_X81_Y41_N5; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.011 ns ( 35.04 % ) " "Info: Total cell delay = 5.011 ns ( 35.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.290 ns ( 64.96 % ) " "Info: Total interconnect delay = 9.290 ns ( 64.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.301 ns" { CONTRLA:inst5|current_state.sub3 CONTRLA:inst5|WideOr85~0 CONTRLA:inst5|WideOr85~1 CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~203 REG_AR7:inst8|ramdata~204 REG_AR7:inst8|ramdata~205 REGT_V:inst11|c_out[4]~40 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~65 ALU_V:inst1|Add0~77 ALU_V:inst1|Add0~78 SFT4A:inst12|Mux2~0 SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.301 ns" { CONTRLA:inst5|current_state.sub3 {} CONTRLA:inst5|WideOr85~0 {} CONTRLA:inst5|WideOr85~1 {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~203 {} REG_AR7:inst8|ramdata~204 {} REG_AR7:inst8|ramdata~205 {} REGT_V:inst11|c_out[4]~40 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~56 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~64 {} ALU_V:inst1|Add0~65 {} ALU_V:inst1|Add0~77 {} ALU_V:inst1|Add0~78 {} SFT4A:inst12|Mux2~0 {} SFT4A:inst12|Mux2~1 {} REGT_V:inst11|v1[13] {} } { 0.000ns 1.617ns 0.247ns 0.458ns 0.255ns 0.794ns 0.454ns 0.725ns 1.008ns 1.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.714ns 0.246ns 0.796ns 0.966ns 0.000ns } { 0.000ns 0.398ns 0.388ns 0.419ns 0.149ns 0.420ns 0.150ns 0.416ns 0.275ns 0.414ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.149ns 0.275ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.964 ns" { GPIO_1[0] CONTRLA:inst5|current_state.jmplte1 CONTRLA:inst5|WideOr6~1 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.964 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.jmplte1 {} CONTRLA:inst5|WideOr6~1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 1.529ns 0.311ns 0.264ns 1.913ns 1.228ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.918 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub3 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.918 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.sub3 {} } { 0.000ns 0.000ns 1.529ns } { 0.000ns 0.852ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.301 ns" { CONTRLA:inst5|current_state.sub3 CONTRLA:inst5|WideOr85~0 CONTRLA:inst5|WideOr85~1 CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~203 REG_AR7:inst8|ramdata~204 REG_AR7:inst8|ramdata~205 REGT_V:inst11|c_out[4]~40 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~65 ALU_V:inst1|Add0~77 ALU_V:inst1|Add0~78 SFT4A:inst12|Mux2~0 SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.301 ns" { CONTRLA:inst5|current_state.sub3 {} CONTRLA:inst5|WideOr85~0 {} CONTRLA:inst5|WideOr85~1 {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~203 {} REG_AR7:inst8|ramdata~204 {} REG_AR7:inst8|ramdata~205 {} REGT_V:inst11|c_out[4]~40 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~56 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~64 {} ALU_V:inst1|Add0~65 {} ALU_V:inst1|Add0~77 {} ALU_V:inst1|Add0~78 {} SFT4A:inst12|Mux2~0 {} SFT4A:inst12|Mux2~1 {} REGT_V:inst11|v1[13] {} } { 0.000ns 1.617ns 0.247ns 0.458ns 0.255ns 0.794ns 0.454ns 0.725ns 1.008ns 1.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.714ns 0.246ns 0.796ns 0.966ns 0.000ns } { 0.000ns 0.398ns 0.388ns 0.419ns 0.149ns 0.420ns 0.150ns 0.416ns 0.275ns 0.414ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.149ns 0.275ns 0.271ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] register sld_hub:auto_hub\|tdo 246.145 us " "Info: Slack time is 246.145 us for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\" and destination register \"sld_hub:auto_hub\|tdo\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "83.85 MHz 11.926 ns " "Info: Fmax is 83.85 MHz (period= 11.926 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "246150.766 ns + Largest register register " "Info: + Largest register to register requirement is 246150.766 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "246150.982 ns + " "Info: + Setup relationship between source and destination is 246150.982 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 246150.982 ns " "Info: + Latch edge is 246150.982 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 250000.000 ns -3849.018 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with inverted offset of -3849.018 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 250000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.608 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.537 ns) 4.608 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X58_Y36_N9 2 " "Info: 3: + IC(1.198 ns) + CELL(0.537 ns) = 4.608 ns; Loc. = LCFF_X58_Y36_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.735 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.65 % ) " "Info: Total cell delay = 0.537 ns ( 11.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.071 ns ( 88.35 % ) " "Info: Total interconnect delay = 4.071 ns ( 88.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.608 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.608 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.198ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.610 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.537 ns) 4.610 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] 3 REG LCFF_X60_Y36_N23 26 " "Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 4.610 ns; Loc. = LCFF_X60_Y36_N23; Fanout = 26; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.737 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.65 % ) " "Info: Total cell delay = 0.537 ns ( 11.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.073 ns ( 88.35 % ) " "Info: Total interconnect delay = 4.073 ns ( 88.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.873ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.608 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.608 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.198ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.873ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.608 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.608 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.198ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.873ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.747 ns - Longest register register " "Info: - Longest register to register delay is 5.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] 1 REG LCFF_X60_Y36_N23 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y36_N23; Fanout = 26; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.438 ns) 1.516 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable 2 COMB LCCOMB_X62_Y37_N24 4 " "Info: 2: + IC(1.078 ns) + CELL(0.438 ns) = 1.516 ns; Loc. = LCCOMB_X62_Y37_N24; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.516 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.275 ns) 2.544 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 3 COMB LCCOMB_X61_Y39_N14 18 " "Info: 3: + IC(0.753 ns) + CELL(0.275 ns) = 2.544 ns; Loc. = LCCOMB_X61_Y39_N14; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.028 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.420 ns) 3.227 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1 4 COMB LCCOMB_X61_Y39_N8 1 " "Info: 4: + IC(0.263 ns) + CELL(0.420 ns) = 3.227 ns; Loc. = LCCOMB_X61_Y39_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.683 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.275 ns) 3.933 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 5 COMB LCCOMB_X60_Y39_N2 1 " "Info: 5: + IC(0.431 ns) + CELL(0.275 ns) = 3.933 ns; Loc. = LCCOMB_X60_Y39_N2; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.706 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.150 ns) 4.814 ns sld_hub:auto_hub\|tdo~3 6 COMB LCCOMB_X59_Y36_N20 1 " "Info: 6: + IC(0.731 ns) + CELL(0.150 ns) = 4.814 ns; Loc. = LCCOMB_X59_Y36_N20; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.881 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.419 ns) 5.663 ns sld_hub:auto_hub\|tdo~5 7 COMB LCCOMB_X58_Y36_N8 1 " "Info: 7: + IC(0.430 ns) + CELL(0.419 ns) = 5.663 ns; Loc. = LCCOMB_X58_Y36_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.849 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.747 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X58_Y36_N9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 5.747 ns; Loc. = LCFF_X58_Y36_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.061 ns ( 35.86 % ) " "Info: Total cell delay = 2.061 ns ( 35.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.686 ns ( 64.14 % ) " "Info: Total interconnect delay = 3.686 ns ( 64.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.747 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.747 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.078ns 0.753ns 0.263ns 0.431ns 0.731ns 0.430ns 0.000ns } { 0.000ns 0.438ns 0.275ns 0.420ns 0.275ns 0.150ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.608 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.608 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.198ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.873ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.747 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.747 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.078ns 0.753ns 0.263ns 0.431ns 0.731ns 0.430ns 0.000ns } { 0.000ns 0.438ns 0.275ns 0.420ns 0.275ns 0.150ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "iCLK_50 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 391 ps " "Info: Minimum slack time is 391 ps for clock \"iCLK_50\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 1 REG LCFF_X61_Y38_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y38_N25; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0 2 COMB LCCOMB_X61_Y38_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X61_Y38_N24; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X61_Y38_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X61_Y38_N25; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.781 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to destination register is 2.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 819 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 819; COMB Node = 'iCLK_50~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.537 ns) 2.781 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X61_Y38_N25 2 " "Info: 3: + IC(1.173 ns) + CELL(0.537 ns) = 2.781 ns; Loc. = LCFF_X61_Y38_N25; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.710 ns" { iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.79 % ) " "Info: Total cell delay = 1.496 ns ( 53.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.285 ns ( 46.21 % ) " "Info: Total interconnect delay = 1.285 ns ( 46.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.781 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.781 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.112ns 1.173ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.781 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50\" to source register is 2.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 819 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 819; COMB Node = 'iCLK_50~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.537 ns) 2.781 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X61_Y38_N25 2 " "Info: 3: + IC(1.173 ns) + CELL(0.537 ns) = 2.781 ns; Loc. = LCFF_X61_Y38_N25; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.710 ns" { iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.79 % ) " "Info: Total cell delay = 1.496 ns ( 53.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.285 ns ( 46.21 % ) " "Info: Total interconnect delay = 1.285 ns ( 46.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.781 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.781 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.112ns 1.173ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.781 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.781 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.112ns 1.173ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.781 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.112ns 1.173ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.781 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.781 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.112ns 1.173ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.781 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.112ns 1.173ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.781 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.781 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.112ns 1.173ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.781 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.112ns 1.173ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "GPIO_1\[0\] register REG16A_V:inst2\|c_out\[1\] register REG_AR7:inst8\|ramdata~51 -1.938 ns " "Info: Minimum slack time is -1.938 ns for clock \"GPIO_1\[0\]\" between source register \"REG16A_V:inst2\|c_out\[1\]\" and destination register \"REG_AR7:inst8\|ramdata~51\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.769 ns + Shortest register register " "Info: + Shortest register to register delay is 1.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[1\] 1 REG LCFF_X82_Y40_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X82_Y40_N25; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[1\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[1] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns CONTRLA:inst5\|Selector71~2 2 COMB LCCOMB_X82_Y40_N24 57 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X82_Y40_N24; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector71~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { REG16A_V:inst2|c_out[1] CONTRLA:inst5|Selector71~2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 0.868 ns REG_AR7:inst8\|ramdata~233 3 COMB LCCOMB_X82_Y40_N18 16 " "Info: 3: + IC(0.270 ns) + CELL(0.275 ns) = 0.868 ns; Loc. = LCCOMB_X82_Y40_N18; Fanout = 16; COMB Node = 'REG_AR7:inst8\|ramdata~233'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.545 ns" { CONTRLA:inst5|Selector71~2 REG_AR7:inst8|ramdata~233 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.660 ns) 1.769 ns REG_AR7:inst8\|ramdata~51 4 REG LCFF_X82_Y40_N7 1 " "Info: 4: + IC(0.241 ns) + CELL(0.660 ns) = 1.769 ns; Loc. = LCFF_X82_Y40_N7; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~51'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.901 ns" { REG_AR7:inst8|ramdata~233 REG_AR7:inst8|ramdata~51 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 71.11 % ) " "Info: Total cell delay = 1.258 ns ( 71.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.511 ns ( 28.89 % ) " "Info: Total interconnect delay = 0.511 ns ( 28.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.769 ns" { REG16A_V:inst2|c_out[1] CONTRLA:inst5|Selector71~2 REG_AR7:inst8|ramdata~233 REG_AR7:inst8|ramdata~51 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "1.769 ns" { REG16A_V:inst2|c_out[1] {} CONTRLA:inst5|Selector71~2 {} REG_AR7:inst8|ramdata~233 {} REG_AR7:inst8|ramdata~51 {} } { 0.000ns 0.000ns 0.270ns 0.241ns } { 0.000ns 0.323ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.707 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.707 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_1\[0\] 250000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_1\[0\]\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_1\[0\] 250000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GPIO_1\[0\]\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.691 ns + Smallest " "Info: + Smallest clock skew is 3.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 10.377 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_1\[0\]\" to destination register is 10.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.787 ns) 3.111 ns CONTRLA:inst5\|current_state.shftr2 2 REG LCFF_X80_Y40_N13 1 " "Info: 2: + IC(1.472 ns) + CELL(0.787 ns) = 3.111 ns; Loc. = LCFF_X80_Y40_N13; Fanout = 1; REG Node = 'CONTRLA:inst5\|current_state.shftr2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.259 ns" { GPIO_1[0] CONTRLA:inst5|current_state.shftr2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.398 ns) 3.836 ns CONTRLA:inst5\|WideOr75~1 3 COMB LCCOMB_X80_Y40_N24 2 " "Info: 3: + IC(0.327 ns) + CELL(0.398 ns) = 3.836 ns; Loc. = LCCOMB_X80_Y40_N24; Fanout = 2; COMB Node = 'CONTRLA:inst5\|WideOr75~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.725 ns" { CONTRLA:inst5|current_state.shftr2 CONTRLA:inst5|WideOr75~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.406 ns) 4.516 ns CONTRLA:inst5\|WideOr75~3 4 COMB LCCOMB_X80_Y40_N26 3 " "Info: 4: + IC(0.274 ns) + CELL(0.406 ns) = 4.516 ns; Loc. = LCCOMB_X80_Y40_N26; Fanout = 3; COMB Node = 'CONTRLA:inst5\|WideOr75~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.680 ns" { CONTRLA:inst5|WideOr75~1 CONTRLA:inst5|WideOr75~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.438 ns) 5.419 ns CONTRLA:inst5\|WideOr82~0 5 COMB LCCOMB_X80_Y40_N8 2 " "Info: 5: + IC(0.465 ns) + CELL(0.438 ns) = 5.419 ns; Loc. = LCCOMB_X80_Y40_N8; Fanout = 2; COMB Node = 'CONTRLA:inst5\|WideOr82~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.903 ns" { CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.410 ns) 6.514 ns inst18 6 COMB LCCOMB_X76_Y40_N28 1 " "Info: 6: + IC(0.685 ns) + CELL(0.410 ns) = 6.514 ns; Loc. = LCCOMB_X76_Y40_N28; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.095 ns" { CONTRLA:inst5|WideOr82~0 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.137 ns) + CELL(0.000 ns) 8.651 ns inst18~clkctrl 7 COMB CLKCTRL_G9 128 " "Info: 7: + IC(2.137 ns) + CELL(0.000 ns) = 8.651 ns; Loc. = CLKCTRL_G9; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.137 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.537 ns) 10.377 ns REG_AR7:inst8\|ramdata~51 8 REG LCFF_X82_Y40_N7 1 " "Info: 8: + IC(1.189 ns) + CELL(0.537 ns) = 10.377 ns; Loc. = LCFF_X82_Y40_N7; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~51'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.726 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~51 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.828 ns ( 36.89 % ) " "Info: Total cell delay = 3.828 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.549 ns ( 63.11 % ) " "Info: Total interconnect delay = 6.549 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.377 ns" { GPIO_1[0] CONTRLA:inst5|current_state.shftr2 CONTRLA:inst5|WideOr75~1 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~51 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.377 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.shftr2 {} CONTRLA:inst5|WideOr75~1 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~51 {} } { 0.000ns 0.000ns 1.472ns 0.327ns 0.274ns 0.465ns 0.685ns 2.137ns 1.189ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.438ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 6.686 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_1\[0\]\" to source register is 6.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.787 ns) 2.649 ns CONTRLA:inst5\|current_state.loadPc2 2 REG LCFF_X91_Y44_N13 3 " "Info: 2: + IC(1.010 ns) + CELL(0.787 ns) = 2.649 ns; Loc. = LCFF_X91_Y44_N13; Fanout = 3; REG Node = 'CONTRLA:inst5\|current_state.loadPc2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.797 ns" { GPIO_1[0] CONTRLA:inst5|current_state.loadPc2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 3.108 ns inst21 3 COMB LCCOMB_X91_Y44_N28 1 " "Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 3.108 ns; Loc. = LCCOMB_X91_Y44_N28; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.459 ns" { CONTRLA:inst5|current_state.loadPc2 inst21 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 4.929 ns inst21~clkctrl 4 COMB CLKCTRL_G7 11 " "Info: 4: + IC(1.821 ns) + CELL(0.000 ns) = 4.929 ns; Loc. = CLKCTRL_G7; Fanout = 11; COMB Node = 'inst21~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.821 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.537 ns) 6.686 ns REG16A_V:inst2\|c_out\[1\] 5 REG LCFF_X82_Y40_N25 1 " "Info: 5: + IC(1.220 ns) + CELL(0.537 ns) = 6.686 ns; Loc. = LCFF_X82_Y40_N25; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[1\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.757 ns" { inst21~clkctrl REG16A_V:inst2|c_out[1] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.326 ns ( 34.79 % ) " "Info: Total cell delay = 2.326 ns ( 34.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.360 ns ( 65.21 % ) " "Info: Total interconnect delay = 4.360 ns ( 65.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.686 ns" { GPIO_1[0] CONTRLA:inst5|current_state.loadPc2 inst21 inst21~clkctrl REG16A_V:inst2|c_out[1] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.686 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.loadPc2 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[1] {} } { 0.000ns 0.000ns 1.010ns 0.309ns 1.821ns 1.220ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.377 ns" { GPIO_1[0] CONTRLA:inst5|current_state.shftr2 CONTRLA:inst5|WideOr75~1 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~51 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.377 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.shftr2 {} CONTRLA:inst5|WideOr75~1 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~51 {} } { 0.000ns 0.000ns 1.472ns 0.327ns 0.274ns 0.465ns 0.685ns 2.137ns 1.189ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.438ns 0.410ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.686 ns" { GPIO_1[0] CONTRLA:inst5|current_state.loadPc2 inst21 inst21~clkctrl REG16A_V:inst2|c_out[1] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.686 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.loadPc2 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[1] {} } { 0.000ns 0.000ns 1.010ns 0.309ns 1.821ns 1.220ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.377 ns" { GPIO_1[0] CONTRLA:inst5|current_state.shftr2 CONTRLA:inst5|WideOr75~1 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~51 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.377 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.shftr2 {} CONTRLA:inst5|WideOr75~1 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~51 {} } { 0.000ns 0.000ns 1.472ns 0.327ns 0.274ns 0.465ns 0.685ns 2.137ns 1.189ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.438ns 0.410ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.686 ns" { GPIO_1[0] CONTRLA:inst5|current_state.loadPc2 inst21 inst21~clkctrl REG16A_V:inst2|c_out[1] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.686 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.loadPc2 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[1] {} } { 0.000ns 0.000ns 1.010ns 0.309ns 1.821ns 1.220ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.769 ns" { REG16A_V:inst2|c_out[1] CONTRLA:inst5|Selector71~2 REG_AR7:inst8|ramdata~233 REG_AR7:inst8|ramdata~51 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "1.769 ns" { REG16A_V:inst2|c_out[1] {} CONTRLA:inst5|Selector71~2 {} REG_AR7:inst8|ramdata~233 {} REG_AR7:inst8|ramdata~51 {} } { 0.000ns 0.000ns 0.270ns 0.241ns } { 0.000ns 0.323ns 0.275ns 0.660ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.377 ns" { GPIO_1[0] CONTRLA:inst5|current_state.shftr2 CONTRLA:inst5|WideOr75~1 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~51 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.377 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.shftr2 {} CONTRLA:inst5|WideOr75~1 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~51 {} } { 0.000ns 0.000ns 1.472ns 0.327ns 0.274ns 0.465ns 0.685ns 2.137ns 1.189ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.438ns 0.410ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.686 ns" { GPIO_1[0] CONTRLA:inst5|current_state.loadPc2 inst21 inst21~clkctrl REG16A_V:inst2|c_out[1] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.686 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.loadPc2 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[1] {} } { 0.000ns 0.000ns 1.010ns 0.309ns 1.821ns 1.220ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "GPIO_1\[0\] 785 " "Warning: Can't achieve minimum setup and hold requirement GPIO_1\[0\] along 785 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|tdo_bypass_reg register sld_hub:auto_hub\|tdo_bypass_reg 391 ps " "Info: Minimum slack time is 391 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:auto_hub\|tdo_bypass_reg\" and destination register \"sld_hub:auto_hub\|tdo_bypass_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|tdo_bypass_reg 1 REG LCFF_X60_Y36_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y36_N17; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_hub:auto_hub\|tdo_bypass_reg~0 2 COMB LCCOMB_X60_Y36_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X60_Y36_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo_bypass_reg~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X60_Y36_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X60_Y36_N17; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo_bypass_reg~0 {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 250000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 250000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.610 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.537 ns) 4.610 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X60_Y36_N17 3 " "Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 4.610 ns; Loc. = LCFF_X60_Y36_N17; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.737 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.65 % ) " "Info: Total cell delay = 0.537 ns ( 11.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.073 ns ( 88.35 % ) " "Info: Total interconnect delay = 4.073 ns ( 88.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.610 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.537 ns) 4.610 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X60_Y36_N17 3 " "Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 4.610 ns; Loc. = LCFF_X60_Y36_N17; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.737 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.65 % ) " "Info: Total cell delay = 0.537 ns ( 11.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.073 ns ( 88.35 % ) " "Info: Total interconnect delay = 4.073 ns ( 88.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo_bypass_reg~0 {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CONTRLA:inst5\|current_state.incPC iSW\[10\] GPIO_1\[0\] 10.942 ns register " "Info: tsu for register \"CONTRLA:inst5\|current_state.incPC\" (data pin = \"iSW\[10\]\", clock pin = \"GPIO_1\[0\]\") is 10.942 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.591 ns + Longest pin register " "Info: + Longest pin to register delay is 13.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[10\] 1 PIN PIN_W5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_W5; Fanout = 2; PIN Node = 'iSW\[10\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[10] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -88 376 544 -72 "iSW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.858 ns) + CELL(0.438 ns) 5.128 ns lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0 2 COMB LCCOMB_X82_Y41_N12 1 " "Info: 2: + IC(3.858 ns) + CELL(0.438 ns) = 5.128 ns; Loc. = LCCOMB_X82_Y41_N12; Fanout = 1; COMB Node = 'lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.296 ns" { iSW[10] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[10]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.438 ns) 5.841 ns REGT_V:inst11\|c_out\[10\]~21 3 COMB LCCOMB_X82_Y41_N10 2 " "Info: 3: + IC(0.275 ns) + CELL(0.438 ns) = 5.841 ns; Loc. = LCCOMB_X82_Y41_N10; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[10\]~21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.713 ns" { lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[10]~0 REGT_V:inst11|c_out[10]~21 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.438 ns) 6.559 ns REGT_V:inst11\|c_out\[10\]~22 4 COMB LCCOMB_X82_Y41_N24 19 " "Info: 4: + IC(0.280 ns) + CELL(0.438 ns) = 6.559 ns; Loc. = LCCOMB_X82_Y41_N24; Fanout = 19; COMB Node = 'REGT_V:inst11\|c_out\[10\]~22'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.718 ns" { REGT_V:inst11|c_out[10]~21 REGT_V:inst11|c_out[10]~22 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.438 ns) 8.310 ns COMP_V:inst4\|Equal0~6 5 COMB LCCOMB_X79_Y37_N2 1 " "Info: 5: + IC(1.313 ns) + CELL(0.438 ns) = 8.310 ns; Loc. = LCCOMB_X79_Y37_N2; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.751 ns" { REGT_V:inst11|c_out[10]~22 COMP_V:inst4|Equal0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 8.944 ns COMP_V:inst4\|Equal0~7 6 COMB LCCOMB_X79_Y37_N0 1 " "Info: 6: + IC(0.241 ns) + CELL(0.393 ns) = 8.944 ns; Loc. = LCCOMB_X79_Y37_N0; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~7'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.634 ns" { COMP_V:inst4|Equal0~6 COMP_V:inst4|Equal0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.393 ns) 9.799 ns COMP_V:inst4\|Equal0~10 7 COMB LCCOMB_X79_Y38_N22 2 " "Info: 7: + IC(0.462 ns) + CELL(0.393 ns) = 9.799 ns; Loc. = LCCOMB_X79_Y38_N22; Fanout = 2; COMB Node = 'COMP_V:inst4\|Equal0~10'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.855 ns" { COMP_V:inst4|Equal0~7 COMP_V:inst4|Equal0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.437 ns) 11.728 ns COMP_V:inst4\|Mux0~8 8 COMB LCCOMB_X91_Y42_N20 1 " "Info: 8: + IC(1.492 ns) + CELL(0.437 ns) = 11.728 ns; Loc. = LCCOMB_X91_Y42_N20; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.929 ns" { COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 12.255 ns COMP_V:inst4\|Mux0~9 9 COMB LCCOMB_X91_Y42_N30 2 " "Info: 9: + IC(0.252 ns) + CELL(0.275 ns) = 12.255 ns; Loc. = LCCOMB_X91_Y42_N30; Fanout = 2; COMB Node = 'COMP_V:inst4\|Mux0~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.527 ns" { COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.438 ns) 13.507 ns CONTRLA:inst5\|Selector8~4 10 COMB LCCOMB_X90_Y44_N18 1 " "Info: 10: + IC(0.814 ns) + CELL(0.438 ns) = 13.507 ns; Loc. = LCCOMB_X90_Y44_N18; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector8~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.252 ns" { COMP_V:inst4|Mux0~9 CONTRLA:inst5|Selector8~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.591 ns CONTRLA:inst5\|current_state.incPC 11 REG LCFF_X90_Y44_N19 2 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 13.591 ns; Loc. = LCFF_X90_Y44_N19; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.incPC'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { CONTRLA:inst5|Selector8~4 CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.604 ns ( 33.88 % ) " "Info: Total cell delay = 4.604 ns ( 33.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.987 ns ( 66.12 % ) " "Info: Total interconnect delay = 8.987 ns ( 66.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "13.591 ns" { iSW[10] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[10]~0 REGT_V:inst11|c_out[10]~21 REGT_V:inst11|c_out[10]~22 COMP_V:inst4|Equal0~6 COMP_V:inst4|Equal0~7 COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CONTRLA:inst5|Selector8~4 CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "13.591 ns" { iSW[10] {} iSW[10]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[10]~0 {} REGT_V:inst11|c_out[10]~21 {} REGT_V:inst11|c_out[10]~22 {} COMP_V:inst4|Equal0~6 {} COMP_V:inst4|Equal0~7 {} COMP_V:inst4|Equal0~10 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CONTRLA:inst5|Selector8~4 {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 3.858ns 0.275ns 0.280ns 1.313ns 0.241ns 0.462ns 1.492ns 0.252ns 0.814ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.438ns 0.438ns 0.438ns 0.393ns 0.393ns 0.437ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 2.613 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.537 ns) 2.613 ns CONTRLA:inst5\|current_state.incPC 2 REG LCFF_X90_Y44_N19 2 " "Info: 2: + IC(1.224 ns) + CELL(0.537 ns) = 2.613 ns; Loc. = LCFF_X90_Y44_N19; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.incPC'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.761 ns" { GPIO_1[0] CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 53.16 % ) " "Info: Total cell delay = 1.389 ns ( 53.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 46.84 % ) " "Info: Total interconnect delay = 1.224 ns ( 46.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.613 ns" { GPIO_1[0] CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.613 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 1.224ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "13.591 ns" { iSW[10] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[10]~0 REGT_V:inst11|c_out[10]~21 REGT_V:inst11|c_out[10]~22 COMP_V:inst4|Equal0~6 COMP_V:inst4|Equal0~7 COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CONTRLA:inst5|Selector8~4 CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "13.591 ns" { iSW[10] {} iSW[10]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[10]~0 {} REGT_V:inst11|c_out[10]~21 {} REGT_V:inst11|c_out[10]~22 {} COMP_V:inst4|Equal0~6 {} COMP_V:inst4|Equal0~7 {} COMP_V:inst4|Equal0~10 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CONTRLA:inst5|Selector8~4 {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 3.858ns 0.275ns 0.280ns 1.313ns 0.241ns 0.462ns 1.492ns 0.252ns 0.814ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.438ns 0.438ns 0.438ns 0.393ns 0.393ns 0.437ns 0.275ns 0.438ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.613 ns" { GPIO_1[0] CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.613 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 1.224ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_50 CompOut REG16A_V:inst2\|c_out\[3\] 25.413 ns register " "Info: tco from clock \"iCLK_50\" to destination pin \"CompOut\" through register \"REG16A_V:inst2\|c_out\[3\]\" is 25.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 10.073 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to source register is 10.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(0.149 ns) 3.670 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X76_Y40_N22 3 " "Info: 2: + IC(2.562 ns) + CELL(0.149 ns) = 3.670 ns; Loc. = LCCOMB_X76_Y40_N22; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.711 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.787 ns) 4.694 ns STEP2:inst25\|inst1 3 REG LCFF_X76_Y40_N3 9 " "Info: 3: + IC(0.237 ns) + CELL(0.787 ns) = 4.694 ns; Loc. = LCFF_X76_Y40_N3; Fanout = 9; REG Node = 'STEP2:inst25\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.024 ns" { STEP2:inst25|inst3 STEP2:inst25|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.271 ns) 6.495 ns inst21 4 COMB LCCOMB_X91_Y44_N28 1 " "Info: 4: + IC(1.530 ns) + CELL(0.271 ns) = 6.495 ns; Loc. = LCCOMB_X91_Y44_N28; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.801 ns" { STEP2:inst25|inst1 inst21 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 8.316 ns inst21~clkctrl 5 COMB CLKCTRL_G7 11 " "Info: 5: + IC(1.821 ns) + CELL(0.000 ns) = 8.316 ns; Loc. = CLKCTRL_G7; Fanout = 11; COMB Node = 'inst21~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.821 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.537 ns) 10.073 ns REG16A_V:inst2\|c_out\[3\] 6 REG LCFF_X82_Y40_N13 1 " "Info: 6: + IC(1.220 ns) + CELL(0.537 ns) = 10.073 ns; Loc. = LCFF_X82_Y40_N13; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.757 ns" { inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.703 ns ( 26.83 % ) " "Info: Total cell delay = 2.703 ns ( 26.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.370 ns ( 73.17 % ) " "Info: Total interconnect delay = 7.370 ns ( 73.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.073 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.073 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.562ns 0.237ns 1.530ns 1.821ns 1.220ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.090 ns + Longest register pin " "Info: + Longest register to pin delay is 15.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[3\] 1 REG LCFF_X82_Y40_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X82_Y40_N13; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns CONTRLA:inst5\|Selector72~3 2 COMB LCCOMB_X82_Y40_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X82_Y40_N12; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector72~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.149 ns) 0.727 ns CONTRLA:inst5\|Selector72~4 3 COMB LCCOMB_X82_Y40_N8 57 " "Info: 3: + IC(0.255 ns) + CELL(0.149 ns) = 0.727 ns; Loc. = LCCOMB_X82_Y40_N8; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector72~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.393 ns) 1.948 ns REG_AR7:inst8\|ramdata~216 4 COMB LCCOMB_X81_Y38_N12 1 " "Info: 4: + IC(0.828 ns) + CELL(0.393 ns) = 1.948 ns; Loc. = LCCOMB_X81_Y38_N12; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~216'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.221 ns" { CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~216 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.420 ns) 3.091 ns REG_AR7:inst8\|ramdata~217 5 COMB LCCOMB_X81_Y39_N22 1 " "Info: 5: + IC(0.723 ns) + CELL(0.420 ns) = 3.091 ns; Loc. = LCCOMB_X81_Y39_N22; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~217'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.143 ns" { REG_AR7:inst8|ramdata~216 REG_AR7:inst8|ramdata~217 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 3.490 ns REG_AR7:inst8\|ramdata~220 6 COMB LCCOMB_X81_Y39_N6 3 " "Info: 6: + IC(0.249 ns) + CELL(0.150 ns) = 3.490 ns; Loc. = LCCOMB_X81_Y39_N6; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~220'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.399 ns" { REG_AR7:inst8|ramdata~217 REG_AR7:inst8|ramdata~220 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.438 ns) 4.927 ns REGT_V:inst11\|c_out\[1\]~49 7 COMB LCCOMB_X79_Y42_N2 23 " "Info: 7: + IC(0.999 ns) + CELL(0.438 ns) = 4.927 ns; Loc. = LCCOMB_X79_Y42_N2; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[1\]~49'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.437 ns" { REG_AR7:inst8|ramdata~220 REGT_V:inst11|c_out[1]~49 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.414 ns) 7.376 ns COMP_V:inst4\|LessThan0~3 8 COMB LCCOMB_X78_Y38_N2 1 " "Info: 8: + IC(2.035 ns) + CELL(0.414 ns) = 7.376 ns; Loc. = LCCOMB_X78_Y38_N2; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.449 ns" { REGT_V:inst11|c_out[1]~49 COMP_V:inst4|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.447 ns COMP_V:inst4\|LessThan0~5 9 COMB LCCOMB_X78_Y38_N4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.447 ns; Loc. = LCCOMB_X78_Y38_N4; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan0~3 COMP_V:inst4|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.518 ns COMP_V:inst4\|LessThan0~7 10 COMB LCCOMB_X78_Y38_N6 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.518 ns; Loc. = LCCOMB_X78_Y38_N6; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~7'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan0~5 COMP_V:inst4|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.589 ns COMP_V:inst4\|LessThan0~9 11 COMB LCCOMB_X78_Y38_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.589 ns; Loc. = LCCOMB_X78_Y38_N8; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan0~7 COMP_V:inst4|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.660 ns COMP_V:inst4\|LessThan0~11 12 COMB LCCOMB_X78_Y38_N10 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.660 ns; Loc. = LCCOMB_X78_Y38_N10; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~11'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan0~9 COMP_V:inst4|LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.731 ns COMP_V:inst4\|LessThan0~13 13 COMB LCCOMB_X78_Y38_N12 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.731 ns; Loc. = LCCOMB_X78_Y38_N12; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~13'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan0~11 COMP_V:inst4|LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.890 ns COMP_V:inst4\|LessThan0~15 14 COMB LCCOMB_X78_Y38_N14 1 " "Info: 14: + IC(0.000 ns) + CELL(0.159 ns) = 7.890 ns; Loc. = LCCOMB_X78_Y38_N14; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~15'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { COMP_V:inst4|LessThan0~13 COMP_V:inst4|LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.961 ns COMP_V:inst4\|LessThan0~17 15 COMB LCCOMB_X78_Y38_N16 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.961 ns; Loc. = LCCOMB_X78_Y38_N16; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~17'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan0~15 COMP_V:inst4|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.032 ns COMP_V:inst4\|LessThan0~19 16 COMB LCCOMB_X78_Y38_N18 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 8.032 ns; Loc. = LCCOMB_X78_Y38_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~19'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan0~17 COMP_V:inst4|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.103 ns COMP_V:inst4\|LessThan0~21 17 COMB LCCOMB_X78_Y38_N20 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 8.103 ns; Loc. = LCCOMB_X78_Y38_N20; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan0~19 COMP_V:inst4|LessThan0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.174 ns COMP_V:inst4\|LessThan0~23 18 COMB LCCOMB_X78_Y38_N22 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 8.174 ns; Loc. = LCCOMB_X78_Y38_N22; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~23'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan0~21 COMP_V:inst4|LessThan0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.245 ns COMP_V:inst4\|LessThan0~25 19 COMB LCCOMB_X78_Y38_N24 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.245 ns; Loc. = LCCOMB_X78_Y38_N24; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~25'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan0~23 COMP_V:inst4|LessThan0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.316 ns COMP_V:inst4\|LessThan0~27 20 COMB LCCOMB_X78_Y38_N26 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.316 ns; Loc. = LCCOMB_X78_Y38_N26; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~27'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan0~25 COMP_V:inst4|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.387 ns COMP_V:inst4\|LessThan0~29 21 COMB LCCOMB_X78_Y38_N28 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.387 ns; Loc. = LCCOMB_X78_Y38_N28; Fanout = 1; COMB Node = 'COMP_V:inst4\|LessThan0~29'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { COMP_V:inst4|LessThan0~27 COMP_V:inst4|LessThan0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.797 ns COMP_V:inst4\|LessThan0~30 22 COMB LCCOMB_X78_Y38_N30 3 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 8.797 ns; Loc. = LCCOMB_X78_Y38_N30; Fanout = 3; COMB Node = 'COMP_V:inst4\|LessThan0~30'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { COMP_V:inst4|LessThan0~29 COMP_V:inst4|LessThan0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.150 ns) 10.649 ns COMP_V:inst4\|Mux0~8 23 COMB LCCOMB_X91_Y42_N20 1 " "Info: 23: + IC(1.702 ns) + CELL(0.150 ns) = 10.649 ns; Loc. = LCCOMB_X91_Y42_N20; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.852 ns" { COMP_V:inst4|LessThan0~30 COMP_V:inst4|Mux0~8 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 11.176 ns COMP_V:inst4\|Mux0~9 24 COMB LCCOMB_X91_Y42_N30 2 " "Info: 24: + IC(0.252 ns) + CELL(0.275 ns) = 11.176 ns; Loc. = LCCOMB_X91_Y42_N30; Fanout = 2; COMB Node = 'COMP_V:inst4\|Mux0~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.527 ns" { COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(2.672 ns) 15.090 ns CompOut 25 PIN PIN_C29 0 " "Info: 25: + IC(1.242 ns) + CELL(2.672 ns) = 15.090 ns; Loc. = PIN_C29; Fanout = 0; PIN Node = 'CompOut'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.914 ns" { COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 664 1120 1296 680 "CompOut" "" } { 336 1576 1623 352 "CompOut" "" } { 302 1872 1891 368 "CompOut" "" } { 656 1088 1135 672 "CompOut" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.805 ns ( 45.10 % ) " "Info: Total cell delay = 6.805 ns ( 45.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.285 ns ( 54.90 % ) " "Info: Total interconnect delay = 8.285 ns ( 54.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "15.090 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~216 REG_AR7:inst8|ramdata~217 REG_AR7:inst8|ramdata~220 REGT_V:inst11|c_out[1]~49 COMP_V:inst4|LessThan0~3 COMP_V:inst4|LessThan0~5 COMP_V:inst4|LessThan0~7 COMP_V:inst4|LessThan0~9 COMP_V:inst4|LessThan0~11 COMP_V:inst4|LessThan0~13 COMP_V:inst4|LessThan0~15 COMP_V:inst4|LessThan0~17 COMP_V:inst4|LessThan0~19 COMP_V:inst4|LessThan0~21 COMP_V:inst4|LessThan0~23 COMP_V:inst4|LessThan0~25 COMP_V:inst4|LessThan0~27 COMP_V:inst4|LessThan0~29 COMP_V:inst4|LessThan0~30 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "15.090 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~216 {} REG_AR7:inst8|ramdata~217 {} REG_AR7:inst8|ramdata~220 {} REGT_V:inst11|c_out[1]~49 {} COMP_V:inst4|LessThan0~3 {} COMP_V:inst4|LessThan0~5 {} COMP_V:inst4|LessThan0~7 {} COMP_V:inst4|LessThan0~9 {} COMP_V:inst4|LessThan0~11 {} COMP_V:inst4|LessThan0~13 {} COMP_V:inst4|LessThan0~15 {} COMP_V:inst4|LessThan0~17 {} COMP_V:inst4|LessThan0~19 {} COMP_V:inst4|LessThan0~21 {} COMP_V:inst4|LessThan0~23 {} COMP_V:inst4|LessThan0~25 {} COMP_V:inst4|LessThan0~27 {} COMP_V:inst4|LessThan0~29 {} COMP_V:inst4|LessThan0~30 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CompOut {} } { 0.000ns 0.000ns 0.255ns 0.828ns 0.723ns 0.249ns 0.999ns 2.035ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.702ns 0.252ns 1.242ns } { 0.000ns 0.323ns 0.149ns 0.393ns 0.420ns 0.150ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.275ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.073 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.073 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.562ns 0.237ns 1.530ns 1.821ns 1.220ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.271ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "15.090 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~216 REG_AR7:inst8|ramdata~217 REG_AR7:inst8|ramdata~220 REGT_V:inst11|c_out[1]~49 COMP_V:inst4|LessThan0~3 COMP_V:inst4|LessThan0~5 COMP_V:inst4|LessThan0~7 COMP_V:inst4|LessThan0~9 COMP_V:inst4|LessThan0~11 COMP_V:inst4|LessThan0~13 COMP_V:inst4|LessThan0~15 COMP_V:inst4|LessThan0~17 COMP_V:inst4|LessThan0~19 COMP_V:inst4|LessThan0~21 COMP_V:inst4|LessThan0~23 COMP_V:inst4|LessThan0~25 COMP_V:inst4|LessThan0~27 COMP_V:inst4|LessThan0~29 COMP_V:inst4|LessThan0~30 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "15.090 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~216 {} REG_AR7:inst8|ramdata~217 {} REG_AR7:inst8|ramdata~220 {} REGT_V:inst11|c_out[1]~49 {} COMP_V:inst4|LessThan0~3 {} COMP_V:inst4|LessThan0~5 {} COMP_V:inst4|LessThan0~7 {} COMP_V:inst4|LessThan0~9 {} COMP_V:inst4|LessThan0~11 {} COMP_V:inst4|LessThan0~13 {} COMP_V:inst4|LessThan0~15 {} COMP_V:inst4|LessThan0~17 {} COMP_V:inst4|LessThan0~19 {} COMP_V:inst4|LessThan0~21 {} COMP_V:inst4|LessThan0~23 {} COMP_V:inst4|LessThan0~25 {} COMP_V:inst4|LessThan0~27 {} COMP_V:inst4|LessThan0~29 {} COMP_V:inst4|LessThan0~30 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CompOut {} } { 0.000ns 0.000ns 0.255ns 0.828ns 0.723ns 0.249ns 0.999ns 2.035ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.702ns 0.252ns 1.242ns } { 0.000ns 0.323ns 0.149ns 0.393ns 0.420ns 0.150ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.275ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iSW\[10\] CompOut 16.169 ns Longest " "Info: Longest tpd from source pin \"iSW\[10\]\" to destination pin \"CompOut\" is 16.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[10\] 1 PIN PIN_W5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_W5; Fanout = 2; PIN Node = 'iSW\[10\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[10] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -88 376 544 -72 "iSW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.858 ns) + CELL(0.438 ns) 5.128 ns lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0 2 COMB LCCOMB_X82_Y41_N12 1 " "Info: 2: + IC(3.858 ns) + CELL(0.438 ns) = 5.128 ns; Loc. = LCCOMB_X82_Y41_N12; Fanout = 1; COMB Node = 'lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.296 ns" { iSW[10] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[10]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.438 ns) 5.841 ns REGT_V:inst11\|c_out\[10\]~21 3 COMB LCCOMB_X82_Y41_N10 2 " "Info: 3: + IC(0.275 ns) + CELL(0.438 ns) = 5.841 ns; Loc. = LCCOMB_X82_Y41_N10; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[10\]~21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.713 ns" { lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[10]~0 REGT_V:inst11|c_out[10]~21 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.438 ns) 6.559 ns REGT_V:inst11\|c_out\[10\]~22 4 COMB LCCOMB_X82_Y41_N24 19 " "Info: 4: + IC(0.280 ns) + CELL(0.438 ns) = 6.559 ns; Loc. = LCCOMB_X82_Y41_N24; Fanout = 19; COMB Node = 'REGT_V:inst11\|c_out\[10\]~22'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.718 ns" { REGT_V:inst11|c_out[10]~21 REGT_V:inst11|c_out[10]~22 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.438 ns) 8.310 ns COMP_V:inst4\|Equal0~6 5 COMB LCCOMB_X79_Y37_N2 1 " "Info: 5: + IC(1.313 ns) + CELL(0.438 ns) = 8.310 ns; Loc. = LCCOMB_X79_Y37_N2; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.751 ns" { REGT_V:inst11|c_out[10]~22 COMP_V:inst4|Equal0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 8.944 ns COMP_V:inst4\|Equal0~7 6 COMB LCCOMB_X79_Y37_N0 1 " "Info: 6: + IC(0.241 ns) + CELL(0.393 ns) = 8.944 ns; Loc. = LCCOMB_X79_Y37_N0; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~7'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.634 ns" { COMP_V:inst4|Equal0~6 COMP_V:inst4|Equal0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.393 ns) 9.799 ns COMP_V:inst4\|Equal0~10 7 COMB LCCOMB_X79_Y38_N22 2 " "Info: 7: + IC(0.462 ns) + CELL(0.393 ns) = 9.799 ns; Loc. = LCCOMB_X79_Y38_N22; Fanout = 2; COMB Node = 'COMP_V:inst4\|Equal0~10'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.855 ns" { COMP_V:inst4|Equal0~7 COMP_V:inst4|Equal0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.437 ns) 11.728 ns COMP_V:inst4\|Mux0~8 8 COMB LCCOMB_X91_Y42_N20 1 " "Info: 8: + IC(1.492 ns) + CELL(0.437 ns) = 11.728 ns; Loc. = LCCOMB_X91_Y42_N20; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.929 ns" { COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 12.255 ns COMP_V:inst4\|Mux0~9 9 COMB LCCOMB_X91_Y42_N30 2 " "Info: 9: + IC(0.252 ns) + CELL(0.275 ns) = 12.255 ns; Loc. = LCCOMB_X91_Y42_N30; Fanout = 2; COMB Node = 'COMP_V:inst4\|Mux0~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.527 ns" { COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(2.672 ns) 16.169 ns CompOut 10 PIN PIN_C29 0 " "Info: 10: + IC(1.242 ns) + CELL(2.672 ns) = 16.169 ns; Loc. = PIN_C29; Fanout = 0; PIN Node = 'CompOut'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.914 ns" { COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 664 1120 1296 680 "CompOut" "" } { 336 1576 1623 352 "CompOut" "" } { 302 1872 1891 368 "CompOut" "" } { 656 1088 1135 672 "CompOut" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.754 ns ( 41.77 % ) " "Info: Total cell delay = 6.754 ns ( 41.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.415 ns ( 58.23 % ) " "Info: Total interconnect delay = 9.415 ns ( 58.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "16.169 ns" { iSW[10] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[10]~0 REGT_V:inst11|c_out[10]~21 REGT_V:inst11|c_out[10]~22 COMP_V:inst4|Equal0~6 COMP_V:inst4|Equal0~7 COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "16.169 ns" { iSW[10] {} iSW[10]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[10]~0 {} REGT_V:inst11|c_out[10]~21 {} REGT_V:inst11|c_out[10]~22 {} COMP_V:inst4|Equal0~6 {} COMP_V:inst4|Equal0~7 {} COMP_V:inst4|Equal0~10 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CompOut {} } { 0.000ns 0.000ns 3.858ns 0.275ns 0.280ns 1.313ns 0.241ns 0.462ns 1.492ns 0.252ns 1.242ns } { 0.000ns 0.832ns 0.438ns 0.438ns 0.438ns 0.438ns 0.393ns 0.393ns 0.437ns 0.275ns 2.672ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG_AR7:inst8\|ramdata~65 iSW\[13\] GPIO_1\[0\] 4.121 ns register " "Info: th for register \"REG_AR7:inst8\|ramdata~65\" (data pin = \"iSW\[13\]\", clock pin = \"GPIO_1\[0\]\") is 4.121 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 10.374 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_1\[0\]\" to destination register is 10.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.787 ns) 3.111 ns CONTRLA:inst5\|current_state.shftr2 2 REG LCFF_X80_Y40_N13 1 " "Info: 2: + IC(1.472 ns) + CELL(0.787 ns) = 3.111 ns; Loc. = LCFF_X80_Y40_N13; Fanout = 1; REG Node = 'CONTRLA:inst5\|current_state.shftr2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.259 ns" { GPIO_1[0] CONTRLA:inst5|current_state.shftr2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.398 ns) 3.836 ns CONTRLA:inst5\|WideOr75~1 3 COMB LCCOMB_X80_Y40_N24 2 " "Info: 3: + IC(0.327 ns) + CELL(0.398 ns) = 3.836 ns; Loc. = LCCOMB_X80_Y40_N24; Fanout = 2; COMB Node = 'CONTRLA:inst5\|WideOr75~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.725 ns" { CONTRLA:inst5|current_state.shftr2 CONTRLA:inst5|WideOr75~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.406 ns) 4.516 ns CONTRLA:inst5\|WideOr75~3 4 COMB LCCOMB_X80_Y40_N26 3 " "Info: 4: + IC(0.274 ns) + CELL(0.406 ns) = 4.516 ns; Loc. = LCCOMB_X80_Y40_N26; Fanout = 3; COMB Node = 'CONTRLA:inst5\|WideOr75~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.680 ns" { CONTRLA:inst5|WideOr75~1 CONTRLA:inst5|WideOr75~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.438 ns) 5.419 ns CONTRLA:inst5\|WideOr82~0 5 COMB LCCOMB_X80_Y40_N8 2 " "Info: 5: + IC(0.465 ns) + CELL(0.438 ns) = 5.419 ns; Loc. = LCCOMB_X80_Y40_N8; Fanout = 2; COMB Node = 'CONTRLA:inst5\|WideOr82~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.903 ns" { CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.410 ns) 6.514 ns inst18 6 COMB LCCOMB_X76_Y40_N28 1 " "Info: 6: + IC(0.685 ns) + CELL(0.410 ns) = 6.514 ns; Loc. = LCCOMB_X76_Y40_N28; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.095 ns" { CONTRLA:inst5|WideOr82~0 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.137 ns) + CELL(0.000 ns) 8.651 ns inst18~clkctrl 7 COMB CLKCTRL_G9 128 " "Info: 7: + IC(2.137 ns) + CELL(0.000 ns) = 8.651 ns; Loc. = CLKCTRL_G9; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.137 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.537 ns) 10.374 ns REG_AR7:inst8\|ramdata~65 8 REG LCFF_X80_Y40_N23 1 " "Info: 8: + IC(1.186 ns) + CELL(0.537 ns) = 10.374 ns; Loc. = LCFF_X80_Y40_N23; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~65'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.723 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~65 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.828 ns ( 36.90 % ) " "Info: Total cell delay = 3.828 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.546 ns ( 63.10 % ) " "Info: Total interconnect delay = 6.546 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.374 ns" { GPIO_1[0] CONTRLA:inst5|current_state.shftr2 CONTRLA:inst5|WideOr75~1 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~65 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.374 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.shftr2 {} CONTRLA:inst5|WideOr75~1 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~65 {} } { 0.000ns 0.000ns 1.472ns 0.327ns 0.274ns 0.465ns 0.685ns 2.137ns 1.186ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.438ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.519 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns iSW\[13\] 1 PIN PIN_T9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_T9; Fanout = 2; PIN Node = 'iSW\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[13] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/kx9016.bdf" { { -88 376 544 -72 "iSW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.532 ns) + CELL(0.271 ns) 4.615 ns REGT_V:inst11\|c_out\[13\]~10 2 COMB LCCOMB_X81_Y40_N14 2 " "Info: 2: + IC(3.532 ns) + CELL(0.271 ns) = 4.615 ns; Loc. = LCCOMB_X81_Y40_N14; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[13\]~10'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.803 ns" { iSW[13] REGT_V:inst11|c_out[13]~10 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 5.141 ns REGT_V:inst11\|c_out\[13\]~12 3 COMB LCCOMB_X81_Y40_N4 1 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 5.141 ns; Loc. = LCCOMB_X81_Y40_N4; Fanout = 1; COMB Node = 'REGT_V:inst11\|c_out\[13\]~12'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.526 ns" { REGT_V:inst11|c_out[13]~10 REGT_V:inst11|c_out[13]~12 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.438 ns) 6.036 ns REGT_V:inst11\|c_out\[13\]~13 4 COMB LCCOMB_X80_Y40_N30 22 " "Info: 4: + IC(0.457 ns) + CELL(0.438 ns) = 6.036 ns; Loc. = LCCOMB_X80_Y40_N30; Fanout = 22; COMB Node = 'REGT_V:inst11\|c_out\[13\]~13'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.895 ns" { REGT_V:inst11|c_out[13]~12 REGT_V:inst11|c_out[13]~13 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.149 ns) 6.435 ns REG_AR7:inst8\|ramdata~65feeder 5 COMB LCCOMB_X80_Y40_N22 1 " "Info: 5: + IC(0.250 ns) + CELL(0.149 ns) = 6.435 ns; Loc. = LCCOMB_X80_Y40_N22; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~65feeder'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.399 ns" { REGT_V:inst11|c_out[13]~13 REG_AR7:inst8|ramdata~65feeder } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.519 ns REG_AR7:inst8\|ramdata~65 6 REG LCFF_X80_Y40_N23 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 6.519 ns; Loc. = LCFF_X80_Y40_N23; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~65'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { REG_AR7:inst8|ramdata~65feeder REG_AR7:inst8|ramdata~65 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_no_idea_about_pulse/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.025 ns ( 31.06 % ) " "Info: Total cell delay = 2.025 ns ( 31.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.494 ns ( 68.94 % ) " "Info: Total interconnect delay = 4.494 ns ( 68.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.519 ns" { iSW[13] REGT_V:inst11|c_out[13]~10 REGT_V:inst11|c_out[13]~12 REGT_V:inst11|c_out[13]~13 REG_AR7:inst8|ramdata~65feeder REG_AR7:inst8|ramdata~65 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.519 ns" { iSW[13] {} iSW[13]~combout {} REGT_V:inst11|c_out[13]~10 {} REGT_V:inst11|c_out[13]~12 {} REGT_V:inst11|c_out[13]~13 {} REG_AR7:inst8|ramdata~65feeder {} REG_AR7:inst8|ramdata~65 {} } { 0.000ns 0.000ns 3.532ns 0.255ns 0.457ns 0.250ns 0.000ns } { 0.000ns 0.812ns 0.271ns 0.271ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.374 ns" { GPIO_1[0] CONTRLA:inst5|current_state.shftr2 CONTRLA:inst5|WideOr75~1 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~65 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.374 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.shftr2 {} CONTRLA:inst5|WideOr75~1 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~65 {} } { 0.000ns 0.000ns 1.472ns 0.327ns 0.274ns 0.465ns 0.685ns 2.137ns 1.186ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.438ns 0.410ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.519 ns" { iSW[13] REGT_V:inst11|c_out[13]~10 REGT_V:inst11|c_out[13]~12 REGT_V:inst11|c_out[13]~13 REG_AR7:inst8|ramdata~65feeder REG_AR7:inst8|ramdata~65 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.519 ns" { iSW[13] {} iSW[13]~combout {} REGT_V:inst11|c_out[13]~10 {} REGT_V:inst11|c_out[13]~12 {} REGT_V:inst11|c_out[13]~13 {} REG_AR7:inst8|ramdata~65feeder {} REG_AR7:inst8|ramdata~65 {} } { 0.000ns 0.000ns 3.532ns 0.255ns 0.457ns 0.250ns 0.000ns } { 0.000ns 0.812ns 0.271ns 0.271ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4397 " "Info: Peak virtual memory: 4397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 02 15:19:07 2022 " "Info: Processing ended: Sat Apr 02 15:19:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
