
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 381936                       # Simulator instruction rate (inst/s)
host_mem_usage                              134381876                       # Number of bytes of host memory used
host_op_rate                                   441969                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9146.35                       # Real time elapsed on the host
host_tick_rate                              223263266                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3493317909                       # Number of instructions simulated
sim_ops                                    4042401312                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.042044                       # Number of seconds simulated
sim_ticks                                2042043578715                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   182                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2787467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5574936                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 339095707                       # Number of branches fetched
system.switch_cpus.committedInsts          1493317908                       # Number of instructions committed
system.switch_cpus.committedOps            1747244331                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4896986998                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4896986998                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    485653224                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    431854263                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    284903651                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            30087007                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1585168181                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1585168181                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2096439570                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1252794255                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           376722799                       # Number of load instructions
system.switch_cpus.num_mem_refs             679111432                       # number of memory refs
system.switch_cpus.num_store_insts          302388633                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      36992449                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             36992449                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     24661572                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     12330877                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1062154565     60.79%     60.79% # Class of executed instruction
system.switch_cpus.op_class::IntMult          5978516      0.34%     61.13% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::MemRead        376722799     21.56%     82.69% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       302388633     17.31%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1747244513                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2790388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8756                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5580776                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8756                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2786741                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2207620                       # Transaction distribution
system.membus.trans_dist::CleanEvict           579847                       # Transaction distribution
system.membus.trans_dist::ReadExReq               728                       # Transaction distribution
system.membus.trans_dist::ReadExResp              728                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2786741                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4183121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4179284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8362405                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8362405                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    320561408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    318809984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    639371392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               639371392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2787469                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2787469    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2787469                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13099628583                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12973259245                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        26006986576                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2789660                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4418139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1159718                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              728                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             728                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2789660                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8371164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8371164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    640116096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              640116096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2787469                       # Total snoops (count)
system.tol2bus.snoopTraffic                 282575360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5577857                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001570                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039589                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5569101     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8756      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5577857                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6014329284                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5817958980                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    178479872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         178479872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    142081536                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      142081536                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1394374                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1394374                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1110012                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1110012                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     87402577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             87402577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      69578112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            69578112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      69578112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     87402577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           156980689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2220024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2788748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000218566354                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       123340                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       123340                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5814058                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2099012                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1394374                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1110012                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2788748                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2220024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           747544                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           374248                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            35016                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           151788                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           373632                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           192652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              728                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           35756                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          317032                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          560352                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           373627                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           373982                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            35028                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           151754                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           373504                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           186758                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              728                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           35748                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          315248                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          373632                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 32013658564                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               13943740000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            84302683564                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    11479.58                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               30229.58                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2376673                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1970712                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                85.22                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               88.77                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2788748                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2220024                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1394374                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1394374                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                123283                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                123284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                123340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       661370                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   484.690385                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   345.927931                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   363.261588                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         9687      1.46%      1.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       211636     32.00%     33.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       117712     17.80%     51.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        41154      6.22%     57.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        38932      5.89%     63.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        28750      4.35%     67.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        34170      5.17%     72.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        31219      4.72%     77.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       148110     22.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       661370                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       123340                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.610248                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.206066                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     4.499269                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17          934      0.76%      0.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        28364     23.00%     23.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        26153     21.20%     44.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        24363     19.75%     64.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        12580     10.20%     74.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        11476      9.30%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         5460      4.43%     88.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         5478      4.44%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         3656      2.96%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         2923      2.37%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37         1952      1.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       123340                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       123340                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.999100                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.999045                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.042891                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16              56      0.05%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               1      0.00%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          123281     99.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       123340                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             178479872                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              142080576                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              178479872                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           142081536                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       87.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       69.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    87.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    69.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.23                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2042042400141                       # Total gap between requests
system.mem_ctrls0.avgGap                    815386.45                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    178479872                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    142080576                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 87402577.428005874157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 69577641.476881340146                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2788748                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2220024                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  84302683564                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47135766232243                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     30229.58                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  21232097.60                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   86.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1501499160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           798061935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6525017520                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3786358320                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    315305189430                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    518621584320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1007734426365                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       493.493105                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1344853218114                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 629002240601                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3220696920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1711837215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        13386643200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        7802088660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    607835625300                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    272282794560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1067436401535                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       522.729492                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 702009911915                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1271845546800                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    178316160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         178316160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    140493824                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      140493824                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1393095                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1393095                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1097608                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1097608                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     87322407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             87322407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      68800600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            68800600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      68800600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     87322407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           156123007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2195216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2786190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000218340340                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       121958                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       121958                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5797391                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2076094                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1393095                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1097608                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2786190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2195216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           747542                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           380086                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            35018                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           157626                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           373632                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           198490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              364                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           17514                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          315568                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          560350                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           373625                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           373620                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            29190                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           157574                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           373504                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           180920                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              364                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           17512                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          315252                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          373632                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 31708999784                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               13930950000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            83950062284                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11380.77                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               30130.77                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2356489                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1949423                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                84.58                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               88.80                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2786190                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2195216                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1393095                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1393095                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                121620                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                121933                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                121959                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                121959                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                121959                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                121959                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                121959                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                121959                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                121958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                121958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                121958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                121958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                121958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                121958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                121958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                121958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                121958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                121958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   314                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       675469                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   471.979830                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   335.871507                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   360.997720                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         8568      1.27%      1.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       226685     33.56%     34.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       121737     18.02%     52.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        47803      7.08%     59.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        29949      4.43%     64.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        33305      4.93%     69.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        31729      4.70%     73.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        31211      4.62%     78.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       144482     21.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       675469                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       121958                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.845422                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    22.376659                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.813458                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         4169      3.42%      3.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        29441     24.14%     27.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        15956     13.08%     40.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        22217     18.22%     58.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        19697     16.15%     75.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         7699      6.31%     81.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         6330      5.19%     86.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         3523      2.89%     89.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         8130      6.67%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         3672      3.01%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37          979      0.80%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39          120      0.10%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41           24      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       121958                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       121958                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.999582                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.999413                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.077419                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16              26      0.02%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             313      0.26%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          121305     99.46%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             314      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       121958                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             178316160                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              140492352                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              178316160                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           140493824                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       87.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       68.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    87.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    68.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2042040963576                       # Total gap between requests
system.mem_ctrls1.avgGap                    819865.30                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    178316160                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    140492352                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 87322406.758923962712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 68799879.426867008209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2786190                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2195216                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  83950062284                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47134732855176                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     30130.77                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  21471569.47                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   86.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1493545200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           793834305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6381703440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3689287200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    322014865770                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    512971330560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1008541282155                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       493.888227                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1330088959843                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 643766498872                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3329317740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1769570550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        13511693160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        7769620260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    568347013110                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    305535723840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1061459654340                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       519.802645                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 788706888519                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1185148570196                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         2919                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2919                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         2919                       # number of overall hits
system.l2.overall_hits::total                    2919                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2787469                       # number of demand (read+write) misses
system.l2.demand_misses::total                2787469                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2787469                       # number of overall misses
system.l2.overall_misses::total               2787469                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 225474333612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     225474333612                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 225474333612                       # number of overall miss cycles
system.l2.overall_miss_latency::total    225474333612                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2790388                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2790388                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2790388                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2790388                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998954                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998954                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998954                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998954                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 80888.552881                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80888.552881                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80888.552881                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80888.552881                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2207620                       # number of writebacks
system.l2.writebacks::total                   2207620                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2787469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2787469                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2787469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2787469                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 201648137126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 201648137126                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 201648137126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 201648137126                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998954                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998954                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72340.943388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72340.943388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72340.943388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72340.943388                       # average overall mshr miss latency
system.l2.replacements                        2787469                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2210519                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2210519                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2210519                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2210519                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8754                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8754                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 728                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     65240484                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      65240484                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89616.049451                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89616.049451                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     59016775                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     59016775                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81066.998626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81066.998626                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2786741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2786741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 225409093128                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 225409093128                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2789660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2789660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80886.272936                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80886.272936                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2786741                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2786741                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 201589120351                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 201589120351                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72338.663819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72338.663819                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     5572843                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2787981                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998881                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.data         0.047865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   511.952135                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.data        0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  92079885                       # Number of tag accesses
system.l2.tags.data_accesses                 92079885                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957956421285                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2042043578715                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099833                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1493318091                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3495417924                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099833                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1493318091                       # number of overall hits
system.cpu.icache.overall_hits::total      3495417924                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            793                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          793                       # number of overall misses
system.cpu.icache.overall_misses::total           793                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1493318091                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3495418717                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1493318091                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3495418717                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          169                       # number of writebacks
system.cpu.icache.writebacks::total               169                       # number of writebacks
system.cpu.icache.replacements                    169                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099833                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1493318091                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3495417924                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           793                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1493318091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3495418717                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.670767                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3495418717                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4407842.013871                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.670767                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      136321330756                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     136321330756                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756095953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    625511890                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1381607843                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756095953                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    625511890                       # number of overall hits
system.cpu.dcache.overall_hits::total      1381607843                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6830767                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2790206                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9620973                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6830767                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2790206                       # number of overall misses
system.cpu.dcache.overall_misses::total       9620973                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 231302175909                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 231302175909                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 231302175909                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 231302175909                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762926720                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    628302096                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1391228816                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762926720                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    628302096                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1391228816                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006915                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008953                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.004441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006915                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82897.884926                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24041.453594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82897.884926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24041.453594                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8431867                       # number of writebacks
system.cpu.dcache.writebacks::total           8431867                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2790206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2790206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2790206                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2790206                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 228975144105                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 228975144105                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 228975144105                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 228975144105                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002006                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82063.884926                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82063.884926                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82063.884926                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82063.884926                       # average overall mshr miss latency
system.cpu.dcache.replacements                9621091                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393187355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    350023474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       743210829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2772627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2789478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5562105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 231235417545                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 231235417545                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395959982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    352812952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    748772934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82895.587470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41573.364319                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2789478                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2789478                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 228908992893                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 228908992893                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007906                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82061.587470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82061.587470                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362908598                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    275488416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      638397014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4058140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          728                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4058868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     66758364                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     66758364                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366966738                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    275489144                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    642455882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006318                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91701.049451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    16.447533                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     66151212                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66151212                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90867.049451                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90867.049451                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28387195                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     26899307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     55286502                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          192                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          182                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          374                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     15830988                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     15830988                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28387387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     26899489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     55286876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 86983.450549                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 42328.844920                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          182                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          182                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     15679200                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15679200                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 86149.450549                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 86149.450549                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28387387                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     26899489                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     55286876                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28387387                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     26899489                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     55286876                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999541                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1501802568                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9621347                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            156.090677                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.825799                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.173742                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539741                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       48067303523                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      48067303523                       # Number of data accesses

---------- End Simulation Statistics   ----------
