// Created by IP Generator (Version 2023.2-SP1 build 147282)
// Instantiation Template
//
// Insert the following codes into your Verilog file.
//   * Change the_instance_name to your own instance name.
//   * Change the signal names in the port associations


Debug_pll the_instance_name (
  .clkout0(clkout0),      // output
  .lock(lock),            // output
  .clkin1_p(clkin1_p),    // input
  .clkin1_n(clkin1_n)     // input
);
