module mux(

	input clk,
	input reset_L,
	input selector,
	input [1:0] data_in0,
	input [1:0] data_in1,
	input valid_0, valid_1,
	output reg valid_out,
	output reg [1:0] data_out);

    always @(posedge clk ) begin
        if (~reset_L)
            data_out <= 0;
        else if (valid_0 or valid_1)
            if (~selector)
                data_out <= data_in0;
            else 
                data_out <= data_in1;
        else 
            data_out <= data_out;
    end

    always @(*) 
	begin
		if (selector & valid_1)
			valid_out = 1;
		else if (~selector & valid_0)
			valid_out = 1;
		else 
			valid_out = 0;
    end
endmodule

