#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002071d923ba0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000002071d9987e0_0 .net "PC", 31 0, v000002071d98c110_0;  1 drivers
v000002071d997fc0_0 .var "clk", 0 0;
v000002071d998ec0_0 .net "clkout", 0 0, L_000002071d914d70;  1 drivers
v000002071d998b00_0 .net "cycles_consumed", 31 0, v000002071d995d30_0;  1 drivers
v000002071d998420_0 .net "regs0", 31 0, L_000002071d915a90;  1 drivers
v000002071d998c40_0 .net "regs1", 31 0, L_000002071d915780;  1 drivers
v000002071d998a60_0 .net "regs2", 31 0, L_000002071d914f30;  1 drivers
v000002071d998ce0_0 .net "regs3", 31 0, L_000002071d915940;  1 drivers
v000002071d998560_0 .net "regs4", 31 0, L_000002071d914c20;  1 drivers
v000002071d997700_0 .net "regs5", 31 0, L_000002071d914fa0;  1 drivers
v000002071d997c00_0 .var "rst", 0 0;
S_000002071d926c60 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000002071d923ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002071d926df0 .param/l "RType" 0 4 2, C4<000000>;
P_000002071d926e28 .param/l "add" 0 4 5, C4<100000>;
P_000002071d926e60 .param/l "addi" 0 4 8, C4<001000>;
P_000002071d926e98 .param/l "addu" 0 4 5, C4<100001>;
P_000002071d926ed0 .param/l "and_" 0 4 5, C4<100100>;
P_000002071d926f08 .param/l "andi" 0 4 8, C4<001100>;
P_000002071d926f40 .param/l "beq" 0 4 10, C4<000100>;
P_000002071d926f78 .param/l "bne" 0 4 10, C4<000101>;
P_000002071d926fb0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002071d926fe8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002071d927020 .param/l "j" 0 4 12, C4<000010>;
P_000002071d927058 .param/l "jal" 0 4 12, C4<000011>;
P_000002071d927090 .param/l "jr" 0 4 6, C4<001000>;
P_000002071d9270c8 .param/l "lw" 0 4 8, C4<100011>;
P_000002071d927100 .param/l "nor_" 0 4 5, C4<100111>;
P_000002071d927138 .param/l "or_" 0 4 5, C4<100101>;
P_000002071d927170 .param/l "ori" 0 4 8, C4<001101>;
P_000002071d9271a8 .param/l "sgt" 0 4 6, C4<101011>;
P_000002071d9271e0 .param/l "sll" 0 4 6, C4<000000>;
P_000002071d927218 .param/l "slt" 0 4 5, C4<101010>;
P_000002071d927250 .param/l "slti" 0 4 8, C4<101010>;
P_000002071d927288 .param/l "srl" 0 4 6, C4<000010>;
P_000002071d9272c0 .param/l "sub" 0 4 5, C4<100010>;
P_000002071d9272f8 .param/l "subu" 0 4 5, C4<100011>;
P_000002071d927330 .param/l "sw" 0 4 8, C4<101011>;
P_000002071d927368 .param/l "xor_" 0 4 5, C4<100110>;
P_000002071d9273a0 .param/l "xori" 0 4 8, C4<001110>;
L_000002071d915860 .functor NOT 1, v000002071d997c00_0, C4<0>, C4<0>, C4<0>;
L_000002071d914bb0 .functor NOT 1, v000002071d997c00_0, C4<0>, C4<0>, C4<0>;
L_000002071d915240 .functor NOT 1, v000002071d997c00_0, C4<0>, C4<0>, C4<0>;
L_000002071d9151d0 .functor NOT 1, v000002071d997c00_0, C4<0>, C4<0>, C4<0>;
L_000002071d915710 .functor NOT 1, v000002071d997c00_0, C4<0>, C4<0>, C4<0>;
L_000002071d915a20 .functor NOT 1, v000002071d997c00_0, C4<0>, C4<0>, C4<0>;
L_000002071d915400 .functor NOT 1, v000002071d997c00_0, C4<0>, C4<0>, C4<0>;
L_000002071d915320 .functor NOT 1, v000002071d997c00_0, C4<0>, C4<0>, C4<0>;
L_000002071d914d70 .functor OR 1, v000002071d997fc0_0, v000002071d90c290_0, C4<0>, C4<0>;
L_000002071d9152b0 .functor OR 1, L_000002071d9972a0, L_000002071d997340, C4<0>, C4<0>;
L_000002071d915390 .functor AND 1, L_000002071d9f15f0, L_000002071d9f2270, C4<1>, C4<1>;
L_000002071d915470 .functor NOT 1, v000002071d997c00_0, C4<0>, C4<0>, C4<0>;
L_000002071d914d00 .functor OR 1, L_000002071d9f29f0, L_000002071d9f2630, C4<0>, C4<0>;
L_000002071d915010 .functor OR 1, L_000002071d914d00, L_000002071d9f2450, C4<0>, C4<0>;
L_000002071d914e50 .functor OR 1, L_000002071d9f1870, L_000002071d9f1d70, C4<0>, C4<0>;
L_000002071d915080 .functor AND 1, L_000002071d9f2590, L_000002071d914e50, C4<1>, C4<1>;
L_000002071d915160 .functor OR 1, L_000002071d9f2a90, L_000002071d9f1af0, C4<0>, C4<0>;
L_000002071d9154e0 .functor AND 1, L_000002071d9f1a50, L_000002071d915160, C4<1>, C4<1>;
v000002071d98c750_0 .net "ALUOp", 3 0, v000002071d90c010_0;  1 drivers
v000002071d98ca70_0 .net "ALUResult", 31 0, v000002071d93c780_0;  1 drivers
v000002071d98c570_0 .net "ALUSrc", 0 0, v000002071d90b4d0_0;  1 drivers
v000002071d98c930_0 .net "ALUin2", 31 0, L_000002071d9f1e10;  1 drivers
v000002071d98d330_0 .net "MemReadEn", 0 0, v000002071d90b570_0;  1 drivers
v000002071d98c9d0_0 .net "MemWriteEn", 0 0, v000002071d90c1f0_0;  1 drivers
v000002071d98db50_0 .net "MemtoReg", 0 0, v000002071d90c150_0;  1 drivers
v000002071d98d470_0 .net "PC", 31 0, v000002071d98c110_0;  alias, 1 drivers
v000002071d98d150_0 .net "PCPlus1", 31 0, L_000002071d998240;  1 drivers
v000002071d98d8d0_0 .net "PCsrc", 1 0, v000002071d93ce60_0;  1 drivers
v000002071d98c070_0 .net "RegDst", 0 0, v000002071d90c830_0;  1 drivers
v000002071d98d3d0_0 .net "RegWriteEn", 0 0, v000002071d90c650_0;  1 drivers
v000002071d98d790_0 .net "WriteRegister", 4 0, L_000002071d9f2310;  1 drivers
v000002071d98d0b0_0 .net *"_ivl_0", 0 0, L_000002071d915860;  1 drivers
L_000002071d9990d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002071d98c1b0_0 .net/2u *"_ivl_10", 4 0, L_000002071d9990d0;  1 drivers
L_000002071d9994c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d98dc90_0 .net *"_ivl_101", 15 0, L_000002071d9994c0;  1 drivers
v000002071d98d5b0_0 .net *"_ivl_102", 31 0, L_000002071d9f23b0;  1 drivers
L_000002071d999508 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d98ddd0_0 .net *"_ivl_105", 25 0, L_000002071d999508;  1 drivers
L_000002071d999550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d98dbf0_0 .net/2u *"_ivl_106", 31 0, L_000002071d999550;  1 drivers
v000002071d98c250_0 .net *"_ivl_108", 0 0, L_000002071d9f15f0;  1 drivers
L_000002071d999598 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002071d98c2f0_0 .net/2u *"_ivl_110", 5 0, L_000002071d999598;  1 drivers
v000002071d98d510_0 .net *"_ivl_112", 0 0, L_000002071d9f2270;  1 drivers
v000002071d98cb10_0 .net *"_ivl_115", 0 0, L_000002071d915390;  1 drivers
v000002071d98c390_0 .net *"_ivl_116", 47 0, L_000002071d9f2090;  1 drivers
L_000002071d9995e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d98da10_0 .net *"_ivl_119", 15 0, L_000002071d9995e0;  1 drivers
L_000002071d999118 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002071d98d650_0 .net/2u *"_ivl_12", 5 0, L_000002071d999118;  1 drivers
v000002071d98c890_0 .net *"_ivl_120", 47 0, L_000002071d9f1690;  1 drivers
L_000002071d999628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d98c430_0 .net *"_ivl_123", 15 0, L_000002071d999628;  1 drivers
v000002071d98c4d0_0 .net *"_ivl_125", 0 0, L_000002071d9f14b0;  1 drivers
v000002071d98d6f0_0 .net *"_ivl_126", 31 0, L_000002071d9f1c30;  1 drivers
v000002071d98c7f0_0 .net *"_ivl_128", 47 0, L_000002071d9f2db0;  1 drivers
v000002071d98cc50_0 .net *"_ivl_130", 47 0, L_000002071d9f19b0;  1 drivers
v000002071d98d830_0 .net *"_ivl_132", 47 0, L_000002071d9f2f90;  1 drivers
v000002071d98c610_0 .net *"_ivl_134", 47 0, L_000002071d9f2c70;  1 drivers
L_000002071d999670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002071d98ccf0_0 .net/2u *"_ivl_138", 1 0, L_000002071d999670;  1 drivers
v000002071d98cd90_0 .net *"_ivl_14", 0 0, L_000002071d998920;  1 drivers
v000002071d98dab0_0 .net *"_ivl_140", 0 0, L_000002071d9f17d0;  1 drivers
L_000002071d9996b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002071d98ce30_0 .net/2u *"_ivl_142", 1 0, L_000002071d9996b8;  1 drivers
v000002071d98ced0_0 .net *"_ivl_144", 0 0, L_000002071d9f1550;  1 drivers
L_000002071d999700 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002071d98cf70_0 .net/2u *"_ivl_146", 1 0, L_000002071d999700;  1 drivers
v000002071d98d010_0 .net *"_ivl_148", 0 0, L_000002071d9f2e50;  1 drivers
L_000002071d999748 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002071d98d1f0_0 .net/2u *"_ivl_150", 31 0, L_000002071d999748;  1 drivers
L_000002071d999790 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002071d98d290_0 .net/2u *"_ivl_152", 31 0, L_000002071d999790;  1 drivers
v000002071d994a40_0 .net *"_ivl_154", 31 0, L_000002071d9f10f0;  1 drivers
v000002071d9944a0_0 .net *"_ivl_156", 31 0, L_000002071d9f2ef0;  1 drivers
L_000002071d999160 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002071d994c20_0 .net/2u *"_ivl_16", 4 0, L_000002071d999160;  1 drivers
v000002071d993d20_0 .net *"_ivl_160", 0 0, L_000002071d915470;  1 drivers
L_000002071d999820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d993b40_0 .net/2u *"_ivl_162", 31 0, L_000002071d999820;  1 drivers
L_000002071d9998f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002071d993fa0_0 .net/2u *"_ivl_166", 5 0, L_000002071d9998f8;  1 drivers
v000002071d9933c0_0 .net *"_ivl_168", 0 0, L_000002071d9f29f0;  1 drivers
L_000002071d999940 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002071d993dc0_0 .net/2u *"_ivl_170", 5 0, L_000002071d999940;  1 drivers
v000002071d993460_0 .net *"_ivl_172", 0 0, L_000002071d9f2630;  1 drivers
v000002071d994040_0 .net *"_ivl_175", 0 0, L_000002071d914d00;  1 drivers
L_000002071d999988 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002071d994ae0_0 .net/2u *"_ivl_176", 5 0, L_000002071d999988;  1 drivers
v000002071d9930a0_0 .net *"_ivl_178", 0 0, L_000002071d9f2450;  1 drivers
v000002071d993780_0 .net *"_ivl_181", 0 0, L_000002071d915010;  1 drivers
L_000002071d9999d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d993820_0 .net/2u *"_ivl_182", 15 0, L_000002071d9999d0;  1 drivers
v000002071d993640_0 .net *"_ivl_184", 31 0, L_000002071d9f1ff0;  1 drivers
v000002071d993500_0 .net *"_ivl_187", 0 0, L_000002071d9f2bd0;  1 drivers
v000002071d9940e0_0 .net *"_ivl_188", 15 0, L_000002071d9f28b0;  1 drivers
v000002071d9947c0_0 .net *"_ivl_19", 4 0, L_000002071d997660;  1 drivers
v000002071d993140_0 .net *"_ivl_190", 31 0, L_000002071d9f1230;  1 drivers
v000002071d994cc0_0 .net *"_ivl_194", 31 0, L_000002071d9f2d10;  1 drivers
L_000002071d999a18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d994180_0 .net *"_ivl_197", 25 0, L_000002071d999a18;  1 drivers
L_000002071d999a60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d9931e0_0 .net/2u *"_ivl_198", 31 0, L_000002071d999a60;  1 drivers
L_000002071d999088 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002071d994220_0 .net/2u *"_ivl_2", 5 0, L_000002071d999088;  1 drivers
v000002071d9938c0_0 .net *"_ivl_20", 4 0, L_000002071d9982e0;  1 drivers
v000002071d994b80_0 .net *"_ivl_200", 0 0, L_000002071d9f2590;  1 drivers
L_000002071d999aa8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002071d993c80_0 .net/2u *"_ivl_202", 5 0, L_000002071d999aa8;  1 drivers
v000002071d993aa0_0 .net *"_ivl_204", 0 0, L_000002071d9f1870;  1 drivers
L_000002071d999af0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002071d993280_0 .net/2u *"_ivl_206", 5 0, L_000002071d999af0;  1 drivers
v000002071d994d60_0 .net *"_ivl_208", 0 0, L_000002071d9f1d70;  1 drivers
v000002071d9935a0_0 .net *"_ivl_211", 0 0, L_000002071d914e50;  1 drivers
v000002071d993960_0 .net *"_ivl_213", 0 0, L_000002071d915080;  1 drivers
L_000002071d999b38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002071d993e60_0 .net/2u *"_ivl_214", 5 0, L_000002071d999b38;  1 drivers
v000002071d994540_0 .net *"_ivl_216", 0 0, L_000002071d9f21d0;  1 drivers
L_000002071d999b80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002071d993a00_0 .net/2u *"_ivl_218", 31 0, L_000002071d999b80;  1 drivers
v000002071d9942c0_0 .net *"_ivl_220", 31 0, L_000002071d9f2950;  1 drivers
v000002071d9949a0_0 .net *"_ivl_224", 31 0, L_000002071d9f2810;  1 drivers
L_000002071d999bc8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d993f00_0 .net *"_ivl_227", 25 0, L_000002071d999bc8;  1 drivers
L_000002071d999c10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d994360_0 .net/2u *"_ivl_228", 31 0, L_000002071d999c10;  1 drivers
v000002071d994860_0 .net *"_ivl_230", 0 0, L_000002071d9f1a50;  1 drivers
L_000002071d999c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002071d994680_0 .net/2u *"_ivl_232", 5 0, L_000002071d999c58;  1 drivers
v000002071d993be0_0 .net *"_ivl_234", 0 0, L_000002071d9f2a90;  1 drivers
L_000002071d999ca0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002071d994400_0 .net/2u *"_ivl_236", 5 0, L_000002071d999ca0;  1 drivers
v000002071d993320_0 .net *"_ivl_238", 0 0, L_000002071d9f1af0;  1 drivers
v000002071d994f40_0 .net *"_ivl_24", 0 0, L_000002071d915240;  1 drivers
v000002071d9945e0_0 .net *"_ivl_241", 0 0, L_000002071d915160;  1 drivers
v000002071d9936e0_0 .net *"_ivl_243", 0 0, L_000002071d9154e0;  1 drivers
L_000002071d999ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002071d994720_0 .net/2u *"_ivl_244", 5 0, L_000002071d999ce8;  1 drivers
v000002071d994900_0 .net *"_ivl_246", 0 0, L_000002071d9f26d0;  1 drivers
v000002071d994e00_0 .net *"_ivl_248", 31 0, L_000002071d9f2b30;  1 drivers
L_000002071d9991a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002071d994ea0_0 .net/2u *"_ivl_26", 4 0, L_000002071d9991a8;  1 drivers
v000002071d996d70_0 .net *"_ivl_29", 4 0, L_000002071d998f60;  1 drivers
v000002071d9953d0_0 .net *"_ivl_32", 0 0, L_000002071d9151d0;  1 drivers
L_000002071d9991f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002071d995790_0 .net/2u *"_ivl_34", 4 0, L_000002071d9991f0;  1 drivers
v000002071d996370_0 .net *"_ivl_37", 4 0, L_000002071d997d40;  1 drivers
v000002071d995970_0 .net *"_ivl_40", 0 0, L_000002071d915710;  1 drivers
L_000002071d999238 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d996e10_0 .net/2u *"_ivl_42", 15 0, L_000002071d999238;  1 drivers
v000002071d996410_0 .net *"_ivl_45", 15 0, L_000002071d997840;  1 drivers
v000002071d9950b0_0 .net *"_ivl_48", 0 0, L_000002071d915a20;  1 drivers
v000002071d995650_0 .net *"_ivl_5", 5 0, L_000002071d998600;  1 drivers
L_000002071d999280 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d996eb0_0 .net/2u *"_ivl_50", 36 0, L_000002071d999280;  1 drivers
L_000002071d9992c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d996730_0 .net/2u *"_ivl_52", 31 0, L_000002071d9992c8;  1 drivers
v000002071d9955b0_0 .net *"_ivl_55", 4 0, L_000002071d997a20;  1 drivers
v000002071d9956f0_0 .net *"_ivl_56", 36 0, L_000002071d9978e0;  1 drivers
v000002071d995e70_0 .net *"_ivl_58", 36 0, L_000002071d997e80;  1 drivers
v000002071d9964b0_0 .net *"_ivl_62", 0 0, L_000002071d915400;  1 drivers
L_000002071d999310 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002071d995830_0 .net/2u *"_ivl_64", 5 0, L_000002071d999310;  1 drivers
v000002071d996b90_0 .net *"_ivl_67", 5 0, L_000002071d997200;  1 drivers
v000002071d9958d0_0 .net *"_ivl_70", 0 0, L_000002071d915320;  1 drivers
L_000002071d999358 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d995a10_0 .net/2u *"_ivl_72", 57 0, L_000002071d999358;  1 drivers
L_000002071d9993a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d996f50_0 .net/2u *"_ivl_74", 31 0, L_000002071d9993a0;  1 drivers
v000002071d995ab0_0 .net *"_ivl_77", 25 0, L_000002071d9989c0;  1 drivers
v000002071d995c90_0 .net *"_ivl_78", 57 0, L_000002071d998060;  1 drivers
v000002071d995470_0 .net *"_ivl_8", 0 0, L_000002071d914bb0;  1 drivers
v000002071d9960f0_0 .net *"_ivl_80", 57 0, L_000002071d997b60;  1 drivers
L_000002071d9993e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002071d9967d0_0 .net/2u *"_ivl_84", 31 0, L_000002071d9993e8;  1 drivers
L_000002071d999430 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002071d995150_0 .net/2u *"_ivl_88", 5 0, L_000002071d999430;  1 drivers
v000002071d996cd0_0 .net *"_ivl_90", 0 0, L_000002071d9972a0;  1 drivers
L_000002071d999478 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002071d995b50_0 .net/2u *"_ivl_92", 5 0, L_000002071d999478;  1 drivers
v000002071d996190_0 .net *"_ivl_94", 0 0, L_000002071d997340;  1 drivers
v000002071d995f10_0 .net *"_ivl_97", 0 0, L_000002071d9152b0;  1 drivers
v000002071d995fb0_0 .net *"_ivl_98", 47 0, L_000002071d997480;  1 drivers
v000002071d995bf0_0 .net "adderResult", 31 0, L_000002071d9f12d0;  1 drivers
v000002071d9969b0_0 .net "address", 31 0, L_000002071d9981a0;  1 drivers
v000002071d9965f0_0 .net "clk", 0 0, L_000002071d914d70;  alias, 1 drivers
v000002071d995d30_0 .var "cycles_consumed", 31 0;
o000002071d941888 .functor BUFZ 1, C4<z>; HiZ drive
v000002071d9951f0_0 .net "excep_flag", 0 0, o000002071d941888;  0 drivers
v000002071d996230_0 .net "extImm", 31 0, L_000002071d9f1410;  1 drivers
v000002071d995330_0 .net "funct", 5 0, L_000002071d997f20;  1 drivers
v000002071d996c30_0 .net "hlt", 0 0, v000002071d90c290_0;  1 drivers
v000002071d995290_0 .net "imm", 15 0, L_000002071d9977a0;  1 drivers
v000002071d995510_0 .net "immediate", 31 0, L_000002071d9f1b90;  1 drivers
v000002071d996a50_0 .net "input_clk", 0 0, v000002071d997fc0_0;  1 drivers
v000002071d996550_0 .net "instruction", 31 0, L_000002071d9f1cd0;  1 drivers
v000002071d995dd0_0 .net "memoryReadData", 31 0, v000002071d98c6b0_0;  1 drivers
v000002071d996690_0 .net "nextPC", 31 0, L_000002071d9f1730;  1 drivers
v000002071d996870_0 .net "opcode", 5 0, L_000002071d9975c0;  1 drivers
v000002071d996050_0 .net "rd", 4 0, L_000002071d998380;  1 drivers
v000002071d9962d0_0 .net "readData1", 31 0, L_000002071d914c90;  1 drivers
v000002071d996910_0 .net "readData1_w", 31 0, L_000002071d9f40b0;  1 drivers
v000002071d996af0_0 .net "readData2", 31 0, L_000002071d9159b0;  1 drivers
v000002071d997de0_0 .net "regs0", 31 0, L_000002071d915a90;  alias, 1 drivers
v000002071d997980_0 .net "regs1", 31 0, L_000002071d915780;  alias, 1 drivers
v000002071d998740_0 .net "regs2", 31 0, L_000002071d914f30;  alias, 1 drivers
v000002071d9986a0_0 .net "regs3", 31 0, L_000002071d915940;  alias, 1 drivers
v000002071d998100_0 .net "regs4", 31 0, L_000002071d914c20;  alias, 1 drivers
v000002071d997ca0_0 .net "regs5", 31 0, L_000002071d914fa0;  alias, 1 drivers
v000002071d998d80_0 .net "rs", 4 0, L_000002071d9970c0;  1 drivers
v000002071d9973e0_0 .net "rst", 0 0, v000002071d997c00_0;  1 drivers
v000002071d9984c0_0 .net "rt", 4 0, L_000002071d997ac0;  1 drivers
v000002071d998880_0 .net "shamt", 31 0, L_000002071d997160;  1 drivers
v000002071d997520_0 .net "wire_instruction", 31 0, L_000002071d9158d0;  1 drivers
v000002071d998ba0_0 .net "writeData", 31 0, L_000002071d9f3250;  1 drivers
v000002071d998e20_0 .net "zero", 0 0, L_000002071d9f4a10;  1 drivers
L_000002071d998600 .part L_000002071d9f1cd0, 26, 6;
L_000002071d9975c0 .functor MUXZ 6, L_000002071d998600, L_000002071d999088, L_000002071d915860, C4<>;
L_000002071d998920 .cmp/eq 6, L_000002071d9975c0, L_000002071d999118;
L_000002071d997660 .part L_000002071d9f1cd0, 11, 5;
L_000002071d9982e0 .functor MUXZ 5, L_000002071d997660, L_000002071d999160, L_000002071d998920, C4<>;
L_000002071d998380 .functor MUXZ 5, L_000002071d9982e0, L_000002071d9990d0, L_000002071d914bb0, C4<>;
L_000002071d998f60 .part L_000002071d9f1cd0, 21, 5;
L_000002071d9970c0 .functor MUXZ 5, L_000002071d998f60, L_000002071d9991a8, L_000002071d915240, C4<>;
L_000002071d997d40 .part L_000002071d9f1cd0, 16, 5;
L_000002071d997ac0 .functor MUXZ 5, L_000002071d997d40, L_000002071d9991f0, L_000002071d9151d0, C4<>;
L_000002071d997840 .part L_000002071d9f1cd0, 0, 16;
L_000002071d9977a0 .functor MUXZ 16, L_000002071d997840, L_000002071d999238, L_000002071d915710, C4<>;
L_000002071d997a20 .part L_000002071d9f1cd0, 6, 5;
L_000002071d9978e0 .concat [ 5 32 0 0], L_000002071d997a20, L_000002071d9992c8;
L_000002071d997e80 .functor MUXZ 37, L_000002071d9978e0, L_000002071d999280, L_000002071d915a20, C4<>;
L_000002071d997160 .part L_000002071d997e80, 0, 32;
L_000002071d997200 .part L_000002071d9f1cd0, 0, 6;
L_000002071d997f20 .functor MUXZ 6, L_000002071d997200, L_000002071d999310, L_000002071d915400, C4<>;
L_000002071d9989c0 .part L_000002071d9f1cd0, 0, 26;
L_000002071d998060 .concat [ 26 32 0 0], L_000002071d9989c0, L_000002071d9993a0;
L_000002071d997b60 .functor MUXZ 58, L_000002071d998060, L_000002071d999358, L_000002071d915320, C4<>;
L_000002071d9981a0 .part L_000002071d997b60, 0, 32;
L_000002071d998240 .arith/sum 32, v000002071d98c110_0, L_000002071d9993e8;
L_000002071d9972a0 .cmp/eq 6, L_000002071d9975c0, L_000002071d999430;
L_000002071d997340 .cmp/eq 6, L_000002071d9975c0, L_000002071d999478;
L_000002071d997480 .concat [ 32 16 0 0], L_000002071d9981a0, L_000002071d9994c0;
L_000002071d9f23b0 .concat [ 6 26 0 0], L_000002071d9975c0, L_000002071d999508;
L_000002071d9f15f0 .cmp/eq 32, L_000002071d9f23b0, L_000002071d999550;
L_000002071d9f2270 .cmp/eq 6, L_000002071d997f20, L_000002071d999598;
L_000002071d9f2090 .concat [ 32 16 0 0], L_000002071d914c90, L_000002071d9995e0;
L_000002071d9f1690 .concat [ 32 16 0 0], v000002071d98c110_0, L_000002071d999628;
L_000002071d9f14b0 .part L_000002071d9977a0, 15, 1;
LS_000002071d9f1c30_0_0 .concat [ 1 1 1 1], L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0;
LS_000002071d9f1c30_0_4 .concat [ 1 1 1 1], L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0;
LS_000002071d9f1c30_0_8 .concat [ 1 1 1 1], L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0;
LS_000002071d9f1c30_0_12 .concat [ 1 1 1 1], L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0;
LS_000002071d9f1c30_0_16 .concat [ 1 1 1 1], L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0;
LS_000002071d9f1c30_0_20 .concat [ 1 1 1 1], L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0;
LS_000002071d9f1c30_0_24 .concat [ 1 1 1 1], L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0;
LS_000002071d9f1c30_0_28 .concat [ 1 1 1 1], L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0, L_000002071d9f14b0;
LS_000002071d9f1c30_1_0 .concat [ 4 4 4 4], LS_000002071d9f1c30_0_0, LS_000002071d9f1c30_0_4, LS_000002071d9f1c30_0_8, LS_000002071d9f1c30_0_12;
LS_000002071d9f1c30_1_4 .concat [ 4 4 4 4], LS_000002071d9f1c30_0_16, LS_000002071d9f1c30_0_20, LS_000002071d9f1c30_0_24, LS_000002071d9f1c30_0_28;
L_000002071d9f1c30 .concat [ 16 16 0 0], LS_000002071d9f1c30_1_0, LS_000002071d9f1c30_1_4;
L_000002071d9f2db0 .concat [ 16 32 0 0], L_000002071d9977a0, L_000002071d9f1c30;
L_000002071d9f19b0 .arith/sum 48, L_000002071d9f1690, L_000002071d9f2db0;
L_000002071d9f2f90 .functor MUXZ 48, L_000002071d9f19b0, L_000002071d9f2090, L_000002071d915390, C4<>;
L_000002071d9f2c70 .functor MUXZ 48, L_000002071d9f2f90, L_000002071d997480, L_000002071d9152b0, C4<>;
L_000002071d9f12d0 .part L_000002071d9f2c70, 0, 32;
L_000002071d9f17d0 .cmp/eq 2, v000002071d93ce60_0, L_000002071d999670;
L_000002071d9f1550 .cmp/eq 2, v000002071d93ce60_0, L_000002071d9996b8;
L_000002071d9f2e50 .cmp/eq 2, v000002071d93ce60_0, L_000002071d999700;
L_000002071d9f10f0 .functor MUXZ 32, L_000002071d999790, L_000002071d999748, L_000002071d9f2e50, C4<>;
L_000002071d9f2ef0 .functor MUXZ 32, L_000002071d9f10f0, L_000002071d9f12d0, L_000002071d9f1550, C4<>;
L_000002071d9f1730 .functor MUXZ 32, L_000002071d9f2ef0, L_000002071d998240, L_000002071d9f17d0, C4<>;
L_000002071d9f1cd0 .functor MUXZ 32, L_000002071d9158d0, L_000002071d999820, L_000002071d915470, C4<>;
L_000002071d9f29f0 .cmp/eq 6, L_000002071d9975c0, L_000002071d9998f8;
L_000002071d9f2630 .cmp/eq 6, L_000002071d9975c0, L_000002071d999940;
L_000002071d9f2450 .cmp/eq 6, L_000002071d9975c0, L_000002071d999988;
L_000002071d9f1ff0 .concat [ 16 16 0 0], L_000002071d9977a0, L_000002071d9999d0;
L_000002071d9f2bd0 .part L_000002071d9977a0, 15, 1;
LS_000002071d9f28b0_0_0 .concat [ 1 1 1 1], L_000002071d9f2bd0, L_000002071d9f2bd0, L_000002071d9f2bd0, L_000002071d9f2bd0;
LS_000002071d9f28b0_0_4 .concat [ 1 1 1 1], L_000002071d9f2bd0, L_000002071d9f2bd0, L_000002071d9f2bd0, L_000002071d9f2bd0;
LS_000002071d9f28b0_0_8 .concat [ 1 1 1 1], L_000002071d9f2bd0, L_000002071d9f2bd0, L_000002071d9f2bd0, L_000002071d9f2bd0;
LS_000002071d9f28b0_0_12 .concat [ 1 1 1 1], L_000002071d9f2bd0, L_000002071d9f2bd0, L_000002071d9f2bd0, L_000002071d9f2bd0;
L_000002071d9f28b0 .concat [ 4 4 4 4], LS_000002071d9f28b0_0_0, LS_000002071d9f28b0_0_4, LS_000002071d9f28b0_0_8, LS_000002071d9f28b0_0_12;
L_000002071d9f1230 .concat [ 16 16 0 0], L_000002071d9977a0, L_000002071d9f28b0;
L_000002071d9f1410 .functor MUXZ 32, L_000002071d9f1230, L_000002071d9f1ff0, L_000002071d915010, C4<>;
L_000002071d9f2d10 .concat [ 6 26 0 0], L_000002071d9975c0, L_000002071d999a18;
L_000002071d9f2590 .cmp/eq 32, L_000002071d9f2d10, L_000002071d999a60;
L_000002071d9f1870 .cmp/eq 6, L_000002071d997f20, L_000002071d999aa8;
L_000002071d9f1d70 .cmp/eq 6, L_000002071d997f20, L_000002071d999af0;
L_000002071d9f21d0 .cmp/eq 6, L_000002071d9975c0, L_000002071d999b38;
L_000002071d9f2950 .functor MUXZ 32, L_000002071d9f1410, L_000002071d999b80, L_000002071d9f21d0, C4<>;
L_000002071d9f1b90 .functor MUXZ 32, L_000002071d9f2950, L_000002071d997160, L_000002071d915080, C4<>;
L_000002071d9f2810 .concat [ 6 26 0 0], L_000002071d9975c0, L_000002071d999bc8;
L_000002071d9f1a50 .cmp/eq 32, L_000002071d9f2810, L_000002071d999c10;
L_000002071d9f2a90 .cmp/eq 6, L_000002071d997f20, L_000002071d999c58;
L_000002071d9f1af0 .cmp/eq 6, L_000002071d997f20, L_000002071d999ca0;
L_000002071d9f26d0 .cmp/eq 6, L_000002071d9975c0, L_000002071d999ce8;
L_000002071d9f2b30 .functor MUXZ 32, L_000002071d914c90, v000002071d98c110_0, L_000002071d9f26d0, C4<>;
L_000002071d9f40b0 .functor MUXZ 32, L_000002071d9f2b30, L_000002071d9159b0, L_000002071d9154e0, C4<>;
S_000002071d8a0b80 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002071d926c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002071d919bd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002071d9150f0 .functor NOT 1, v000002071d90b4d0_0, C4<0>, C4<0>, C4<0>;
v000002071d90b070_0 .net *"_ivl_0", 0 0, L_000002071d9150f0;  1 drivers
v000002071d90b250_0 .net "in1", 31 0, L_000002071d9159b0;  alias, 1 drivers
v000002071d90b2f0_0 .net "in2", 31 0, L_000002071d9f1b90;  alias, 1 drivers
v000002071d90b390_0 .net "out", 31 0, L_000002071d9f1e10;  alias, 1 drivers
v000002071d90b430_0 .net "s", 0 0, v000002071d90b4d0_0;  alias, 1 drivers
L_000002071d9f1e10 .functor MUXZ 32, L_000002071d9f1b90, L_000002071d9159b0, L_000002071d9150f0, C4<>;
S_000002071d8a0d10 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002071d926c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002071d93b450 .param/l "RType" 0 4 2, C4<000000>;
P_000002071d93b488 .param/l "add" 0 4 5, C4<100000>;
P_000002071d93b4c0 .param/l "addi" 0 4 8, C4<001000>;
P_000002071d93b4f8 .param/l "addu" 0 4 5, C4<100001>;
P_000002071d93b530 .param/l "and_" 0 4 5, C4<100100>;
P_000002071d93b568 .param/l "andi" 0 4 8, C4<001100>;
P_000002071d93b5a0 .param/l "beq" 0 4 10, C4<000100>;
P_000002071d93b5d8 .param/l "bne" 0 4 10, C4<000101>;
P_000002071d93b610 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002071d93b648 .param/l "j" 0 4 12, C4<000010>;
P_000002071d93b680 .param/l "jal" 0 4 12, C4<000011>;
P_000002071d93b6b8 .param/l "jr" 0 4 6, C4<001000>;
P_000002071d93b6f0 .param/l "lw" 0 4 8, C4<100011>;
P_000002071d93b728 .param/l "nor_" 0 4 5, C4<100111>;
P_000002071d93b760 .param/l "or_" 0 4 5, C4<100101>;
P_000002071d93b798 .param/l "ori" 0 4 8, C4<001101>;
P_000002071d93b7d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002071d93b808 .param/l "sll" 0 4 6, C4<000000>;
P_000002071d93b840 .param/l "slt" 0 4 5, C4<101010>;
P_000002071d93b878 .param/l "slti" 0 4 8, C4<101010>;
P_000002071d93b8b0 .param/l "srl" 0 4 6, C4<000010>;
P_000002071d93b8e8 .param/l "sub" 0 4 5, C4<100010>;
P_000002071d93b920 .param/l "subu" 0 4 5, C4<100011>;
P_000002071d93b958 .param/l "sw" 0 4 8, C4<101011>;
P_000002071d93b990 .param/l "xor_" 0 4 5, C4<100110>;
P_000002071d93b9c8 .param/l "xori" 0 4 8, C4<001110>;
v000002071d90c010_0 .var "ALUOp", 3 0;
v000002071d90b4d0_0 .var "ALUSrc", 0 0;
v000002071d90b570_0 .var "MemReadEn", 0 0;
v000002071d90c1f0_0 .var "MemWriteEn", 0 0;
v000002071d90c150_0 .var "MemtoReg", 0 0;
v000002071d90c830_0 .var "RegDst", 0 0;
v000002071d90c650_0 .var "RegWriteEn", 0 0;
v000002071d90bbb0_0 .net "funct", 5 0, L_000002071d997f20;  alias, 1 drivers
v000002071d90c290_0 .var "hlt", 0 0;
v000002071d90c330_0 .net "opcode", 5 0, L_000002071d9975c0;  alias, 1 drivers
v000002071d90c8d0_0 .net "rst", 0 0, v000002071d997c00_0;  alias, 1 drivers
E_000002071d919250 .event anyedge, v000002071d90c8d0_0, v000002071d90c330_0, v000002071d90bbb0_0;
S_000002071d8ba350 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000002071d926c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002071d9158d0 .functor BUFZ 32, L_000002071d9f1eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002071d90b610 .array "InstMem", 0 1023, 31 0;
v000002071d90ba70_0 .net *"_ivl_0", 31 0, L_000002071d9f1eb0;  1 drivers
v000002071d90ab70_0 .net *"_ivl_3", 9 0, L_000002071d9f24f0;  1 drivers
v000002071d90b6b0_0 .net *"_ivl_4", 11 0, L_000002071d9f1910;  1 drivers
L_000002071d9997d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002071d90c6f0_0 .net *"_ivl_7", 1 0, L_000002071d9997d8;  1 drivers
v000002071d90ad50_0 .net "address", 31 0, v000002071d98c110_0;  alias, 1 drivers
v000002071d90ca10_0 .var/i "i", 31 0;
v000002071d90c790_0 .net "q", 31 0, L_000002071d9158d0;  alias, 1 drivers
L_000002071d9f1eb0 .array/port v000002071d90b610, L_000002071d9f1910;
L_000002071d9f24f0 .part v000002071d98c110_0, 0, 10;
L_000002071d9f1910 .concat [ 10 2 0 0], L_000002071d9f24f0, L_000002071d9997d8;
S_000002071d8ba4e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002071d926c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002071d914c90 .functor BUFZ 32, L_000002071d9f2130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002071d9159b0 .functor BUFZ 32, L_000002071d9f2770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002071d93c320_1 .array/port v000002071d93c320, 1;
L_000002071d915a90 .functor BUFZ 32, v000002071d93c320_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002071d93c320_2 .array/port v000002071d93c320, 2;
L_000002071d915780 .functor BUFZ 32, v000002071d93c320_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002071d93c320_3 .array/port v000002071d93c320, 3;
L_000002071d914f30 .functor BUFZ 32, v000002071d93c320_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002071d93c320_4 .array/port v000002071d93c320, 4;
L_000002071d915940 .functor BUFZ 32, v000002071d93c320_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002071d93c320_5 .array/port v000002071d93c320, 5;
L_000002071d914c20 .functor BUFZ 32, v000002071d93c320_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002071d93c320_6 .array/port v000002071d93c320, 6;
L_000002071d914fa0 .functor BUFZ 32, v000002071d93c320_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002071d8e87f0_0 .net *"_ivl_0", 31 0, L_000002071d9f2130;  1 drivers
v000002071d93c500_0 .net *"_ivl_10", 6 0, L_000002071d9f1370;  1 drivers
L_000002071d9998b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002071d93c3c0_0 .net *"_ivl_13", 1 0, L_000002071d9998b0;  1 drivers
v000002071d93c6e0_0 .net *"_ivl_2", 6 0, L_000002071d9f1190;  1 drivers
L_000002071d999868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002071d93be20_0 .net *"_ivl_5", 1 0, L_000002071d999868;  1 drivers
v000002071d93d4a0_0 .net *"_ivl_8", 31 0, L_000002071d9f2770;  1 drivers
v000002071d93ba60_0 .net "clk", 0 0, L_000002071d914d70;  alias, 1 drivers
v000002071d93c140_0 .var/i "i", 31 0;
v000002071d93d5e0_0 .net "readData1", 31 0, L_000002071d914c90;  alias, 1 drivers
v000002071d93bf60_0 .net "readData2", 31 0, L_000002071d9159b0;  alias, 1 drivers
v000002071d93bd80_0 .net "readRegister1", 4 0, L_000002071d9970c0;  alias, 1 drivers
v000002071d93c960_0 .net "readRegister2", 4 0, L_000002071d997ac0;  alias, 1 drivers
v000002071d93c320 .array "registers", 31 0, 31 0;
v000002071d93c5a0_0 .net "regs0", 31 0, L_000002071d915a90;  alias, 1 drivers
v000002071d93c820_0 .net "regs1", 31 0, L_000002071d915780;  alias, 1 drivers
v000002071d93cc80_0 .net "regs2", 31 0, L_000002071d914f30;  alias, 1 drivers
v000002071d93c1e0_0 .net "regs3", 31 0, L_000002071d915940;  alias, 1 drivers
v000002071d93caa0_0 .net "regs4", 31 0, L_000002071d914c20;  alias, 1 drivers
v000002071d93ca00_0 .net "regs5", 31 0, L_000002071d914fa0;  alias, 1 drivers
v000002071d93d900_0 .net "rst", 0 0, v000002071d997c00_0;  alias, 1 drivers
v000002071d93d360_0 .net "we", 0 0, v000002071d90c650_0;  alias, 1 drivers
v000002071d93bec0_0 .net "writeData", 31 0, L_000002071d9f3250;  alias, 1 drivers
v000002071d93bce0_0 .net "writeRegister", 4 0, L_000002071d9f2310;  alias, 1 drivers
E_000002071d918fd0/0 .event negedge, v000002071d90c8d0_0;
E_000002071d918fd0/1 .event posedge, v000002071d93ba60_0;
E_000002071d918fd0 .event/or E_000002071d918fd0/0, E_000002071d918fd0/1;
L_000002071d9f2130 .array/port v000002071d93c320, L_000002071d9f1190;
L_000002071d9f1190 .concat [ 5 2 0 0], L_000002071d9970c0, L_000002071d999868;
L_000002071d9f2770 .array/port v000002071d93c320, L_000002071d9f1370;
L_000002071d9f1370 .concat [ 5 2 0 0], L_000002071d997ac0, L_000002071d9998b0;
S_000002071d8a0240 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002071d8ba4e0;
 .timescale 0 0;
v000002071d8e8570_0 .var/i "i", 31 0;
S_000002071d8a03d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002071d926c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002071d918c50 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002071d9156a0 .functor NOT 1, v000002071d90c830_0, C4<0>, C4<0>, C4<0>;
v000002071d93d400_0 .net *"_ivl_0", 0 0, L_000002071d9156a0;  1 drivers
v000002071d93c460_0 .net "in1", 4 0, L_000002071d997ac0;  alias, 1 drivers
v000002071d93c000_0 .net "in2", 4 0, L_000002071d998380;  alias, 1 drivers
v000002071d93d7c0_0 .net "out", 4 0, L_000002071d9f2310;  alias, 1 drivers
v000002071d93cdc0_0 .net "s", 0 0, v000002071d90c830_0;  alias, 1 drivers
L_000002071d9f2310 .functor MUXZ 5, L_000002071d998380, L_000002071d997ac0, L_000002071d9156a0, C4<>;
S_000002071d8d2980 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002071d926c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002071d919b50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002071d8d6ae0 .functor NOT 1, v000002071d90c150_0, C4<0>, C4<0>, C4<0>;
v000002071d93d540_0 .net *"_ivl_0", 0 0, L_000002071d8d6ae0;  1 drivers
v000002071d93c0a0_0 .net "in1", 31 0, v000002071d93c780_0;  alias, 1 drivers
v000002071d93bc40_0 .net "in2", 31 0, v000002071d98c6b0_0;  alias, 1 drivers
v000002071d93c280_0 .net "out", 31 0, L_000002071d9f3250;  alias, 1 drivers
v000002071d93d680_0 .net "s", 0 0, v000002071d90c150_0;  alias, 1 drivers
L_000002071d9f3250 .functor MUXZ 32, v000002071d98c6b0_0, v000002071d93c780_0, L_000002071d8d6ae0, C4<>;
S_000002071d8d2b10 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002071d926c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002071d886af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002071d886b28 .param/l "AND" 0 9 12, C4<0010>;
P_000002071d886b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000002071d886b98 .param/l "OR" 0 9 12, C4<0011>;
P_000002071d886bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002071d886c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000002071d886c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000002071d886c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000002071d886cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002071d886ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002071d886d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002071d886d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002071d999d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002071d93cd20_0 .net/2u *"_ivl_0", 31 0, L_000002071d999d30;  1 drivers
v000002071d93c8c0_0 .net "opSel", 3 0, v000002071d90c010_0;  alias, 1 drivers
v000002071d93c640_0 .net "operand1", 31 0, L_000002071d9f40b0;  alias, 1 drivers
v000002071d93d720_0 .net "operand2", 31 0, L_000002071d9f1e10;  alias, 1 drivers
v000002071d93c780_0 .var "result", 31 0;
v000002071d93cb40_0 .net "zero", 0 0, L_000002071d9f4a10;  alias, 1 drivers
E_000002071d918c90 .event anyedge, v000002071d90c010_0, v000002071d93c640_0, v000002071d90b390_0;
L_000002071d9f4a10 .cmp/eq 32, v000002071d93c780_0, L_000002071d999d30;
S_000002071d886da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002071d926c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002071d93da20 .param/l "RType" 0 4 2, C4<000000>;
P_000002071d93da58 .param/l "add" 0 4 5, C4<100000>;
P_000002071d93da90 .param/l "addi" 0 4 8, C4<001000>;
P_000002071d93dac8 .param/l "addu" 0 4 5, C4<100001>;
P_000002071d93db00 .param/l "and_" 0 4 5, C4<100100>;
P_000002071d93db38 .param/l "andi" 0 4 8, C4<001100>;
P_000002071d93db70 .param/l "beq" 0 4 10, C4<000100>;
P_000002071d93dba8 .param/l "bne" 0 4 10, C4<000101>;
P_000002071d93dbe0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002071d93dc18 .param/l "j" 0 4 12, C4<000010>;
P_000002071d93dc50 .param/l "jal" 0 4 12, C4<000011>;
P_000002071d93dc88 .param/l "jr" 0 4 6, C4<001000>;
P_000002071d93dcc0 .param/l "lw" 0 4 8, C4<100011>;
P_000002071d93dcf8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002071d93dd30 .param/l "or_" 0 4 5, C4<100101>;
P_000002071d93dd68 .param/l "ori" 0 4 8, C4<001101>;
P_000002071d93dda0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002071d93ddd8 .param/l "sll" 0 4 6, C4<000000>;
P_000002071d93de10 .param/l "slt" 0 4 5, C4<101010>;
P_000002071d93de48 .param/l "slti" 0 4 8, C4<101010>;
P_000002071d93de80 .param/l "srl" 0 4 6, C4<000010>;
P_000002071d93deb8 .param/l "sub" 0 4 5, C4<100010>;
P_000002071d93def0 .param/l "subu" 0 4 5, C4<100011>;
P_000002071d93df28 .param/l "sw" 0 4 8, C4<101011>;
P_000002071d93df60 .param/l "xor_" 0 4 5, C4<100110>;
P_000002071d93df98 .param/l "xori" 0 4 8, C4<001110>;
v000002071d93ce60_0 .var "PCsrc", 1 0;
v000002071d93cbe0_0 .net "excep_flag", 0 0, o000002071d941888;  alias, 0 drivers
v000002071d93cf00_0 .net "funct", 5 0, L_000002071d997f20;  alias, 1 drivers
v000002071d93d0e0_0 .net "opcode", 5 0, L_000002071d9975c0;  alias, 1 drivers
v000002071d93d220_0 .net "operand1", 31 0, L_000002071d914c90;  alias, 1 drivers
v000002071d93cfa0_0 .net "operand2", 31 0, L_000002071d9f1e10;  alias, 1 drivers
v000002071d93d040_0 .net "rst", 0 0, v000002071d997c00_0;  alias, 1 drivers
E_000002071d919910/0 .event anyedge, v000002071d90c8d0_0, v000002071d93cbe0_0, v000002071d90c330_0, v000002071d93d5e0_0;
E_000002071d919910/1 .event anyedge, v000002071d90b390_0, v000002071d90bbb0_0;
E_000002071d919910 .event/or E_000002071d919910/0, E_000002071d919910/1;
S_000002071d8b95c0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000002071d926c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002071d93bb00 .array "DataMem", 0 1023, 31 0;
v000002071d93d860_0 .net "address", 31 0, v000002071d93c780_0;  alias, 1 drivers
v000002071d93d180_0 .net "clock", 0 0, L_000002071d914d70;  alias, 1 drivers
v000002071d93bba0_0 .net "data", 31 0, L_000002071d9159b0;  alias, 1 drivers
v000002071d93d2c0_0 .var/i "i", 31 0;
v000002071d98c6b0_0 .var "q", 31 0;
v000002071d98dd30_0 .net "rden", 0 0, v000002071d90b570_0;  alias, 1 drivers
v000002071d98cbb0_0 .net "wren", 0 0, v000002071d90c1f0_0;  alias, 1 drivers
E_000002071d919010 .event negedge, v000002071d93ba60_0;
S_000002071d8b9750 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002071d926c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002071d919a50 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002071d98de70_0 .net "PCin", 31 0, L_000002071d9f1730;  alias, 1 drivers
v000002071d98c110_0 .var "PCout", 31 0;
v000002071d98d970_0 .net "clk", 0 0, L_000002071d914d70;  alias, 1 drivers
v000002071d98df10_0 .net "rst", 0 0, v000002071d997c00_0;  alias, 1 drivers
    .scope S_000002071d886da0;
T_0 ;
    %wait E_000002071d919910;
    %load/vec4 v000002071d93d040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002071d93ce60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002071d93cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002071d93ce60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002071d93d0e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002071d93d220_0;
    %load/vec4 v000002071d93cfa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002071d93d0e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002071d93d220_0;
    %load/vec4 v000002071d93cfa0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002071d93d0e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002071d93d0e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002071d93d0e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002071d93cf00_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002071d93ce60_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002071d93ce60_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002071d8b9750;
T_1 ;
    %wait E_000002071d918fd0;
    %load/vec4 v000002071d98df10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002071d98c110_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002071d98de70_0;
    %assign/vec4 v000002071d98c110_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002071d8ba350;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002071d90ca10_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002071d90ca10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002071d90ca10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %load/vec4 v000002071d90ca10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002071d90ca10_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d90b610, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002071d8a0d10;
T_3 ;
    %wait E_000002071d919250;
    %load/vec4 v000002071d90c8d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002071d90c290_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002071d90b4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002071d90c650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002071d90c1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002071d90c150_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002071d90b570_0, 0;
    %assign/vec4 v000002071d90c830_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002071d90c290_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002071d90c010_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002071d90b4d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002071d90c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002071d90c1f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002071d90c150_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002071d90b570_0, 0, 1;
    %store/vec4 v000002071d90c830_0, 0, 1;
    %load/vec4 v000002071d90c330_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90c290_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90c650_0, 0;
    %load/vec4 v000002071d90bbb0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90b4d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90b4d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90c650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90b4d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90c650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002071d90c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90b4d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90c650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90b4d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90c650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90b4d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90c650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90b4d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90c650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90b4d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90b570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90c650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90b4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90c150_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90c1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002071d90b4d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002071d90c010_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002071d8ba4e0;
T_4 ;
    %wait E_000002071d918fd0;
    %fork t_1, S_000002071d8a0240;
    %jmp t_0;
    .scope S_000002071d8a0240;
t_1 ;
    %load/vec4 v000002071d93d900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002071d8e8570_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002071d8e8570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002071d8e8570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d93c320, 0, 4;
    %load/vec4 v000002071d8e8570_0;
    %addi 1, 0, 32;
    %store/vec4 v000002071d8e8570_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002071d93d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002071d93bec0_0;
    %load/vec4 v000002071d93bce0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d93c320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d93c320, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002071d8ba4e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002071d8ba4e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002071d93c140_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002071d93c140_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002071d93c140_0;
    %ix/getv/s 4, v000002071d93c140_0;
    %load/vec4a v000002071d93c320, 4;
    %ix/getv/s 4, v000002071d93c140_0;
    %load/vec4a v000002071d93c320, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002071d93c140_0;
    %addi 1, 0, 32;
    %store/vec4 v000002071d93c140_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002071d8d2b10;
T_6 ;
    %wait E_000002071d918c90;
    %load/vec4 v000002071d93c8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002071d93c780_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002071d93c640_0;
    %load/vec4 v000002071d93d720_0;
    %add;
    %assign/vec4 v000002071d93c780_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002071d93c640_0;
    %load/vec4 v000002071d93d720_0;
    %sub;
    %assign/vec4 v000002071d93c780_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002071d93c640_0;
    %load/vec4 v000002071d93d720_0;
    %and;
    %assign/vec4 v000002071d93c780_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002071d93c640_0;
    %load/vec4 v000002071d93d720_0;
    %or;
    %assign/vec4 v000002071d93c780_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002071d93c640_0;
    %load/vec4 v000002071d93d720_0;
    %xor;
    %assign/vec4 v000002071d93c780_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002071d93c640_0;
    %load/vec4 v000002071d93d720_0;
    %or;
    %inv;
    %assign/vec4 v000002071d93c780_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002071d93c640_0;
    %load/vec4 v000002071d93d720_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002071d93c780_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002071d93d720_0;
    %load/vec4 v000002071d93c640_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002071d93c780_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002071d93c640_0;
    %ix/getv 4, v000002071d93d720_0;
    %shiftl 4;
    %assign/vec4 v000002071d93c780_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002071d93c640_0;
    %ix/getv 4, v000002071d93d720_0;
    %shiftr 4;
    %assign/vec4 v000002071d93c780_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002071d8b95c0;
T_7 ;
    %wait E_000002071d919010;
    %load/vec4 v000002071d98dd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002071d93d860_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002071d93bb00, 4;
    %assign/vec4 v000002071d98c6b0_0, 0;
T_7.0 ;
    %load/vec4 v000002071d98cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002071d93bba0_0;
    %ix/getv 3, v000002071d93d860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002071d93bb00, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002071d8b95c0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000002071d8b95c0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002071d93d2c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002071d93d2c0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002071d93d2c0_0;
    %load/vec4a v000002071d93bb00, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000002071d93d2c0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002071d93d2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002071d93d2c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002071d926c60;
T_10 ;
    %wait E_000002071d918fd0;
    %load/vec4 v000002071d9973e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002071d995d30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002071d995d30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002071d995d30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002071d923ba0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002071d997fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002071d997c00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002071d923ba0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002071d997fc0_0;
    %inv;
    %assign/vec4 v000002071d997fc0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002071d923ba0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002071d997c00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002071d997c00_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002071d998b00_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
