Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Aug 29 15:08:34 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt spin_clock_impl_1.tws spin_clock_impl_1_syn.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c
        2.2  Clock sys_clk
        2.3  Clock tlc_sclk_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
            4.1.3  Setup Path Details For Constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
            4.2.3  Hold Path Details For Constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "tlc_sclk_I_0/lscc_pll_inst/clk_in_c"
=======================
create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]

Single Clock Domain
--------------------------------------------------------------------------------------------------------
Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c|                    |       Period       |     Frequency      
--------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c|             Target |          83.333 ns |         12.000 MHz 
                                         | Actual (all paths) |           1.340 ns |        746.269 MHz 
--------------------------------------------------------------------------------------------------------

Clock Domain Crossing
-------------------------------------------------------------------------------------------------------
Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c|   Worst Time Between Edges   |           Comment            
-------------------------------------------------------------------------------------------------------
 From sys_clk                            |                         ---- |                      No path 
 From tlc_sclk_c                         |                         ---- |                      No path 
-------------------------------------------------------------------------------------------------------

2.2 Clock "sys_clk"
=======================
create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock sys_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sys_clk                           |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          78.569 ns |         12.728 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock sys_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c                                                              
                                        |                         ---- |                      No path 
 From tlc_sclk_c                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "tlc_sclk_c"
=======================
create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock tlc_sclk_c            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From tlc_sclk_c                        |             Target |          30.303 ns |         33.000 MHz 
                                        | Actual (all paths) |          52.075 ns |         19.203 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock tlc_sclk_c            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c                                                              
                                        |                         ---- |                      No path 
 From sys_clk                           |                     1.893 ns |            slack = 13.744 ns 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 97.5845%

3.1.2  Timing Errors
---------------------
Timing Errors: 1118 endpoints (setup), 44 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 18072.125 ns (setup), 732.456 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {tlc_sclk_I_0/lscc_p                                                                                                    
ll_inst/clk_in_c} -period 83.3333333333                                                                                                    
333 [get_nets clk_in_c]                 |    -----    |    -----    |   ---- |    1.340 ns | 746.269 MHz |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {tlc_sclk_                                                                                                    
c} -source [get_pins {tlc_sclk_I_0/lscc                                                                                                    
_pll_inst/u_PLL_B/REFERENCECLK}] -multi                                                                                                    
ply_by 11 -divide_by 4 [get_pins {tlc_s                                                                                                    
clk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }                                                                                                    
]                                       |   30.303 ns |  -21.772 ns |   13   |   52.076 ns |  19.203 MHz |      1668      |      1093      
                                        |             |             |        |             |             |                |                
create_clock -name {sys_clk} -period 20                                                                                                    
.8333 [get_pins {OSCInst0/CLKHF }]      |   20.833 ns |  -57.736 ns |   49   |   78.570 ns |  12.728 MHz |       149      |       25       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
line_time_counter_res1_i0_i23/D          |  -57.737 ns 
line_time_counter_res1_i0_i22/D          |  -57.179 ns 
line_time_counter_res1_i0_i21/D          |  -56.621 ns 
line_time_counter_res1_i0_i20/D          |  -56.063 ns 
line_time_counter_res1_i0_i19/D          |  -55.505 ns 
line_time_counter_res1_i0_i18/D          |  -54.947 ns 
line_time_counter_res1_i0_i17/D          |  -54.389 ns 
line_time_counter_res1_i0_i16/D          |  -53.831 ns 
line_time_counter_res1_i0_i15/D          |  -53.273 ns 
line_time_counter_res1_i0_i14/D          |  -52.715 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|        1118 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {tlc_sclk_I_0/lscc_p                                                                                                    
ll_inst/clk_in_c} -period 83.3333333333                                                                                                    
333 [get_nets clk_in_c]                 |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {tlc_sclk_                                                                                                    
c} -source [get_pins {tlc_sclk_I_0/lscc                                                                                                    
_pll_inst/u_PLL_B/REFERENCECLK}] -multi                                                                                                    
ply_by 11 -divide_by 4 [get_pins {tlc_s                                                                                                    
clk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }                                                                                                    
]                                       |    0.000 ns |  -21.304 ns |    1   |        ---- |        ---- |      1668      |       44       
                                        |             |             |        |             |             |                |                
create_clock -name {sys_clk} -period 20                                                                                                    
.8333 [get_pins {OSCInst0/CLKHF }]      |    0.000 ns |    4.196 ns |    2   |        ---- |        ---- |       149      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tlc0/line_cdc_i0/D                       |  -21.304 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i10/SR              
                                         |  -18.752 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i5/SR              
                                         |  -18.752 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i2/SR              
                                         |  -18.752 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9/SR              
                                         |  -18.752 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i7/SR              
                                         |  -18.752 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i3/SR              
                                         |  -18.752 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i1/SR              
                                         |  -18.752 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/empty_r/SR              
                                         |  -18.752 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r/SR              
                                         |  -18.752 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |          44 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i8/Q                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i7/Q                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i6/Q                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i5/Q                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i9/Q                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i8/Q                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i6/Q                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i5/Q                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i4/Q                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i2/Q                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        52
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WE                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WE                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i10/D                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i9/D                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i7/D                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i6/D                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i5/D                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i3/D                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i2/D                           
                                        |    No arrival or required
tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i1/D                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        89
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
clk_in                                  |                     input
frame_sync_pi                           |                     input
smi_nwe_pi                              |                     input
smi_data_pi[7]                          |                     input
smi_data_pi[6]                          |                     input
smi_data_pi[5]                          |                     input
smi_data_pi[4]                          |                     input
smi_data_pi[3]                          |                     input
smi_data_pi[2]                          |                     input
smi_data_pi[1]                          |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : EBR_B
MPW Pin          : RCLK
MPW Period       : 1.34 ns
Clock Period     : 83.3333 ns
Period margin    : 81.9933 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
1668 endpoints scored, 1093 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : EBR_B
MPW Pin          : RCLK
MPW Period       : 1.34 ns
Clock Period     : 30.303 ns
Period margin    : 28.963 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i352/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 87.3% (route), 12.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -21.772 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Generated Clock Source Latency                      2.225
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       24.900
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Generated Clock Source Latency                2.225
+ Source Clock Path Delay                      24.900
+ Data Path Delay                              51.546
--------------------------------------------   ------
End-of-path arrival time( ns )                 78.671

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY      1.391        28.516  109     
tlc0/bank_offset[9]                                       NET DELAY          4.430        32.946  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          FA2             B1_TO_CO1_DELAY    0.358        33.304  2       
tlc0/n166705                                              NET DELAY          0.280        33.584  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          FA2             CI0_TO_CO0_DELAY   0.278        33.862  2       
tlc0/n178610                                              NET DELAY          0.280        34.142  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          FA2             CI1_TO_CO1_DELAY   0.278        34.420  2       
tlc0/n166707                                              NET DELAY          0.280        34.700  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          FA2             D0_TO_S0_DELAY     0.477        35.177  441     
tlc0/bank_offset[7]                                       NET DELAY         23.105        58.282  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          LUT4            A_TO_Z_DELAY       0.477        58.759  2       
tlc0/n4_adj_49147                                         NET DELAY          2.075        60.834  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          LUT4            D_TO_Z_DELAY       0.477        61.311  2       
tlc0/n154506                                              NET DELAY          2.075        63.386  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          LUT4            C_TO_Z_DELAY       0.477        63.863  1       
tlc0/n232_adj_49281                                       NET DELAY          2.075        65.938  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          LUT4            B_TO_Z_DELAY       0.477        66.415  1       
tlc0/n173819                                              NET DELAY          2.075        68.490  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          LUT4            C_TO_Z_DELAY       0.477        68.967  1       
tlc0/n4_adj_49274                                         NET DELAY          2.075        71.042  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          LUT4            C_TO_Z_DELAY       0.477        71.519  16      
tlc0/n14_adj_49514                                        NET DELAY          2.075        73.594  1       
tlc0/i1_3_lut_adj_21565/C->tlc0/i1_3_lut_adj_21565/Z
                                          LUT4            C_TO_Z_DELAY       0.477        74.071  1       
tlc0/n225_adj_49625                                       NET DELAY          2.075        76.146  1       
tlc0/i128209_4_lut/C->tlc0/i128209_4_lut/Z
                                          LUT4            C_TO_Z_DELAY       0.450        76.596  1       
tlc0/n154841                                              NET DELAY          2.075        78.671  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i353/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 87.3% (route), 12.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -21.772 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Generated Clock Source Latency                      2.225
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       24.900
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Generated Clock Source Latency                2.225
+ Source Clock Path Delay                      24.900
+ Data Path Delay                              51.546
--------------------------------------------   ------
End-of-path arrival time( ns )                 78.671

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY      1.391        28.516  109     
tlc0/bank_offset[9]                                       NET DELAY          4.430        32.946  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          FA2             B1_TO_CO1_DELAY    0.358        33.304  2       
tlc0/n166705                                              NET DELAY          0.280        33.584  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          FA2             CI0_TO_CO0_DELAY   0.278        33.862  2       
tlc0/n178610                                              NET DELAY          0.280        34.142  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          FA2             CI1_TO_CO1_DELAY   0.278        34.420  2       
tlc0/n166707                                              NET DELAY          0.280        34.700  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          FA2             D0_TO_S0_DELAY     0.477        35.177  441     
tlc0/bank_offset[7]                                       NET DELAY         23.105        58.282  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          LUT4            A_TO_Z_DELAY       0.477        58.759  2       
tlc0/n4_adj_49147                                         NET DELAY          2.075        60.834  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          LUT4            D_TO_Z_DELAY       0.477        61.311  2       
tlc0/n154506                                              NET DELAY          2.075        63.386  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          LUT4            C_TO_Z_DELAY       0.477        63.863  1       
tlc0/n232_adj_49281                                       NET DELAY          2.075        65.938  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          LUT4            B_TO_Z_DELAY       0.477        66.415  1       
tlc0/n173819                                              NET DELAY          2.075        68.490  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          LUT4            C_TO_Z_DELAY       0.477        68.967  1       
tlc0/n4_adj_49274                                         NET DELAY          2.075        71.042  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          LUT4            C_TO_Z_DELAY       0.477        71.519  16      
tlc0/n14_adj_49514                                        NET DELAY          2.075        73.594  1       
tlc0/i1_3_lut_4_lut_adj_21971/C->tlc0/i1_3_lut_4_lut_adj_21971/Z
                                          LUT4            C_TO_Z_DELAY       0.477        74.071  1       
tlc0/n215_adj_49575                                       NET DELAY          2.075        76.146  1       
tlc0/i128211_4_lut/C->tlc0/i128211_4_lut/Z
                                          LUT4            C_TO_Z_DELAY       0.450        76.596  1       
tlc0/n154843                                              NET DELAY          2.075        78.671  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i354/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 87.3% (route), 12.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -21.772 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Generated Clock Source Latency                      2.225
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       24.900
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Generated Clock Source Latency                2.225
+ Source Clock Path Delay                      24.900
+ Data Path Delay                              51.546
--------------------------------------------   ------
End-of-path arrival time( ns )                 78.671

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY      1.391        28.516  109     
tlc0/bank_offset[9]                                       NET DELAY          4.430        32.946  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          FA2             B1_TO_CO1_DELAY    0.358        33.304  2       
tlc0/n166705                                              NET DELAY          0.280        33.584  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          FA2             CI0_TO_CO0_DELAY   0.278        33.862  2       
tlc0/n178610                                              NET DELAY          0.280        34.142  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          FA2             CI1_TO_CO1_DELAY   0.278        34.420  2       
tlc0/n166707                                              NET DELAY          0.280        34.700  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          FA2             D0_TO_S0_DELAY     0.477        35.177  441     
tlc0/bank_offset[7]                                       NET DELAY         23.105        58.282  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          LUT4            A_TO_Z_DELAY       0.477        58.759  2       
tlc0/n4_adj_49147                                         NET DELAY          2.075        60.834  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          LUT4            D_TO_Z_DELAY       0.477        61.311  2       
tlc0/n154506                                              NET DELAY          2.075        63.386  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          LUT4            C_TO_Z_DELAY       0.477        63.863  1       
tlc0/n232_adj_49281                                       NET DELAY          2.075        65.938  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          LUT4            B_TO_Z_DELAY       0.477        66.415  1       
tlc0/n173819                                              NET DELAY          2.075        68.490  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          LUT4            C_TO_Z_DELAY       0.477        68.967  1       
tlc0/n4_adj_49274                                         NET DELAY          2.075        71.042  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          LUT4            C_TO_Z_DELAY       0.477        71.519  16      
tlc0/n14_adj_49514                                        NET DELAY          2.075        73.594  1       
tlc0/i1_3_lut_4_lut_adj_22895/C->tlc0/i1_3_lut_4_lut_adj_22895/Z
                                          LUT4            C_TO_Z_DELAY       0.477        74.071  1       
tlc0/n215_adj_49557                                       NET DELAY          2.075        76.146  1       
tlc0/i128213_4_lut/C->tlc0/i128213_4_lut/Z
                                          LUT4            C_TO_Z_DELAY       0.450        76.596  1       
tlc0/n154845                                              NET DELAY          2.075        78.671  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i355/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 87.3% (route), 12.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -21.772 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Generated Clock Source Latency                      2.225
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       24.900
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Generated Clock Source Latency                2.225
+ Source Clock Path Delay                      24.900
+ Data Path Delay                              51.546
--------------------------------------------   ------
End-of-path arrival time( ns )                 78.671

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY      1.391        28.516  109     
tlc0/bank_offset[9]                                       NET DELAY          4.430        32.946  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          FA2             B1_TO_CO1_DELAY    0.358        33.304  2       
tlc0/n166705                                              NET DELAY          0.280        33.584  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          FA2             CI0_TO_CO0_DELAY   0.278        33.862  2       
tlc0/n178610                                              NET DELAY          0.280        34.142  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          FA2             CI1_TO_CO1_DELAY   0.278        34.420  2       
tlc0/n166707                                              NET DELAY          0.280        34.700  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          FA2             D0_TO_S0_DELAY     0.477        35.177  441     
tlc0/bank_offset[7]                                       NET DELAY         23.105        58.282  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          LUT4            A_TO_Z_DELAY       0.477        58.759  2       
tlc0/n4_adj_49147                                         NET DELAY          2.075        60.834  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          LUT4            D_TO_Z_DELAY       0.477        61.311  2       
tlc0/n154506                                              NET DELAY          2.075        63.386  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          LUT4            C_TO_Z_DELAY       0.477        63.863  1       
tlc0/n232_adj_49281                                       NET DELAY          2.075        65.938  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          LUT4            B_TO_Z_DELAY       0.477        66.415  1       
tlc0/n173819                                              NET DELAY          2.075        68.490  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          LUT4            C_TO_Z_DELAY       0.477        68.967  1       
tlc0/n4_adj_49274                                         NET DELAY          2.075        71.042  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          LUT4            C_TO_Z_DELAY       0.477        71.519  16      
tlc0/n14_adj_49514                                        NET DELAY          2.075        73.594  1       
tlc0/i1_3_lut_4_lut_adj_22833/C->tlc0/i1_3_lut_4_lut_adj_22833/Z
                                          LUT4            C_TO_Z_DELAY       0.477        74.071  1       
tlc0/n205_adj_49508                                       NET DELAY          2.075        76.146  1       
tlc0/i128214_4_lut/C->tlc0/i128214_4_lut/Z
                                          LUT4            C_TO_Z_DELAY       0.450        76.596  1       
tlc0/n154846                                              NET DELAY          2.075        78.671  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i356/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 87.3% (route), 12.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -21.772 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Generated Clock Source Latency                      2.225
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       24.900
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Generated Clock Source Latency                2.225
+ Source Clock Path Delay                      24.900
+ Data Path Delay                              51.546
--------------------------------------------   ------
End-of-path arrival time( ns )                 78.671

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY      1.391        28.516  109     
tlc0/bank_offset[9]                                       NET DELAY          4.430        32.946  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          FA2             B1_TO_CO1_DELAY    0.358        33.304  2       
tlc0/n166705                                              NET DELAY          0.280        33.584  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          FA2             CI0_TO_CO0_DELAY   0.278        33.862  2       
tlc0/n178610                                              NET DELAY          0.280        34.142  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          FA2             CI1_TO_CO1_DELAY   0.278        34.420  2       
tlc0/n166707                                              NET DELAY          0.280        34.700  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          FA2             D0_TO_S0_DELAY     0.477        35.177  441     
tlc0/bank_offset[7]                                       NET DELAY         23.105        58.282  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          LUT4            A_TO_Z_DELAY       0.477        58.759  2       
tlc0/n4_adj_49147                                         NET DELAY          2.075        60.834  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          LUT4            D_TO_Z_DELAY       0.477        61.311  2       
tlc0/n154506                                              NET DELAY          2.075        63.386  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          LUT4            C_TO_Z_DELAY       0.477        63.863  1       
tlc0/n232_adj_49281                                       NET DELAY          2.075        65.938  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          LUT4            B_TO_Z_DELAY       0.477        66.415  1       
tlc0/n173819                                              NET DELAY          2.075        68.490  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          LUT4            C_TO_Z_DELAY       0.477        68.967  1       
tlc0/n4_adj_49274                                         NET DELAY          2.075        71.042  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          LUT4            C_TO_Z_DELAY       0.477        71.519  16      
tlc0/n14_adj_49514                                        NET DELAY          2.075        73.594  1       
tlc0/i1_3_lut_4_lut_adj_21998/C->tlc0/i1_3_lut_4_lut_adj_21998/Z
                                          LUT4            C_TO_Z_DELAY       0.477        74.071  1       
tlc0/n215_adj_50144                                       NET DELAY          2.075        76.146  1       
tlc0/i128216_4_lut/C->tlc0/i128216_4_lut/Z
                                          LUT4            C_TO_Z_DELAY       0.450        76.596  1       
tlc0/n154848                                              NET DELAY          2.075        78.671  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i357/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 87.3% (route), 12.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -21.772 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Generated Clock Source Latency                      2.225
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       24.900
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Generated Clock Source Latency                2.225
+ Source Clock Path Delay                      24.900
+ Data Path Delay                              51.546
--------------------------------------------   ------
End-of-path arrival time( ns )                 78.671

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY      1.391        28.516  109     
tlc0/bank_offset[9]                                       NET DELAY          4.430        32.946  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          FA2             B1_TO_CO1_DELAY    0.358        33.304  2       
tlc0/n166705                                              NET DELAY          0.280        33.584  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          FA2             CI0_TO_CO0_DELAY   0.278        33.862  2       
tlc0/n178610                                              NET DELAY          0.280        34.142  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          FA2             CI1_TO_CO1_DELAY   0.278        34.420  2       
tlc0/n166707                                              NET DELAY          0.280        34.700  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          FA2             D0_TO_S0_DELAY     0.477        35.177  441     
tlc0/bank_offset[7]                                       NET DELAY         23.105        58.282  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          LUT4            A_TO_Z_DELAY       0.477        58.759  2       
tlc0/n4_adj_49147                                         NET DELAY          2.075        60.834  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          LUT4            D_TO_Z_DELAY       0.477        61.311  2       
tlc0/n154506                                              NET DELAY          2.075        63.386  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          LUT4            C_TO_Z_DELAY       0.477        63.863  1       
tlc0/n232_adj_49281                                       NET DELAY          2.075        65.938  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          LUT4            B_TO_Z_DELAY       0.477        66.415  1       
tlc0/n173819                                              NET DELAY          2.075        68.490  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          LUT4            C_TO_Z_DELAY       0.477        68.967  1       
tlc0/n4_adj_49274                                         NET DELAY          2.075        71.042  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          LUT4            C_TO_Z_DELAY       0.477        71.519  16      
tlc0/n14_adj_49514                                        NET DELAY          2.075        73.594  1       
tlc0/i1_3_lut_4_lut_adj_21607/C->tlc0/i1_3_lut_4_lut_adj_21607/Z
                                          LUT4            C_TO_Z_DELAY       0.477        74.071  1       
tlc0/n205_adj_49692                                       NET DELAY          2.075        76.146  1       
tlc0/i128217_4_lut/C->tlc0/i128217_4_lut/Z
                                          LUT4            C_TO_Z_DELAY       0.450        76.596  1       
tlc0/n154849                                              NET DELAY          2.075        78.671  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i358/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 87.3% (route), 12.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -21.772 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Generated Clock Source Latency                      2.225
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       24.900
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Generated Clock Source Latency                2.225
+ Source Clock Path Delay                      24.900
+ Data Path Delay                              51.546
--------------------------------------------   ------
End-of-path arrival time( ns )                 78.671

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY      1.391        28.516  109     
tlc0/bank_offset[9]                                       NET DELAY          4.430        32.946  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          FA2             B1_TO_CO1_DELAY    0.358        33.304  2       
tlc0/n166705                                              NET DELAY          0.280        33.584  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          FA2             CI0_TO_CO0_DELAY   0.278        33.862  2       
tlc0/n178610                                              NET DELAY          0.280        34.142  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          FA2             CI1_TO_CO1_DELAY   0.278        34.420  2       
tlc0/n166707                                              NET DELAY          0.280        34.700  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          FA2             D0_TO_S0_DELAY     0.477        35.177  441     
tlc0/bank_offset[7]                                       NET DELAY         23.105        58.282  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          LUT4            A_TO_Z_DELAY       0.477        58.759  2       
tlc0/n4_adj_49147                                         NET DELAY          2.075        60.834  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          LUT4            D_TO_Z_DELAY       0.477        61.311  2       
tlc0/n154506                                              NET DELAY          2.075        63.386  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          LUT4            C_TO_Z_DELAY       0.477        63.863  1       
tlc0/n232_adj_49281                                       NET DELAY          2.075        65.938  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          LUT4            B_TO_Z_DELAY       0.477        66.415  1       
tlc0/n173819                                              NET DELAY          2.075        68.490  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          LUT4            C_TO_Z_DELAY       0.477        68.967  1       
tlc0/n4_adj_49274                                         NET DELAY          2.075        71.042  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          LUT4            C_TO_Z_DELAY       0.477        71.519  16      
tlc0/n14_adj_49514                                        NET DELAY          2.075        73.594  1       
tlc0/i1_3_lut_4_lut_adj_21498/C->tlc0/i1_3_lut_4_lut_adj_21498/Z
                                          LUT4            C_TO_Z_DELAY       0.477        74.071  1       
tlc0/n205_adj_49515                                       NET DELAY          2.075        76.146  1       
tlc0/i128218_4_lut/C->tlc0/i128218_4_lut/Z
                                          LUT4            C_TO_Z_DELAY       0.450        76.596  1       
tlc0/n154850                                              NET DELAY          2.075        78.671  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i359/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 87.3% (route), 12.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -21.772 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Generated Clock Source Latency                      2.225
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       24.900
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Generated Clock Source Latency                2.225
+ Source Clock Path Delay                      24.900
+ Data Path Delay                              51.546
--------------------------------------------   ------
End-of-path arrival time( ns )                 78.671

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY      1.391        28.516  109     
tlc0/bank_offset[9]                                       NET DELAY          4.430        32.946  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          FA2             B1_TO_CO1_DELAY    0.358        33.304  2       
tlc0/n166705                                              NET DELAY          0.280        33.584  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          FA2             CI0_TO_CO0_DELAY   0.278        33.862  2       
tlc0/n178610                                              NET DELAY          0.280        34.142  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          FA2             CI1_TO_CO1_DELAY   0.278        34.420  2       
tlc0/n166707                                              NET DELAY          0.280        34.700  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          FA2             D0_TO_S0_DELAY     0.477        35.177  441     
tlc0/bank_offset[7]                                       NET DELAY         23.105        58.282  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          LUT4            A_TO_Z_DELAY       0.477        58.759  2       
tlc0/n4_adj_49147                                         NET DELAY          2.075        60.834  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          LUT4            D_TO_Z_DELAY       0.477        61.311  2       
tlc0/n154506                                              NET DELAY          2.075        63.386  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          LUT4            C_TO_Z_DELAY       0.477        63.863  1       
tlc0/n232_adj_49281                                       NET DELAY          2.075        65.938  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          LUT4            B_TO_Z_DELAY       0.477        66.415  1       
tlc0/n173819                                              NET DELAY          2.075        68.490  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          LUT4            C_TO_Z_DELAY       0.477        68.967  1       
tlc0/n4_adj_49274                                         NET DELAY          2.075        71.042  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          LUT4            C_TO_Z_DELAY       0.477        71.519  16      
tlc0/n14_adj_49514                                        NET DELAY          2.075        73.594  1       
tlc0/i1_3_lut_4_lut_adj_23043/C->tlc0/i1_3_lut_4_lut_adj_23043/Z
                                          LUT4            C_TO_Z_DELAY       0.477        74.071  1       
tlc0/n195_adj_50231                                       NET DELAY          2.075        76.146  1       
tlc0/i128219_4_lut/C->tlc0/i128219_4_lut/Z
                                          LUT4            C_TO_Z_DELAY       0.450        76.596  1       
tlc0/n154851                                              NET DELAY          2.075        78.671  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i360/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 87.3% (route), 12.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -21.772 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Generated Clock Source Latency                      2.225
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       24.900
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Generated Clock Source Latency                2.225
+ Source Clock Path Delay                      24.900
+ Data Path Delay                              51.546
--------------------------------------------   ------
End-of-path arrival time( ns )                 78.671

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY      1.391        28.516  109     
tlc0/bank_offset[9]                                       NET DELAY          4.430        32.946  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          FA2             B1_TO_CO1_DELAY    0.358        33.304  2       
tlc0/n166705                                              NET DELAY          0.280        33.584  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          FA2             CI0_TO_CO0_DELAY   0.278        33.862  2       
tlc0/n178610                                              NET DELAY          0.280        34.142  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          FA2             CI1_TO_CO1_DELAY   0.278        34.420  2       
tlc0/n166707                                              NET DELAY          0.280        34.700  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          FA2             D0_TO_S0_DELAY     0.477        35.177  441     
tlc0/bank_offset[7]                                       NET DELAY         23.105        58.282  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          LUT4            A_TO_Z_DELAY       0.477        58.759  2       
tlc0/n4_adj_49147                                         NET DELAY          2.075        60.834  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          LUT4            D_TO_Z_DELAY       0.477        61.311  2       
tlc0/n154506                                              NET DELAY          2.075        63.386  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          LUT4            C_TO_Z_DELAY       0.477        63.863  1       
tlc0/n232_adj_49281                                       NET DELAY          2.075        65.938  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          LUT4            B_TO_Z_DELAY       0.477        66.415  1       
tlc0/n173819                                              NET DELAY          2.075        68.490  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          LUT4            C_TO_Z_DELAY       0.477        68.967  1       
tlc0/n4_adj_49274                                         NET DELAY          2.075        71.042  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          LUT4            C_TO_Z_DELAY       0.477        71.519  16      
tlc0/n14_adj_49514                                        NET DELAY          2.075        73.594  1       
tlc0/i1_3_lut_4_lut_adj_22361/C->tlc0/i1_3_lut_4_lut_adj_22361/Z
                                          LUT4            C_TO_Z_DELAY       0.477        74.071  1       
tlc0/n215_adj_50180                                       NET DELAY          2.075        76.146  1       
tlc0/i128220_4_lut/C->tlc0/i128220_4_lut/Z
                                          LUT4            C_TO_Z_DELAY       0.450        76.596  1       
tlc0/n154852                                              NET DELAY          2.075        78.671  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tlc0/bank_counter_i0_i1/Q
Path End         : tlc0/data_i0_i361/SR
Source Clock     : tlc_sclk_c
Destination Clock: tlc_sclk_c
Logic Level      : 13
Delay Ratio      : 87.3% (route), 12.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -21.772 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#2)    30.303
+ Generated Clock Source Latency                      2.225
- Destination Clock Uncertainty                       0.000
+ Destination Clock Path Delay                       24.900
- Setup Time                                          0.530
-------------------------------------------------   -------
End-of-path required time( ns )                      56.898

  Source Clock Arrival Time (tlc_sclk_c:R#1)    0.000
+ Generated Clock Source Latency                2.225
+ Source Clock Path Delay                      24.900
+ Data Path Delay                              51.546
--------------------------------------------   ------
End-of-path arrival time( ns )                 78.671

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ------------  ------  
tlc0/bank_counter_i0_i1/CK->tlc0/bank_counter_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY      1.391        28.516  109     
tlc0/bank_offset[9]                                       NET DELAY          4.430        32.946  1       
tlc0/add_124357_1/B1->tlc0/add_124357_1/CO1
                                          FA2             B1_TO_CO1_DELAY    0.358        33.304  2       
tlc0/n166705                                              NET DELAY          0.280        33.584  1       
tlc0/add_124357_3/CI0->tlc0/add_124357_3/CO0
                                          FA2             CI0_TO_CO0_DELAY   0.278        33.862  2       
tlc0/n178610                                              NET DELAY          0.280        34.142  1       
tlc0/add_124357_3/CI1->tlc0/add_124357_3/CO1
                                          FA2             CI1_TO_CO1_DELAY   0.278        34.420  2       
tlc0/n166707                                              NET DELAY          0.280        34.700  1       
tlc0/add_124357_5/D0->tlc0/add_124357_5/S0
                                          FA2             D0_TO_S0_DELAY     0.477        35.177  441     
tlc0/bank_offset[7]                                       NET DELAY         23.105        58.282  1       
tlc0/i2_2_lut_adj_21704/A->tlc0/i2_2_lut_adj_21704/Z
                                          LUT4            A_TO_Z_DELAY       0.477        58.759  2       
tlc0/n4_adj_49147                                         NET DELAY          2.075        60.834  1       
tlc0/i2_3_lut_4_lut_adj_21598/D->tlc0/i2_3_lut_4_lut_adj_21598/Z
                                          LUT4            D_TO_Z_DELAY       0.477        61.311  2       
tlc0/n154506                                              NET DELAY          2.075        63.386  1       
tlc0/i1_3_lut/C->tlc0/i1_3_lut/Z          LUT4            C_TO_Z_DELAY       0.477        63.863  1       
tlc0/n232_adj_49281                                       NET DELAY          2.075        65.938  1       
tlc0/i147788_4_lut/B->tlc0/i147788_4_lut/Z
                                          LUT4            B_TO_Z_DELAY       0.477        66.415  1       
tlc0/n173819                                              NET DELAY          2.075        68.490  1       
tlc0/i1_4_lut_adj_21367/C->tlc0/i1_4_lut_adj_21367/Z
                                          LUT4            C_TO_Z_DELAY       0.477        68.967  1       
tlc0/n4_adj_49274                                         NET DELAY          2.075        71.042  1       
tlc0/i1_4_lut_4_lut_adj_22230/C->tlc0/i1_4_lut_4_lut_adj_22230/Z
                                          LUT4            C_TO_Z_DELAY       0.477        71.519  16      
tlc0/n14_adj_49514                                        NET DELAY          2.075        73.594  1       
tlc0/i1_3_lut_4_lut_adj_22099/C->tlc0/i1_3_lut_4_lut_adj_22099/Z
                                          LUT4            C_TO_Z_DELAY       0.477        74.071  1       
tlc0/n205_adj_50125                                       NET DELAY          2.075        76.146  1       
tlc0/i128221_4_lut/C->tlc0/i128221_4_lut/Z
                                          LUT4            C_TO_Z_DELAY       0.450        76.596  1       
tlc0/n154853                                              NET DELAY          2.075        78.671  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.3  Setup path details for constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
----------------------------------------------------------------------
149 endpoints scored, 25 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.003333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i23/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 49
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -57.736 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           78.371
-----------------------------------------   ------
End-of-path arrival time( ns )              82.521

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
line_time_counter_res1_i0_i1/CK->line_time_counter_res1_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  2       
line_time_counter[1]                                      NET DELAY         0.280         5.821  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477         6.298  1       
n4                                                        NET DELAY         2.075         8.373  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.850  1       
n6                                                        NET DELAY         2.075        10.925  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        11.402  1       
n8                                                        NET DELAY         2.075        13.477  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        13.954  1       
n10                                                       NET DELAY         2.075        16.029  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        16.506  1       
n12                                                       NET DELAY         2.075        18.581  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.058  1       
n14                                                       NET DELAY         2.075        21.133  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        21.610  1       
n16                                                       NET DELAY         2.075        23.685  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        24.162  1       
n18                                                       NET DELAY         2.075        26.237  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        26.714  1       
n20                                                       NET DELAY         2.075        28.789  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        29.266  1       
n22                                                       NET DELAY         2.075        31.341  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.818  1       
n24                                                       NET DELAY         2.075        33.893  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        34.370  1       
n26                                                       NET DELAY         2.075        36.445  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.922  1       
n28                                                       NET DELAY         2.075        38.997  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        39.474  1       
n30                                                       NET DELAY         2.075        41.549  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        42.026  1       
n32                                                       NET DELAY         2.075        44.101  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.578  1       
n34                                                       NET DELAY         2.075        46.653  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        47.130  1       
n36                                                       NET DELAY         2.075        49.205  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        49.682  1       
n38                                                       NET DELAY         2.075        51.757  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        52.234  1       
n40                                                       NET DELAY         2.075        54.309  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        54.786  1       
n42                                                       NET DELAY         2.075        56.861  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        57.338  1       
n44                                                       NET DELAY         2.075        59.413  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        59.890  1       
n46                                                       NET DELAY         2.075        61.965  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        62.442  26      
line_sync_N_150                                           NET DELAY         2.075        64.517  1       
i131696_2_lut/B->i131696_2_lut/Z          LUT4            B_TO_Z_DELAY      0.477        64.994  1       
n45094                                                    NET DELAY         2.075        67.069  1       
add_139727_1/C1->add_139727_1/CO1         FA2             C1_TO_CO1_DELAY   0.344        67.413  2       
n166746                                                   NET DELAY         0.280        67.693  1       
add_139727_3/CI0->add_139727_3/CO0        FA2             CI0_TO_CO0_DELAY  0.278        67.971  2       
n178661                                                   NET DELAY         0.280        68.251  1       
add_139727_3/CI1->add_139727_3/CO1        FA2             CI1_TO_CO1_DELAY  0.278        68.529  2       
n166748                                                   NET DELAY         0.280        68.809  1       
add_139727_5/CI0->add_139727_5/CO0        FA2             CI0_TO_CO0_DELAY  0.278        69.087  2       
n178664                                                   NET DELAY         0.280        69.367  1       
add_139727_5/CI1->add_139727_5/CO1        FA2             CI1_TO_CO1_DELAY  0.278        69.645  2       
n166750                                                   NET DELAY         0.280        69.925  1       
add_139727_7/CI0->add_139727_7/CO0        FA2             CI0_TO_CO0_DELAY  0.278        70.203  2       
n178667                                                   NET DELAY         0.280        70.483  1       
add_139727_7/CI1->add_139727_7/CO1        FA2             CI1_TO_CO1_DELAY  0.278        70.761  2       
n166752                                                   NET DELAY         0.280        71.041  1       
add_139727_9/CI0->add_139727_9/CO0        FA2             CI0_TO_CO0_DELAY  0.278        71.319  2       
n178670                                                   NET DELAY         0.280        71.599  1       
add_139727_9/CI1->add_139727_9/CO1        FA2             CI1_TO_CO1_DELAY  0.278        71.877  2       
n166754                                                   NET DELAY         0.280        72.157  1       
add_139727_11/CI0->add_139727_11/CO0      FA2             CI0_TO_CO0_DELAY  0.278        72.435  2       
n178673                                                   NET DELAY         0.280        72.715  1       
add_139727_11/CI1->add_139727_11/CO1      FA2             CI1_TO_CO1_DELAY  0.278        72.993  2       
n166756                                                   NET DELAY         0.280        73.273  1       
add_139727_13/CI0->add_139727_13/CO0      FA2             CI0_TO_CO0_DELAY  0.278        73.551  2       
n178676                                                   NET DELAY         0.280        73.831  1       
add_139727_13/CI1->add_139727_13/CO1      FA2             CI1_TO_CO1_DELAY  0.278        74.109  2       
n166758                                                   NET DELAY         0.280        74.389  1       
add_139727_15/CI0->add_139727_15/CO0      FA2             CI0_TO_CO0_DELAY  0.278        74.667  2       
n178679                                                   NET DELAY         0.280        74.947  1       
add_139727_15/CI1->add_139727_15/CO1      FA2             CI1_TO_CO1_DELAY  0.278        75.225  2       
n166760                                                   NET DELAY         0.280        75.505  1       
add_139727_17/CI0->add_139727_17/CO0      FA2             CI0_TO_CO0_DELAY  0.278        75.783  2       
n178682                                                   NET DELAY         0.280        76.063  1       
add_139727_17/CI1->add_139727_17/CO1      FA2             CI1_TO_CO1_DELAY  0.278        76.341  2       
n166762                                                   NET DELAY         0.280        76.621  1       
add_139727_19/CI0->add_139727_19/CO0      FA2             CI0_TO_CO0_DELAY  0.278        76.899  2       
n178685                                                   NET DELAY         0.280        77.179  1       
add_139727_19/CI1->add_139727_19/CO1      FA2             CI1_TO_CO1_DELAY  0.278        77.457  2       
n166764                                                   NET DELAY         0.280        77.737  1       
add_139727_21/CI0->add_139727_21/CO0      FA2             CI0_TO_CO0_DELAY  0.278        78.015  2       
n178697                                                   NET DELAY         0.280        78.295  1       
add_139727_21/CI1->add_139727_21/CO1      FA2             CI1_TO_CO1_DELAY  0.278        78.573  2       
n166766                                                   NET DELAY         0.280        78.853  1       
add_139727_23/CI0->add_139727_23/CO0      FA2             CI0_TO_CO0_DELAY  0.278        79.131  2       
n178700                                                   NET DELAY         0.280        79.411  1       
add_139727_23/CI1->add_139727_23/CO1      FA2             CI1_TO_CO1_DELAY  0.278        79.689  2       
n166768                                                   NET DELAY         0.280        79.969  1       
add_139727_25/D0->add_139727_25/S0        FA2             D0_TO_S0_DELAY    0.477        80.446  1       
n107_adj_50945                                            NET DELAY         2.075        82.521  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i22/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 48
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -57.178 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           77.813
-----------------------------------------   ------
End-of-path arrival time( ns )              81.963

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
line_time_counter_res1_i0_i1/CK->line_time_counter_res1_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  2       
line_time_counter[1]                                      NET DELAY         0.280         5.821  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477         6.298  1       
n4                                                        NET DELAY         2.075         8.373  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.850  1       
n6                                                        NET DELAY         2.075        10.925  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        11.402  1       
n8                                                        NET DELAY         2.075        13.477  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        13.954  1       
n10                                                       NET DELAY         2.075        16.029  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        16.506  1       
n12                                                       NET DELAY         2.075        18.581  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.058  1       
n14                                                       NET DELAY         2.075        21.133  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        21.610  1       
n16                                                       NET DELAY         2.075        23.685  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        24.162  1       
n18                                                       NET DELAY         2.075        26.237  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        26.714  1       
n20                                                       NET DELAY         2.075        28.789  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        29.266  1       
n22                                                       NET DELAY         2.075        31.341  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.818  1       
n24                                                       NET DELAY         2.075        33.893  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        34.370  1       
n26                                                       NET DELAY         2.075        36.445  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.922  1       
n28                                                       NET DELAY         2.075        38.997  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        39.474  1       
n30                                                       NET DELAY         2.075        41.549  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        42.026  1       
n32                                                       NET DELAY         2.075        44.101  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.578  1       
n34                                                       NET DELAY         2.075        46.653  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        47.130  1       
n36                                                       NET DELAY         2.075        49.205  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        49.682  1       
n38                                                       NET DELAY         2.075        51.757  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        52.234  1       
n40                                                       NET DELAY         2.075        54.309  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        54.786  1       
n42                                                       NET DELAY         2.075        56.861  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        57.338  1       
n44                                                       NET DELAY         2.075        59.413  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        59.890  1       
n46                                                       NET DELAY         2.075        61.965  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        62.442  26      
line_sync_N_150                                           NET DELAY         2.075        64.517  1       
i131696_2_lut/B->i131696_2_lut/Z          LUT4            B_TO_Z_DELAY      0.477        64.994  1       
n45094                                                    NET DELAY         2.075        67.069  1       
add_139727_1/C1->add_139727_1/CO1         FA2             C1_TO_CO1_DELAY   0.344        67.413  2       
n166746                                                   NET DELAY         0.280        67.693  1       
add_139727_3/CI0->add_139727_3/CO0        FA2             CI0_TO_CO0_DELAY  0.278        67.971  2       
n178661                                                   NET DELAY         0.280        68.251  1       
add_139727_3/CI1->add_139727_3/CO1        FA2             CI1_TO_CO1_DELAY  0.278        68.529  2       
n166748                                                   NET DELAY         0.280        68.809  1       
add_139727_5/CI0->add_139727_5/CO0        FA2             CI0_TO_CO0_DELAY  0.278        69.087  2       
n178664                                                   NET DELAY         0.280        69.367  1       
add_139727_5/CI1->add_139727_5/CO1        FA2             CI1_TO_CO1_DELAY  0.278        69.645  2       
n166750                                                   NET DELAY         0.280        69.925  1       
add_139727_7/CI0->add_139727_7/CO0        FA2             CI0_TO_CO0_DELAY  0.278        70.203  2       
n178667                                                   NET DELAY         0.280        70.483  1       
add_139727_7/CI1->add_139727_7/CO1        FA2             CI1_TO_CO1_DELAY  0.278        70.761  2       
n166752                                                   NET DELAY         0.280        71.041  1       
add_139727_9/CI0->add_139727_9/CO0        FA2             CI0_TO_CO0_DELAY  0.278        71.319  2       
n178670                                                   NET DELAY         0.280        71.599  1       
add_139727_9/CI1->add_139727_9/CO1        FA2             CI1_TO_CO1_DELAY  0.278        71.877  2       
n166754                                                   NET DELAY         0.280        72.157  1       
add_139727_11/CI0->add_139727_11/CO0      FA2             CI0_TO_CO0_DELAY  0.278        72.435  2       
n178673                                                   NET DELAY         0.280        72.715  1       
add_139727_11/CI1->add_139727_11/CO1      FA2             CI1_TO_CO1_DELAY  0.278        72.993  2       
n166756                                                   NET DELAY         0.280        73.273  1       
add_139727_13/CI0->add_139727_13/CO0      FA2             CI0_TO_CO0_DELAY  0.278        73.551  2       
n178676                                                   NET DELAY         0.280        73.831  1       
add_139727_13/CI1->add_139727_13/CO1      FA2             CI1_TO_CO1_DELAY  0.278        74.109  2       
n166758                                                   NET DELAY         0.280        74.389  1       
add_139727_15/CI0->add_139727_15/CO0      FA2             CI0_TO_CO0_DELAY  0.278        74.667  2       
n178679                                                   NET DELAY         0.280        74.947  1       
add_139727_15/CI1->add_139727_15/CO1      FA2             CI1_TO_CO1_DELAY  0.278        75.225  2       
n166760                                                   NET DELAY         0.280        75.505  1       
add_139727_17/CI0->add_139727_17/CO0      FA2             CI0_TO_CO0_DELAY  0.278        75.783  2       
n178682                                                   NET DELAY         0.280        76.063  1       
add_139727_17/CI1->add_139727_17/CO1      FA2             CI1_TO_CO1_DELAY  0.278        76.341  2       
n166762                                                   NET DELAY         0.280        76.621  1       
add_139727_19/CI0->add_139727_19/CO0      FA2             CI0_TO_CO0_DELAY  0.278        76.899  2       
n178685                                                   NET DELAY         0.280        77.179  1       
add_139727_19/CI1->add_139727_19/CO1      FA2             CI1_TO_CO1_DELAY  0.278        77.457  2       
n166764                                                   NET DELAY         0.280        77.737  1       
add_139727_21/CI0->add_139727_21/CO0      FA2             CI0_TO_CO0_DELAY  0.278        78.015  2       
n178697                                                   NET DELAY         0.280        78.295  1       
add_139727_21/CI1->add_139727_21/CO1      FA2             CI1_TO_CO1_DELAY  0.278        78.573  2       
n166766                                                   NET DELAY         0.280        78.853  1       
add_139727_23/CI0->add_139727_23/CO0      FA2             CI0_TO_CO0_DELAY  0.278        79.131  2       
n178700                                                   NET DELAY         0.280        79.411  1       
add_139727_23/D1->add_139727_23/S1        FA2             D1_TO_S1_DELAY    0.477        79.888  1       
n108_adj_50946                                            NET DELAY         2.075        81.963  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i21/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 47
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -56.620 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           77.255
-----------------------------------------   ------
End-of-path arrival time( ns )              81.405

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
line_time_counter_res1_i0_i1/CK->line_time_counter_res1_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  2       
line_time_counter[1]                                      NET DELAY         0.280         5.821  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477         6.298  1       
n4                                                        NET DELAY         2.075         8.373  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.850  1       
n6                                                        NET DELAY         2.075        10.925  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        11.402  1       
n8                                                        NET DELAY         2.075        13.477  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        13.954  1       
n10                                                       NET DELAY         2.075        16.029  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        16.506  1       
n12                                                       NET DELAY         2.075        18.581  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.058  1       
n14                                                       NET DELAY         2.075        21.133  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        21.610  1       
n16                                                       NET DELAY         2.075        23.685  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        24.162  1       
n18                                                       NET DELAY         2.075        26.237  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        26.714  1       
n20                                                       NET DELAY         2.075        28.789  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        29.266  1       
n22                                                       NET DELAY         2.075        31.341  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.818  1       
n24                                                       NET DELAY         2.075        33.893  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        34.370  1       
n26                                                       NET DELAY         2.075        36.445  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.922  1       
n28                                                       NET DELAY         2.075        38.997  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        39.474  1       
n30                                                       NET DELAY         2.075        41.549  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        42.026  1       
n32                                                       NET DELAY         2.075        44.101  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.578  1       
n34                                                       NET DELAY         2.075        46.653  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        47.130  1       
n36                                                       NET DELAY         2.075        49.205  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        49.682  1       
n38                                                       NET DELAY         2.075        51.757  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        52.234  1       
n40                                                       NET DELAY         2.075        54.309  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        54.786  1       
n42                                                       NET DELAY         2.075        56.861  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        57.338  1       
n44                                                       NET DELAY         2.075        59.413  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        59.890  1       
n46                                                       NET DELAY         2.075        61.965  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        62.442  26      
line_sync_N_150                                           NET DELAY         2.075        64.517  1       
i131696_2_lut/B->i131696_2_lut/Z          LUT4            B_TO_Z_DELAY      0.477        64.994  1       
n45094                                                    NET DELAY         2.075        67.069  1       
add_139727_1/C1->add_139727_1/CO1         FA2             C1_TO_CO1_DELAY   0.344        67.413  2       
n166746                                                   NET DELAY         0.280        67.693  1       
add_139727_3/CI0->add_139727_3/CO0        FA2             CI0_TO_CO0_DELAY  0.278        67.971  2       
n178661                                                   NET DELAY         0.280        68.251  1       
add_139727_3/CI1->add_139727_3/CO1        FA2             CI1_TO_CO1_DELAY  0.278        68.529  2       
n166748                                                   NET DELAY         0.280        68.809  1       
add_139727_5/CI0->add_139727_5/CO0        FA2             CI0_TO_CO0_DELAY  0.278        69.087  2       
n178664                                                   NET DELAY         0.280        69.367  1       
add_139727_5/CI1->add_139727_5/CO1        FA2             CI1_TO_CO1_DELAY  0.278        69.645  2       
n166750                                                   NET DELAY         0.280        69.925  1       
add_139727_7/CI0->add_139727_7/CO0        FA2             CI0_TO_CO0_DELAY  0.278        70.203  2       
n178667                                                   NET DELAY         0.280        70.483  1       
add_139727_7/CI1->add_139727_7/CO1        FA2             CI1_TO_CO1_DELAY  0.278        70.761  2       
n166752                                                   NET DELAY         0.280        71.041  1       
add_139727_9/CI0->add_139727_9/CO0        FA2             CI0_TO_CO0_DELAY  0.278        71.319  2       
n178670                                                   NET DELAY         0.280        71.599  1       
add_139727_9/CI1->add_139727_9/CO1        FA2             CI1_TO_CO1_DELAY  0.278        71.877  2       
n166754                                                   NET DELAY         0.280        72.157  1       
add_139727_11/CI0->add_139727_11/CO0      FA2             CI0_TO_CO0_DELAY  0.278        72.435  2       
n178673                                                   NET DELAY         0.280        72.715  1       
add_139727_11/CI1->add_139727_11/CO1      FA2             CI1_TO_CO1_DELAY  0.278        72.993  2       
n166756                                                   NET DELAY         0.280        73.273  1       
add_139727_13/CI0->add_139727_13/CO0      FA2             CI0_TO_CO0_DELAY  0.278        73.551  2       
n178676                                                   NET DELAY         0.280        73.831  1       
add_139727_13/CI1->add_139727_13/CO1      FA2             CI1_TO_CO1_DELAY  0.278        74.109  2       
n166758                                                   NET DELAY         0.280        74.389  1       
add_139727_15/CI0->add_139727_15/CO0      FA2             CI0_TO_CO0_DELAY  0.278        74.667  2       
n178679                                                   NET DELAY         0.280        74.947  1       
add_139727_15/CI1->add_139727_15/CO1      FA2             CI1_TO_CO1_DELAY  0.278        75.225  2       
n166760                                                   NET DELAY         0.280        75.505  1       
add_139727_17/CI0->add_139727_17/CO0      FA2             CI0_TO_CO0_DELAY  0.278        75.783  2       
n178682                                                   NET DELAY         0.280        76.063  1       
add_139727_17/CI1->add_139727_17/CO1      FA2             CI1_TO_CO1_DELAY  0.278        76.341  2       
n166762                                                   NET DELAY         0.280        76.621  1       
add_139727_19/CI0->add_139727_19/CO0      FA2             CI0_TO_CO0_DELAY  0.278        76.899  2       
n178685                                                   NET DELAY         0.280        77.179  1       
add_139727_19/CI1->add_139727_19/CO1      FA2             CI1_TO_CO1_DELAY  0.278        77.457  2       
n166764                                                   NET DELAY         0.280        77.737  1       
add_139727_21/CI0->add_139727_21/CO0      FA2             CI0_TO_CO0_DELAY  0.278        78.015  2       
n178697                                                   NET DELAY         0.280        78.295  1       
add_139727_21/CI1->add_139727_21/CO1      FA2             CI1_TO_CO1_DELAY  0.278        78.573  2       
n166766                                                   NET DELAY         0.280        78.853  1       
add_139727_23/D0->add_139727_23/S0        FA2             D0_TO_S0_DELAY    0.477        79.330  1       
n109_adj_50947                                            NET DELAY         2.075        81.405  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i20/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 46
Delay Ratio      : 75.3% (route), 24.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -56.062 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           76.697
-----------------------------------------   ------
End-of-path arrival time( ns )              80.847

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
line_time_counter_res1_i0_i1/CK->line_time_counter_res1_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  2       
line_time_counter[1]                                      NET DELAY         0.280         5.821  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477         6.298  1       
n4                                                        NET DELAY         2.075         8.373  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.850  1       
n6                                                        NET DELAY         2.075        10.925  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        11.402  1       
n8                                                        NET DELAY         2.075        13.477  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        13.954  1       
n10                                                       NET DELAY         2.075        16.029  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        16.506  1       
n12                                                       NET DELAY         2.075        18.581  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.058  1       
n14                                                       NET DELAY         2.075        21.133  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        21.610  1       
n16                                                       NET DELAY         2.075        23.685  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        24.162  1       
n18                                                       NET DELAY         2.075        26.237  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        26.714  1       
n20                                                       NET DELAY         2.075        28.789  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        29.266  1       
n22                                                       NET DELAY         2.075        31.341  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.818  1       
n24                                                       NET DELAY         2.075        33.893  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        34.370  1       
n26                                                       NET DELAY         2.075        36.445  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.922  1       
n28                                                       NET DELAY         2.075        38.997  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        39.474  1       
n30                                                       NET DELAY         2.075        41.549  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        42.026  1       
n32                                                       NET DELAY         2.075        44.101  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.578  1       
n34                                                       NET DELAY         2.075        46.653  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        47.130  1       
n36                                                       NET DELAY         2.075        49.205  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        49.682  1       
n38                                                       NET DELAY         2.075        51.757  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        52.234  1       
n40                                                       NET DELAY         2.075        54.309  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        54.786  1       
n42                                                       NET DELAY         2.075        56.861  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        57.338  1       
n44                                                       NET DELAY         2.075        59.413  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        59.890  1       
n46                                                       NET DELAY         2.075        61.965  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        62.442  26      
line_sync_N_150                                           NET DELAY         2.075        64.517  1       
i131696_2_lut/B->i131696_2_lut/Z          LUT4            B_TO_Z_DELAY      0.477        64.994  1       
n45094                                                    NET DELAY         2.075        67.069  1       
add_139727_1/C1->add_139727_1/CO1         FA2             C1_TO_CO1_DELAY   0.344        67.413  2       
n166746                                                   NET DELAY         0.280        67.693  1       
add_139727_3/CI0->add_139727_3/CO0        FA2             CI0_TO_CO0_DELAY  0.278        67.971  2       
n178661                                                   NET DELAY         0.280        68.251  1       
add_139727_3/CI1->add_139727_3/CO1        FA2             CI1_TO_CO1_DELAY  0.278        68.529  2       
n166748                                                   NET DELAY         0.280        68.809  1       
add_139727_5/CI0->add_139727_5/CO0        FA2             CI0_TO_CO0_DELAY  0.278        69.087  2       
n178664                                                   NET DELAY         0.280        69.367  1       
add_139727_5/CI1->add_139727_5/CO1        FA2             CI1_TO_CO1_DELAY  0.278        69.645  2       
n166750                                                   NET DELAY         0.280        69.925  1       
add_139727_7/CI0->add_139727_7/CO0        FA2             CI0_TO_CO0_DELAY  0.278        70.203  2       
n178667                                                   NET DELAY         0.280        70.483  1       
add_139727_7/CI1->add_139727_7/CO1        FA2             CI1_TO_CO1_DELAY  0.278        70.761  2       
n166752                                                   NET DELAY         0.280        71.041  1       
add_139727_9/CI0->add_139727_9/CO0        FA2             CI0_TO_CO0_DELAY  0.278        71.319  2       
n178670                                                   NET DELAY         0.280        71.599  1       
add_139727_9/CI1->add_139727_9/CO1        FA2             CI1_TO_CO1_DELAY  0.278        71.877  2       
n166754                                                   NET DELAY         0.280        72.157  1       
add_139727_11/CI0->add_139727_11/CO0      FA2             CI0_TO_CO0_DELAY  0.278        72.435  2       
n178673                                                   NET DELAY         0.280        72.715  1       
add_139727_11/CI1->add_139727_11/CO1      FA2             CI1_TO_CO1_DELAY  0.278        72.993  2       
n166756                                                   NET DELAY         0.280        73.273  1       
add_139727_13/CI0->add_139727_13/CO0      FA2             CI0_TO_CO0_DELAY  0.278        73.551  2       
n178676                                                   NET DELAY         0.280        73.831  1       
add_139727_13/CI1->add_139727_13/CO1      FA2             CI1_TO_CO1_DELAY  0.278        74.109  2       
n166758                                                   NET DELAY         0.280        74.389  1       
add_139727_15/CI0->add_139727_15/CO0      FA2             CI0_TO_CO0_DELAY  0.278        74.667  2       
n178679                                                   NET DELAY         0.280        74.947  1       
add_139727_15/CI1->add_139727_15/CO1      FA2             CI1_TO_CO1_DELAY  0.278        75.225  2       
n166760                                                   NET DELAY         0.280        75.505  1       
add_139727_17/CI0->add_139727_17/CO0      FA2             CI0_TO_CO0_DELAY  0.278        75.783  2       
n178682                                                   NET DELAY         0.280        76.063  1       
add_139727_17/CI1->add_139727_17/CO1      FA2             CI1_TO_CO1_DELAY  0.278        76.341  2       
n166762                                                   NET DELAY         0.280        76.621  1       
add_139727_19/CI0->add_139727_19/CO0      FA2             CI0_TO_CO0_DELAY  0.278        76.899  2       
n178685                                                   NET DELAY         0.280        77.179  1       
add_139727_19/CI1->add_139727_19/CO1      FA2             CI1_TO_CO1_DELAY  0.278        77.457  2       
n166764                                                   NET DELAY         0.280        77.737  1       
add_139727_21/CI0->add_139727_21/CO0      FA2             CI0_TO_CO0_DELAY  0.278        78.015  2       
n178697                                                   NET DELAY         0.280        78.295  1       
add_139727_21/D1->add_139727_21/S1        FA2             D1_TO_S1_DELAY    0.477        78.772  1       
n110_adj_50948                                            NET DELAY         2.075        80.847  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i19/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 45
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -55.504 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           76.139
-----------------------------------------   ------
End-of-path arrival time( ns )              80.289

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
line_time_counter_res1_i0_i1/CK->line_time_counter_res1_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  2       
line_time_counter[1]                                      NET DELAY         0.280         5.821  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477         6.298  1       
n4                                                        NET DELAY         2.075         8.373  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.850  1       
n6                                                        NET DELAY         2.075        10.925  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        11.402  1       
n8                                                        NET DELAY         2.075        13.477  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        13.954  1       
n10                                                       NET DELAY         2.075        16.029  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        16.506  1       
n12                                                       NET DELAY         2.075        18.581  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.058  1       
n14                                                       NET DELAY         2.075        21.133  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        21.610  1       
n16                                                       NET DELAY         2.075        23.685  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        24.162  1       
n18                                                       NET DELAY         2.075        26.237  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        26.714  1       
n20                                                       NET DELAY         2.075        28.789  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        29.266  1       
n22                                                       NET DELAY         2.075        31.341  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.818  1       
n24                                                       NET DELAY         2.075        33.893  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        34.370  1       
n26                                                       NET DELAY         2.075        36.445  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.922  1       
n28                                                       NET DELAY         2.075        38.997  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        39.474  1       
n30                                                       NET DELAY         2.075        41.549  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        42.026  1       
n32                                                       NET DELAY         2.075        44.101  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.578  1       
n34                                                       NET DELAY         2.075        46.653  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        47.130  1       
n36                                                       NET DELAY         2.075        49.205  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        49.682  1       
n38                                                       NET DELAY         2.075        51.757  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        52.234  1       
n40                                                       NET DELAY         2.075        54.309  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        54.786  1       
n42                                                       NET DELAY         2.075        56.861  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        57.338  1       
n44                                                       NET DELAY         2.075        59.413  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        59.890  1       
n46                                                       NET DELAY         2.075        61.965  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        62.442  26      
line_sync_N_150                                           NET DELAY         2.075        64.517  1       
i131696_2_lut/B->i131696_2_lut/Z          LUT4            B_TO_Z_DELAY      0.477        64.994  1       
n45094                                                    NET DELAY         2.075        67.069  1       
add_139727_1/C1->add_139727_1/CO1         FA2             C1_TO_CO1_DELAY   0.344        67.413  2       
n166746                                                   NET DELAY         0.280        67.693  1       
add_139727_3/CI0->add_139727_3/CO0        FA2             CI0_TO_CO0_DELAY  0.278        67.971  2       
n178661                                                   NET DELAY         0.280        68.251  1       
add_139727_3/CI1->add_139727_3/CO1        FA2             CI1_TO_CO1_DELAY  0.278        68.529  2       
n166748                                                   NET DELAY         0.280        68.809  1       
add_139727_5/CI0->add_139727_5/CO0        FA2             CI0_TO_CO0_DELAY  0.278        69.087  2       
n178664                                                   NET DELAY         0.280        69.367  1       
add_139727_5/CI1->add_139727_5/CO1        FA2             CI1_TO_CO1_DELAY  0.278        69.645  2       
n166750                                                   NET DELAY         0.280        69.925  1       
add_139727_7/CI0->add_139727_7/CO0        FA2             CI0_TO_CO0_DELAY  0.278        70.203  2       
n178667                                                   NET DELAY         0.280        70.483  1       
add_139727_7/CI1->add_139727_7/CO1        FA2             CI1_TO_CO1_DELAY  0.278        70.761  2       
n166752                                                   NET DELAY         0.280        71.041  1       
add_139727_9/CI0->add_139727_9/CO0        FA2             CI0_TO_CO0_DELAY  0.278        71.319  2       
n178670                                                   NET DELAY         0.280        71.599  1       
add_139727_9/CI1->add_139727_9/CO1        FA2             CI1_TO_CO1_DELAY  0.278        71.877  2       
n166754                                                   NET DELAY         0.280        72.157  1       
add_139727_11/CI0->add_139727_11/CO0      FA2             CI0_TO_CO0_DELAY  0.278        72.435  2       
n178673                                                   NET DELAY         0.280        72.715  1       
add_139727_11/CI1->add_139727_11/CO1      FA2             CI1_TO_CO1_DELAY  0.278        72.993  2       
n166756                                                   NET DELAY         0.280        73.273  1       
add_139727_13/CI0->add_139727_13/CO0      FA2             CI0_TO_CO0_DELAY  0.278        73.551  2       
n178676                                                   NET DELAY         0.280        73.831  1       
add_139727_13/CI1->add_139727_13/CO1      FA2             CI1_TO_CO1_DELAY  0.278        74.109  2       
n166758                                                   NET DELAY         0.280        74.389  1       
add_139727_15/CI0->add_139727_15/CO0      FA2             CI0_TO_CO0_DELAY  0.278        74.667  2       
n178679                                                   NET DELAY         0.280        74.947  1       
add_139727_15/CI1->add_139727_15/CO1      FA2             CI1_TO_CO1_DELAY  0.278        75.225  2       
n166760                                                   NET DELAY         0.280        75.505  1       
add_139727_17/CI0->add_139727_17/CO0      FA2             CI0_TO_CO0_DELAY  0.278        75.783  2       
n178682                                                   NET DELAY         0.280        76.063  1       
add_139727_17/CI1->add_139727_17/CO1      FA2             CI1_TO_CO1_DELAY  0.278        76.341  2       
n166762                                                   NET DELAY         0.280        76.621  1       
add_139727_19/CI0->add_139727_19/CO0      FA2             CI0_TO_CO0_DELAY  0.278        76.899  2       
n178685                                                   NET DELAY         0.280        77.179  1       
add_139727_19/CI1->add_139727_19/CO1      FA2             CI1_TO_CO1_DELAY  0.278        77.457  2       
n166764                                                   NET DELAY         0.280        77.737  1       
add_139727_21/D0->add_139727_21/S0        FA2             D0_TO_S0_DELAY    0.477        78.214  1       
n111_adj_50950                                            NET DELAY         2.075        80.289  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i18/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 44
Delay Ratio      : 75.7% (route), 24.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -54.946 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           75.581
-----------------------------------------   ------
End-of-path arrival time( ns )              79.731

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
line_time_counter_res1_i0_i1/CK->line_time_counter_res1_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  2       
line_time_counter[1]                                      NET DELAY         0.280         5.821  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477         6.298  1       
n4                                                        NET DELAY         2.075         8.373  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.850  1       
n6                                                        NET DELAY         2.075        10.925  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        11.402  1       
n8                                                        NET DELAY         2.075        13.477  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        13.954  1       
n10                                                       NET DELAY         2.075        16.029  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        16.506  1       
n12                                                       NET DELAY         2.075        18.581  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.058  1       
n14                                                       NET DELAY         2.075        21.133  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        21.610  1       
n16                                                       NET DELAY         2.075        23.685  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        24.162  1       
n18                                                       NET DELAY         2.075        26.237  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        26.714  1       
n20                                                       NET DELAY         2.075        28.789  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        29.266  1       
n22                                                       NET DELAY         2.075        31.341  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.818  1       
n24                                                       NET DELAY         2.075        33.893  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        34.370  1       
n26                                                       NET DELAY         2.075        36.445  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.922  1       
n28                                                       NET DELAY         2.075        38.997  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        39.474  1       
n30                                                       NET DELAY         2.075        41.549  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        42.026  1       
n32                                                       NET DELAY         2.075        44.101  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.578  1       
n34                                                       NET DELAY         2.075        46.653  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        47.130  1       
n36                                                       NET DELAY         2.075        49.205  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        49.682  1       
n38                                                       NET DELAY         2.075        51.757  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        52.234  1       
n40                                                       NET DELAY         2.075        54.309  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        54.786  1       
n42                                                       NET DELAY         2.075        56.861  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        57.338  1       
n44                                                       NET DELAY         2.075        59.413  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        59.890  1       
n46                                                       NET DELAY         2.075        61.965  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        62.442  26      
line_sync_N_150                                           NET DELAY         2.075        64.517  1       
i131696_2_lut/B->i131696_2_lut/Z          LUT4            B_TO_Z_DELAY      0.477        64.994  1       
n45094                                                    NET DELAY         2.075        67.069  1       
add_139727_1/C1->add_139727_1/CO1         FA2             C1_TO_CO1_DELAY   0.344        67.413  2       
n166746                                                   NET DELAY         0.280        67.693  1       
add_139727_3/CI0->add_139727_3/CO0        FA2             CI0_TO_CO0_DELAY  0.278        67.971  2       
n178661                                                   NET DELAY         0.280        68.251  1       
add_139727_3/CI1->add_139727_3/CO1        FA2             CI1_TO_CO1_DELAY  0.278        68.529  2       
n166748                                                   NET DELAY         0.280        68.809  1       
add_139727_5/CI0->add_139727_5/CO0        FA2             CI0_TO_CO0_DELAY  0.278        69.087  2       
n178664                                                   NET DELAY         0.280        69.367  1       
add_139727_5/CI1->add_139727_5/CO1        FA2             CI1_TO_CO1_DELAY  0.278        69.645  2       
n166750                                                   NET DELAY         0.280        69.925  1       
add_139727_7/CI0->add_139727_7/CO0        FA2             CI0_TO_CO0_DELAY  0.278        70.203  2       
n178667                                                   NET DELAY         0.280        70.483  1       
add_139727_7/CI1->add_139727_7/CO1        FA2             CI1_TO_CO1_DELAY  0.278        70.761  2       
n166752                                                   NET DELAY         0.280        71.041  1       
add_139727_9/CI0->add_139727_9/CO0        FA2             CI0_TO_CO0_DELAY  0.278        71.319  2       
n178670                                                   NET DELAY         0.280        71.599  1       
add_139727_9/CI1->add_139727_9/CO1        FA2             CI1_TO_CO1_DELAY  0.278        71.877  2       
n166754                                                   NET DELAY         0.280        72.157  1       
add_139727_11/CI0->add_139727_11/CO0      FA2             CI0_TO_CO0_DELAY  0.278        72.435  2       
n178673                                                   NET DELAY         0.280        72.715  1       
add_139727_11/CI1->add_139727_11/CO1      FA2             CI1_TO_CO1_DELAY  0.278        72.993  2       
n166756                                                   NET DELAY         0.280        73.273  1       
add_139727_13/CI0->add_139727_13/CO0      FA2             CI0_TO_CO0_DELAY  0.278        73.551  2       
n178676                                                   NET DELAY         0.280        73.831  1       
add_139727_13/CI1->add_139727_13/CO1      FA2             CI1_TO_CO1_DELAY  0.278        74.109  2       
n166758                                                   NET DELAY         0.280        74.389  1       
add_139727_15/CI0->add_139727_15/CO0      FA2             CI0_TO_CO0_DELAY  0.278        74.667  2       
n178679                                                   NET DELAY         0.280        74.947  1       
add_139727_15/CI1->add_139727_15/CO1      FA2             CI1_TO_CO1_DELAY  0.278        75.225  2       
n166760                                                   NET DELAY         0.280        75.505  1       
add_139727_17/CI0->add_139727_17/CO0      FA2             CI0_TO_CO0_DELAY  0.278        75.783  2       
n178682                                                   NET DELAY         0.280        76.063  1       
add_139727_17/CI1->add_139727_17/CO1      FA2             CI1_TO_CO1_DELAY  0.278        76.341  2       
n166762                                                   NET DELAY         0.280        76.621  1       
add_139727_19/CI0->add_139727_19/CO0      FA2             CI0_TO_CO0_DELAY  0.278        76.899  2       
n178685                                                   NET DELAY         0.280        77.179  1       
add_139727_19/D1->add_139727_19/S1        FA2             D1_TO_S1_DELAY    0.477        77.656  1       
n112_adj_50951                                            NET DELAY         2.075        79.731  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i17/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 43
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -54.388 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           75.023
-----------------------------------------   ------
End-of-path arrival time( ns )              79.173

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
line_time_counter_res1_i0_i1/CK->line_time_counter_res1_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  2       
line_time_counter[1]                                      NET DELAY         0.280         5.821  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477         6.298  1       
n4                                                        NET DELAY         2.075         8.373  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.850  1       
n6                                                        NET DELAY         2.075        10.925  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        11.402  1       
n8                                                        NET DELAY         2.075        13.477  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        13.954  1       
n10                                                       NET DELAY         2.075        16.029  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        16.506  1       
n12                                                       NET DELAY         2.075        18.581  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.058  1       
n14                                                       NET DELAY         2.075        21.133  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        21.610  1       
n16                                                       NET DELAY         2.075        23.685  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        24.162  1       
n18                                                       NET DELAY         2.075        26.237  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        26.714  1       
n20                                                       NET DELAY         2.075        28.789  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        29.266  1       
n22                                                       NET DELAY         2.075        31.341  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.818  1       
n24                                                       NET DELAY         2.075        33.893  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        34.370  1       
n26                                                       NET DELAY         2.075        36.445  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.922  1       
n28                                                       NET DELAY         2.075        38.997  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        39.474  1       
n30                                                       NET DELAY         2.075        41.549  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        42.026  1       
n32                                                       NET DELAY         2.075        44.101  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.578  1       
n34                                                       NET DELAY         2.075        46.653  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        47.130  1       
n36                                                       NET DELAY         2.075        49.205  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        49.682  1       
n38                                                       NET DELAY         2.075        51.757  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        52.234  1       
n40                                                       NET DELAY         2.075        54.309  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        54.786  1       
n42                                                       NET DELAY         2.075        56.861  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        57.338  1       
n44                                                       NET DELAY         2.075        59.413  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        59.890  1       
n46                                                       NET DELAY         2.075        61.965  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        62.442  26      
line_sync_N_150                                           NET DELAY         2.075        64.517  1       
i131696_2_lut/B->i131696_2_lut/Z          LUT4            B_TO_Z_DELAY      0.477        64.994  1       
n45094                                                    NET DELAY         2.075        67.069  1       
add_139727_1/C1->add_139727_1/CO1         FA2             C1_TO_CO1_DELAY   0.344        67.413  2       
n166746                                                   NET DELAY         0.280        67.693  1       
add_139727_3/CI0->add_139727_3/CO0        FA2             CI0_TO_CO0_DELAY  0.278        67.971  2       
n178661                                                   NET DELAY         0.280        68.251  1       
add_139727_3/CI1->add_139727_3/CO1        FA2             CI1_TO_CO1_DELAY  0.278        68.529  2       
n166748                                                   NET DELAY         0.280        68.809  1       
add_139727_5/CI0->add_139727_5/CO0        FA2             CI0_TO_CO0_DELAY  0.278        69.087  2       
n178664                                                   NET DELAY         0.280        69.367  1       
add_139727_5/CI1->add_139727_5/CO1        FA2             CI1_TO_CO1_DELAY  0.278        69.645  2       
n166750                                                   NET DELAY         0.280        69.925  1       
add_139727_7/CI0->add_139727_7/CO0        FA2             CI0_TO_CO0_DELAY  0.278        70.203  2       
n178667                                                   NET DELAY         0.280        70.483  1       
add_139727_7/CI1->add_139727_7/CO1        FA2             CI1_TO_CO1_DELAY  0.278        70.761  2       
n166752                                                   NET DELAY         0.280        71.041  1       
add_139727_9/CI0->add_139727_9/CO0        FA2             CI0_TO_CO0_DELAY  0.278        71.319  2       
n178670                                                   NET DELAY         0.280        71.599  1       
add_139727_9/CI1->add_139727_9/CO1        FA2             CI1_TO_CO1_DELAY  0.278        71.877  2       
n166754                                                   NET DELAY         0.280        72.157  1       
add_139727_11/CI0->add_139727_11/CO0      FA2             CI0_TO_CO0_DELAY  0.278        72.435  2       
n178673                                                   NET DELAY         0.280        72.715  1       
add_139727_11/CI1->add_139727_11/CO1      FA2             CI1_TO_CO1_DELAY  0.278        72.993  2       
n166756                                                   NET DELAY         0.280        73.273  1       
add_139727_13/CI0->add_139727_13/CO0      FA2             CI0_TO_CO0_DELAY  0.278        73.551  2       
n178676                                                   NET DELAY         0.280        73.831  1       
add_139727_13/CI1->add_139727_13/CO1      FA2             CI1_TO_CO1_DELAY  0.278        74.109  2       
n166758                                                   NET DELAY         0.280        74.389  1       
add_139727_15/CI0->add_139727_15/CO0      FA2             CI0_TO_CO0_DELAY  0.278        74.667  2       
n178679                                                   NET DELAY         0.280        74.947  1       
add_139727_15/CI1->add_139727_15/CO1      FA2             CI1_TO_CO1_DELAY  0.278        75.225  2       
n166760                                                   NET DELAY         0.280        75.505  1       
add_139727_17/CI0->add_139727_17/CO0      FA2             CI0_TO_CO0_DELAY  0.278        75.783  2       
n178682                                                   NET DELAY         0.280        76.063  1       
add_139727_17/CI1->add_139727_17/CO1      FA2             CI1_TO_CO1_DELAY  0.278        76.341  2       
n166762                                                   NET DELAY         0.280        76.621  1       
add_139727_19/D0->add_139727_19/S0        FA2             D0_TO_S0_DELAY    0.477        77.098  1       
n113_adj_50949                                            NET DELAY         2.075        79.173  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i16/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 42
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -53.830 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           74.465
-----------------------------------------   ------
End-of-path arrival time( ns )              78.615

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
line_time_counter_res1_i0_i1/CK->line_time_counter_res1_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  2       
line_time_counter[1]                                      NET DELAY         0.280         5.821  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477         6.298  1       
n4                                                        NET DELAY         2.075         8.373  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.850  1       
n6                                                        NET DELAY         2.075        10.925  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        11.402  1       
n8                                                        NET DELAY         2.075        13.477  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        13.954  1       
n10                                                       NET DELAY         2.075        16.029  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        16.506  1       
n12                                                       NET DELAY         2.075        18.581  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.058  1       
n14                                                       NET DELAY         2.075        21.133  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        21.610  1       
n16                                                       NET DELAY         2.075        23.685  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        24.162  1       
n18                                                       NET DELAY         2.075        26.237  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        26.714  1       
n20                                                       NET DELAY         2.075        28.789  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        29.266  1       
n22                                                       NET DELAY         2.075        31.341  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.818  1       
n24                                                       NET DELAY         2.075        33.893  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        34.370  1       
n26                                                       NET DELAY         2.075        36.445  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.922  1       
n28                                                       NET DELAY         2.075        38.997  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        39.474  1       
n30                                                       NET DELAY         2.075        41.549  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        42.026  1       
n32                                                       NET DELAY         2.075        44.101  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.578  1       
n34                                                       NET DELAY         2.075        46.653  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        47.130  1       
n36                                                       NET DELAY         2.075        49.205  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        49.682  1       
n38                                                       NET DELAY         2.075        51.757  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        52.234  1       
n40                                                       NET DELAY         2.075        54.309  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        54.786  1       
n42                                                       NET DELAY         2.075        56.861  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        57.338  1       
n44                                                       NET DELAY         2.075        59.413  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        59.890  1       
n46                                                       NET DELAY         2.075        61.965  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        62.442  26      
line_sync_N_150                                           NET DELAY         2.075        64.517  1       
i131696_2_lut/B->i131696_2_lut/Z          LUT4            B_TO_Z_DELAY      0.477        64.994  1       
n45094                                                    NET DELAY         2.075        67.069  1       
add_139727_1/C1->add_139727_1/CO1         FA2             C1_TO_CO1_DELAY   0.344        67.413  2       
n166746                                                   NET DELAY         0.280        67.693  1       
add_139727_3/CI0->add_139727_3/CO0        FA2             CI0_TO_CO0_DELAY  0.278        67.971  2       
n178661                                                   NET DELAY         0.280        68.251  1       
add_139727_3/CI1->add_139727_3/CO1        FA2             CI1_TO_CO1_DELAY  0.278        68.529  2       
n166748                                                   NET DELAY         0.280        68.809  1       
add_139727_5/CI0->add_139727_5/CO0        FA2             CI0_TO_CO0_DELAY  0.278        69.087  2       
n178664                                                   NET DELAY         0.280        69.367  1       
add_139727_5/CI1->add_139727_5/CO1        FA2             CI1_TO_CO1_DELAY  0.278        69.645  2       
n166750                                                   NET DELAY         0.280        69.925  1       
add_139727_7/CI0->add_139727_7/CO0        FA2             CI0_TO_CO0_DELAY  0.278        70.203  2       
n178667                                                   NET DELAY         0.280        70.483  1       
add_139727_7/CI1->add_139727_7/CO1        FA2             CI1_TO_CO1_DELAY  0.278        70.761  2       
n166752                                                   NET DELAY         0.280        71.041  1       
add_139727_9/CI0->add_139727_9/CO0        FA2             CI0_TO_CO0_DELAY  0.278        71.319  2       
n178670                                                   NET DELAY         0.280        71.599  1       
add_139727_9/CI1->add_139727_9/CO1        FA2             CI1_TO_CO1_DELAY  0.278        71.877  2       
n166754                                                   NET DELAY         0.280        72.157  1       
add_139727_11/CI0->add_139727_11/CO0      FA2             CI0_TO_CO0_DELAY  0.278        72.435  2       
n178673                                                   NET DELAY         0.280        72.715  1       
add_139727_11/CI1->add_139727_11/CO1      FA2             CI1_TO_CO1_DELAY  0.278        72.993  2       
n166756                                                   NET DELAY         0.280        73.273  1       
add_139727_13/CI0->add_139727_13/CO0      FA2             CI0_TO_CO0_DELAY  0.278        73.551  2       
n178676                                                   NET DELAY         0.280        73.831  1       
add_139727_13/CI1->add_139727_13/CO1      FA2             CI1_TO_CO1_DELAY  0.278        74.109  2       
n166758                                                   NET DELAY         0.280        74.389  1       
add_139727_15/CI0->add_139727_15/CO0      FA2             CI0_TO_CO0_DELAY  0.278        74.667  2       
n178679                                                   NET DELAY         0.280        74.947  1       
add_139727_15/CI1->add_139727_15/CO1      FA2             CI1_TO_CO1_DELAY  0.278        75.225  2       
n166760                                                   NET DELAY         0.280        75.505  1       
add_139727_17/CI0->add_139727_17/CO0      FA2             CI0_TO_CO0_DELAY  0.278        75.783  2       
n178682                                                   NET DELAY         0.280        76.063  1       
add_139727_17/D1->add_139727_17/S1        FA2             D1_TO_S1_DELAY    0.477        76.540  1       
n114_adj_50952                                            NET DELAY         2.075        78.615  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i15/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 41
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -53.272 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           73.907
-----------------------------------------   ------
End-of-path arrival time( ns )              78.057

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
line_time_counter_res1_i0_i1/CK->line_time_counter_res1_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  2       
line_time_counter[1]                                      NET DELAY         0.280         5.821  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477         6.298  1       
n4                                                        NET DELAY         2.075         8.373  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.850  1       
n6                                                        NET DELAY         2.075        10.925  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        11.402  1       
n8                                                        NET DELAY         2.075        13.477  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        13.954  1       
n10                                                       NET DELAY         2.075        16.029  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        16.506  1       
n12                                                       NET DELAY         2.075        18.581  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.058  1       
n14                                                       NET DELAY         2.075        21.133  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        21.610  1       
n16                                                       NET DELAY         2.075        23.685  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        24.162  1       
n18                                                       NET DELAY         2.075        26.237  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        26.714  1       
n20                                                       NET DELAY         2.075        28.789  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        29.266  1       
n22                                                       NET DELAY         2.075        31.341  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.818  1       
n24                                                       NET DELAY         2.075        33.893  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        34.370  1       
n26                                                       NET DELAY         2.075        36.445  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.922  1       
n28                                                       NET DELAY         2.075        38.997  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        39.474  1       
n30                                                       NET DELAY         2.075        41.549  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        42.026  1       
n32                                                       NET DELAY         2.075        44.101  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.578  1       
n34                                                       NET DELAY         2.075        46.653  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        47.130  1       
n36                                                       NET DELAY         2.075        49.205  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        49.682  1       
n38                                                       NET DELAY         2.075        51.757  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        52.234  1       
n40                                                       NET DELAY         2.075        54.309  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        54.786  1       
n42                                                       NET DELAY         2.075        56.861  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        57.338  1       
n44                                                       NET DELAY         2.075        59.413  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        59.890  1       
n46                                                       NET DELAY         2.075        61.965  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        62.442  26      
line_sync_N_150                                           NET DELAY         2.075        64.517  1       
i131696_2_lut/B->i131696_2_lut/Z          LUT4            B_TO_Z_DELAY      0.477        64.994  1       
n45094                                                    NET DELAY         2.075        67.069  1       
add_139727_1/C1->add_139727_1/CO1         FA2             C1_TO_CO1_DELAY   0.344        67.413  2       
n166746                                                   NET DELAY         0.280        67.693  1       
add_139727_3/CI0->add_139727_3/CO0        FA2             CI0_TO_CO0_DELAY  0.278        67.971  2       
n178661                                                   NET DELAY         0.280        68.251  1       
add_139727_3/CI1->add_139727_3/CO1        FA2             CI1_TO_CO1_DELAY  0.278        68.529  2       
n166748                                                   NET DELAY         0.280        68.809  1       
add_139727_5/CI0->add_139727_5/CO0        FA2             CI0_TO_CO0_DELAY  0.278        69.087  2       
n178664                                                   NET DELAY         0.280        69.367  1       
add_139727_5/CI1->add_139727_5/CO1        FA2             CI1_TO_CO1_DELAY  0.278        69.645  2       
n166750                                                   NET DELAY         0.280        69.925  1       
add_139727_7/CI0->add_139727_7/CO0        FA2             CI0_TO_CO0_DELAY  0.278        70.203  2       
n178667                                                   NET DELAY         0.280        70.483  1       
add_139727_7/CI1->add_139727_7/CO1        FA2             CI1_TO_CO1_DELAY  0.278        70.761  2       
n166752                                                   NET DELAY         0.280        71.041  1       
add_139727_9/CI0->add_139727_9/CO0        FA2             CI0_TO_CO0_DELAY  0.278        71.319  2       
n178670                                                   NET DELAY         0.280        71.599  1       
add_139727_9/CI1->add_139727_9/CO1        FA2             CI1_TO_CO1_DELAY  0.278        71.877  2       
n166754                                                   NET DELAY         0.280        72.157  1       
add_139727_11/CI0->add_139727_11/CO0      FA2             CI0_TO_CO0_DELAY  0.278        72.435  2       
n178673                                                   NET DELAY         0.280        72.715  1       
add_139727_11/CI1->add_139727_11/CO1      FA2             CI1_TO_CO1_DELAY  0.278        72.993  2       
n166756                                                   NET DELAY         0.280        73.273  1       
add_139727_13/CI0->add_139727_13/CO0      FA2             CI0_TO_CO0_DELAY  0.278        73.551  2       
n178676                                                   NET DELAY         0.280        73.831  1       
add_139727_13/CI1->add_139727_13/CO1      FA2             CI1_TO_CO1_DELAY  0.278        74.109  2       
n166758                                                   NET DELAY         0.280        74.389  1       
add_139727_15/CI0->add_139727_15/CO0      FA2             CI0_TO_CO0_DELAY  0.278        74.667  2       
n178679                                                   NET DELAY         0.280        74.947  1       
add_139727_15/CI1->add_139727_15/CO1      FA2             CI1_TO_CO1_DELAY  0.278        75.225  2       
n166760                                                   NET DELAY         0.280        75.505  1       
add_139727_17/D0->add_139727_17/S0        FA2             D0_TO_S0_DELAY    0.477        75.982  1       
n115_adj_50954                                            NET DELAY         2.075        78.057  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_res1_i0_i1/Q
Path End         : line_time_counter_res1_i0_i14/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 40
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -52.714 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           73.349
-----------------------------------------   ------
End-of-path arrival time( ns )              77.499

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
line_time_counter_res1_i0_i1/CK->line_time_counter_res1_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  2       
line_time_counter[1]                                      NET DELAY         0.280         5.821  1       
line_time_23__I_0_i4_4_lut/B->line_time_23__I_0_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477         6.298  1       
n4                                                        NET DELAY         2.075         8.373  1       
line_time_23__I_0_i6_3_lut/A->line_time_23__I_0_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.850  1       
n6                                                        NET DELAY         2.075        10.925  1       
line_time_23__I_0_i8_3_lut/A->line_time_23__I_0_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        11.402  1       
n8                                                        NET DELAY         2.075        13.477  1       
line_time_23__I_0_i10_3_lut/A->line_time_23__I_0_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        13.954  1       
n10                                                       NET DELAY         2.075        16.029  1       
line_time_23__I_0_i12_3_lut/A->line_time_23__I_0_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        16.506  1       
n12                                                       NET DELAY         2.075        18.581  1       
line_time_23__I_0_i14_3_lut/A->line_time_23__I_0_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        19.058  1       
n14                                                       NET DELAY         2.075        21.133  1       
line_time_23__I_0_i16_3_lut/A->line_time_23__I_0_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        21.610  1       
n16                                                       NET DELAY         2.075        23.685  1       
line_time_23__I_0_i18_3_lut/A->line_time_23__I_0_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        24.162  1       
n18                                                       NET DELAY         2.075        26.237  1       
line_time_23__I_0_i20_3_lut/A->line_time_23__I_0_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        26.714  1       
n20                                                       NET DELAY         2.075        28.789  1       
line_time_23__I_0_i22_3_lut/A->line_time_23__I_0_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        29.266  1       
n22                                                       NET DELAY         2.075        31.341  1       
line_time_23__I_0_i24_3_lut/A->line_time_23__I_0_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.818  1       
n24                                                       NET DELAY         2.075        33.893  1       
line_time_23__I_0_i26_3_lut/A->line_time_23__I_0_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        34.370  1       
n26                                                       NET DELAY         2.075        36.445  1       
line_time_23__I_0_i28_3_lut/A->line_time_23__I_0_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.922  1       
n28                                                       NET DELAY         2.075        38.997  1       
line_time_23__I_0_i30_3_lut/A->line_time_23__I_0_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        39.474  1       
n30                                                       NET DELAY         2.075        41.549  1       
line_time_23__I_0_i32_3_lut/A->line_time_23__I_0_i32_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        42.026  1       
n32                                                       NET DELAY         2.075        44.101  1       
line_time_23__I_0_i34_3_lut/A->line_time_23__I_0_i34_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        44.578  1       
n34                                                       NET DELAY         2.075        46.653  1       
line_time_23__I_0_i36_3_lut/A->line_time_23__I_0_i36_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        47.130  1       
n36                                                       NET DELAY         2.075        49.205  1       
line_time_23__I_0_i38_3_lut/A->line_time_23__I_0_i38_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        49.682  1       
n38                                                       NET DELAY         2.075        51.757  1       
line_time_23__I_0_i40_3_lut/A->line_time_23__I_0_i40_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        52.234  1       
n40                                                       NET DELAY         2.075        54.309  1       
line_time_23__I_0_i42_3_lut/A->line_time_23__I_0_i42_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        54.786  1       
n42                                                       NET DELAY         2.075        56.861  1       
line_time_23__I_0_i44_3_lut/A->line_time_23__I_0_i44_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        57.338  1       
n44                                                       NET DELAY         2.075        59.413  1       
line_time_23__I_0_i46_3_lut/A->line_time_23__I_0_i46_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        59.890  1       
n46                                                       NET DELAY         2.075        61.965  1       
line_time_23__I_0_i48_3_lut/A->line_time_23__I_0_i48_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        62.442  26      
line_sync_N_150                                           NET DELAY         2.075        64.517  1       
i131696_2_lut/B->i131696_2_lut/Z          LUT4            B_TO_Z_DELAY      0.477        64.994  1       
n45094                                                    NET DELAY         2.075        67.069  1       
add_139727_1/C1->add_139727_1/CO1         FA2             C1_TO_CO1_DELAY   0.344        67.413  2       
n166746                                                   NET DELAY         0.280        67.693  1       
add_139727_3/CI0->add_139727_3/CO0        FA2             CI0_TO_CO0_DELAY  0.278        67.971  2       
n178661                                                   NET DELAY         0.280        68.251  1       
add_139727_3/CI1->add_139727_3/CO1        FA2             CI1_TO_CO1_DELAY  0.278        68.529  2       
n166748                                                   NET DELAY         0.280        68.809  1       
add_139727_5/CI0->add_139727_5/CO0        FA2             CI0_TO_CO0_DELAY  0.278        69.087  2       
n178664                                                   NET DELAY         0.280        69.367  1       
add_139727_5/CI1->add_139727_5/CO1        FA2             CI1_TO_CO1_DELAY  0.278        69.645  2       
n166750                                                   NET DELAY         0.280        69.925  1       
add_139727_7/CI0->add_139727_7/CO0        FA2             CI0_TO_CO0_DELAY  0.278        70.203  2       
n178667                                                   NET DELAY         0.280        70.483  1       
add_139727_7/CI1->add_139727_7/CO1        FA2             CI1_TO_CO1_DELAY  0.278        70.761  2       
n166752                                                   NET DELAY         0.280        71.041  1       
add_139727_9/CI0->add_139727_9/CO0        FA2             CI0_TO_CO0_DELAY  0.278        71.319  2       
n178670                                                   NET DELAY         0.280        71.599  1       
add_139727_9/CI1->add_139727_9/CO1        FA2             CI1_TO_CO1_DELAY  0.278        71.877  2       
n166754                                                   NET DELAY         0.280        72.157  1       
add_139727_11/CI0->add_139727_11/CO0      FA2             CI0_TO_CO0_DELAY  0.278        72.435  2       
n178673                                                   NET DELAY         0.280        72.715  1       
add_139727_11/CI1->add_139727_11/CO1      FA2             CI1_TO_CO1_DELAY  0.278        72.993  2       
n166756                                                   NET DELAY         0.280        73.273  1       
add_139727_13/CI0->add_139727_13/CO0      FA2             CI0_TO_CO0_DELAY  0.278        73.551  2       
n178676                                                   NET DELAY         0.280        73.831  1       
add_139727_13/CI1->add_139727_13/CO1      FA2             CI1_TO_CO1_DELAY  0.278        74.109  2       
n166758                                                   NET DELAY         0.280        74.389  1       
add_139727_15/CI0->add_139727_15/CO0      FA2             CI0_TO_CO0_DELAY  0.278        74.667  2       
n178679                                                   NET DELAY         0.280        74.947  1       
add_139727_15/D1->add_139727_15/S1        FA2             D1_TO_S1_DELAY    0.477        75.424  1       
n116_adj_50955                                            NET DELAY         2.075        77.499  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
1668 endpoints scored, 44 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_sync_i0/Q
Path End         : tlc0/line_cdc_i0/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -21.304 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Generated Clock Source Latency                       2.225
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        24.900
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      360.458

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              1.671
------------------------------------------   -------
End-of-path arrival time( ns )               339.154

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
line_sync_i0/CK->line_sync_i0/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  3       
line_sync_c                                               NET DELAY      0.280         5.821  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i6/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -18.752 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Generated Clock Source Latency                       2.225
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        24.900
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              3.746
------------------------------------------   -------
End-of-path arrival time( ns )               341.229

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  85      
global_rst                                                NET DELAY      2.355         7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -18.752 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Generated Clock Source Latency                       2.225
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        24.900
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              3.746
------------------------------------------   -------
End-of-path arrival time( ns )               341.229

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  85      
global_rst                                                NET DELAY      2.355         7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/empty_r/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -18.752 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Generated Clock Source Latency                       2.225
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        24.900
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              3.746
------------------------------------------   -------
End-of-path arrival time( ns )               341.229

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  85      
global_rst                                                NET DELAY      2.355         7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i1/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -18.752 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Generated Clock Source Latency                       2.225
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        24.900
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              3.746
------------------------------------------   -------
End-of-path arrival time( ns )               341.229

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  85      
global_rst                                                NET DELAY      2.355         7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i3/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -18.752 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Generated Clock Source Latency                       2.225
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        24.900
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              3.746
------------------------------------------   -------
End-of-path arrival time( ns )               341.229

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  85      
global_rst                                                NET DELAY      2.355         7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i7/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -18.752 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Generated Clock Source Latency                       2.225
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        24.900
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              3.746
------------------------------------------   -------
End-of-path arrival time( ns )               341.229

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  85      
global_rst                                                NET DELAY      2.355         7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -18.752 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Generated Clock Source Latency                       2.225
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        24.900
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              3.746
------------------------------------------   -------
End-of-path arrival time( ns )               341.229

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  85      
global_rst                                                NET DELAY      2.355         7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i2/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -18.752 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Generated Clock Source Latency                       2.225
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        24.900
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              3.746
------------------------------------------   -------
End-of-path arrival time( ns )               341.229

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  85      
global_rst                                                NET DELAY      2.355         7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i5/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 22.975 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -18.752 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Generated Clock Source Latency                       2.225
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        24.900
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      359.981

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              3.746
------------------------------------------   -------
End-of-path arrival time( ns )               341.229

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  85      
global_rst                                                NET DELAY      2.355         7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  621     
tlc_sclk_c                                                NET DELAY      24.900        27.125  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.3  Hold path details for constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
----------------------------------------------------------------------
149 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122263__i0/Q
Path End         : frame_time_counter_122263__i0/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   4.150
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              8.346

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
frame_time_counter_122263__i0/CK->frame_time_counter_122263__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.541  2       
frame_time_counter[0]                                     NET DELAY       0.280         5.821  1       
frame_time_counter_122263_add_4_1/C1->frame_time_counter_122263_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.271  1       
n125_adj_50937                                            NET DELAY       2.075         8.346  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122263__i1/Q
Path End         : frame_time_counter_122263__i1/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   4.150
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              8.346

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
frame_time_counter_122263__i1/CK->frame_time_counter_122263__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.541  2       
frame_time_counter[1]                                     NET DELAY       0.280         5.821  1       
frame_time_counter_122263_add_4_3/C0->frame_time_counter_122263_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.271  1       
n124_adj_50940                                            NET DELAY       2.075         8.346  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122263__i2/Q
Path End         : frame_time_counter_122263__i2/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   4.150
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              8.346

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
frame_time_counter_122263__i2/CK->frame_time_counter_122263__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.541  2       
frame_time_counter[2]                                     NET DELAY       0.280         5.821  1       
frame_time_counter_122263_add_4_3/C1->frame_time_counter_122263_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.271  1       
n123_adj_50943                                            NET DELAY       2.075         8.346  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122263__i3/Q
Path End         : frame_time_counter_122263__i3/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   4.150
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              8.346

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
frame_time_counter_122263__i3/CK->frame_time_counter_122263__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.541  2       
frame_time_counter[3]                                     NET DELAY       0.280         5.821  1       
frame_time_counter_122263_add_4_5/C0->frame_time_counter_122263_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.271  1       
n122_adj_50939                                            NET DELAY       2.075         8.346  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_cdc_i0_i1/Q
Path End         : frame_cdc_i0_i1/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   4.150
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              8.346

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
frame_cdc_i0_i1/CK->frame_cdc_i0_i1/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  2       
frame_cdc[1]                                              NET DELAY      0.280         5.821  1       
i128615_3_lut_3_lut/A->i128615_3_lut_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450         6.271  1       
n155247                                                   NET DELAY      2.075         8.346  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_sync_c/Q
Path End         : frame_sync_c/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   4.150
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              8.346

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
frame_sync_c/CK->frame_sync_c/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  3       
frame_sync                                                NET DELAY      0.280         5.821  1       
i128618_3_lut_3_lut/A->i128618_3_lut_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450         6.271  1       
n155250                                                   NET DELAY      2.075         8.346  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : prev_frame_sync_c/Q
Path End         : prev_frame_sync_c/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   4.150
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              8.346

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
prev_frame_sync_c/CK->prev_frame_sync_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  2       
prev_frame_sync                                           NET DELAY      0.280         5.821  1       
i128623_3_lut_3_lut/A->i128623_3_lut_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450         6.271  1       
n155255                                                   NET DELAY      2.075         8.346  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122263__i4/Q
Path End         : frame_time_counter_122263__i4/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   4.150
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              8.346

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
frame_time_counter_122263__i4/CK->frame_time_counter_122263__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.541  2       
frame_time_counter[4]                                     NET DELAY       0.280         5.821  1       
frame_time_counter_122263_add_4_5/C1->frame_time_counter_122263_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.271  1       
n121_adj_50938                                            NET DELAY       2.075         8.346  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122263__i5/Q
Path End         : frame_time_counter_122263__i5/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   4.150
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              8.346

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
frame_time_counter_122263__i5/CK->frame_time_counter_122263__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.541  2       
frame_time_counter[5]                                     NET DELAY       0.280         5.821  1       
frame_time_counter_122263_add_4_7/C0->frame_time_counter_122263_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.271  1       
n120_adj_50942                                            NET DELAY       2.075         8.346  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122263__i6/Q
Path End         : frame_time_counter_122263__i6/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   4.150
+ Data Path Delay                           4.196
-----------------------------------------   -----
End-of-path arrival time( ns )              8.346

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
frame_time_counter_122263__i6/CK->frame_time_counter_122263__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.541  2       
frame_time_counter[6]                                     NET DELAY       0.280         5.821  1       
frame_time_counter_122263_add_4_7/C1->frame_time_counter_122263_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.271  1       
n119_adj_50944                                            NET DELAY       2.075         8.346  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HSOSC_CORE      CLOCK LATENCY  0.000         0.000  78      
sys_clk                                                   NET DELAY      4.150         4.150  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

