20:54:16 INFO  : Registering command handlers for SDK TCF services
20:54:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
20:54:18 INFO  : XSCT server has started successfully.
20:54:18 INFO  : Successfully done setting XSCT server connection channel  
20:54:18 INFO  : Successfully done setting SDK workspace  
20:54:18 INFO  : Processing command line option -hwspec C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper.hdf.
21:03:41 INFO  : Example project UART_TEST_1_bsp_xuartlite_polled_example_1 has been created successfully.
21:08:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:08:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:08:34 INFO  : 'fpga -state' command is executed.
21:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:08:34 INFO  : 'jtag frequency' command is executed.
21:08:34 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:34 INFO  : Context for 'APU' is selected.
21:08:34 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:08:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:34 INFO  : Context for 'APU' is selected.
21:08:34 INFO  : 'stop' command is executed.
21:08:34 INFO  : 'ps7_init' command is executed.
21:08:34 INFO  : 'ps7_post_config' command is executed.
21:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:34 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:35 INFO  : Memory regions updated for context APU
21:08:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:35 INFO  : 'con' command is executed.
21:08:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:08:35 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:09:18 INFO  : Disconnected from the channel tcfchan#1.
21:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:09:19 INFO  : 'fpga -state' command is executed.
21:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:09:19 INFO  : 'jtag frequency' command is executed.
21:09:19 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:19 INFO  : Context for 'APU' is selected.
21:09:20 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:09:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:20 INFO  : Context for 'APU' is selected.
21:09:20 INFO  : 'stop' command is executed.
21:09:21 INFO  : 'ps7_init' command is executed.
21:09:21 INFO  : 'ps7_post_config' command is executed.
21:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:21 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:21 INFO  : Memory regions updated for context APU
21:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:21 INFO  : 'con' command is executed.
21:09:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:09:21 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:16:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:16:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:16:30 INFO  : Disconnected from the channel tcfchan#2.
21:16:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:16:31 INFO  : 'fpga -state' command is executed.
21:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:16:32 INFO  : 'jtag frequency' command is executed.
21:16:32 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:32 INFO  : Context for 'APU' is selected.
21:16:33 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:16:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:33 INFO  : Context for 'APU' is selected.
21:16:33 INFO  : 'stop' command is executed.
21:16:33 INFO  : 'ps7_init' command is executed.
21:16:33 INFO  : 'ps7_post_config' command is executed.
21:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:33 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:33 INFO  : Memory regions updated for context APU
21:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:33 INFO  : 'con' command is executed.
21:16:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:16:33 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:21:27 INFO  : Disconnected from the channel tcfchan#3.
21:25:22 INFO  : Registering command handlers for SDK TCF services
21:25:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
21:25:25 INFO  : XSCT server has started successfully.
21:25:25 INFO  : Successfully done setting XSCT server connection channel  
21:25:25 INFO  : Successfully done setting SDK workspace  
21:25:25 INFO  : Processing command line option -hwspec C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper.hdf.
21:25:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:25:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1750166683761,  Project:1750164816871
21:25:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper.hdf.
21:25:27 INFO  : Copied contents of C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:25:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:25:31 INFO  : 
21:25:31 INFO  : Updating hardware inferred compiler options for UART_TEST_1.
21:25:32 INFO  : Updating hardware inferred compiler options for UART_TEST_1_bsp_xuartlite_polled_example_1.
21:25:32 INFO  : Clearing existing target manager status.
21:25:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:25:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:25:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:25:49 INFO  : 'fpga -state' command is executed.
21:25:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:25:49 INFO  : 'jtag frequency' command is executed.
21:25:49 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:49 INFO  : Context for 'APU' is selected.
21:25:49 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:25:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:49 INFO  : Context for 'APU' is selected.
21:25:49 INFO  : 'stop' command is executed.
21:25:50 INFO  : 'ps7_init' command is executed.
21:25:50 INFO  : 'ps7_post_config' command is executed.
21:25:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:53 ERROR : Memory write error at 0x100000. AP transaction timeout
21:25:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
----------------End of Script----------------

21:26:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:29 ERROR : fpga configuration failed. DONE PIN is not HIGH
21:26:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:26:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:47 INFO  : 'fpga -state' command is executed.
21:26:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:47 INFO  : 'jtag frequency' command is executed.
21:26:47 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:48 INFO  : Context for 'APU' is selected.
21:26:48 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:48 INFO  : Context for 'APU' is selected.
21:26:48 INFO  : 'stop' command is executed.
21:26:48 INFO  : 'ps7_init' command is executed.
21:26:48 INFO  : 'ps7_post_config' command is executed.
21:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:48 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:48 INFO  : Memory regions updated for context APU
21:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:48 INFO  : 'con' command is executed.
21:26:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:48 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:17 INFO  : Disconnected from the channel tcfchan#1.
21:29:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:18 INFO  : 'fpga -state' command is executed.
21:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:18 INFO  : 'jtag frequency' command is executed.
21:29:18 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:18 INFO  : Context for 'APU' is selected.
21:29:20 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:20 INFO  : Context for 'APU' is selected.
21:29:20 INFO  : 'stop' command is executed.
21:29:20 INFO  : 'ps7_init' command is executed.
21:29:20 INFO  : 'ps7_post_config' command is executed.
21:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:21 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:21 INFO  : Memory regions updated for context APU
21:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:21 INFO  : 'con' command is executed.
21:29:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:29:21 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:33:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:33:55 INFO  : Disconnected from the channel tcfchan#2.
21:33:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:33:56 INFO  : 'fpga -state' command is executed.
21:33:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:33:56 INFO  : 'jtag frequency' command is executed.
21:33:56 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:56 INFO  : Context for 'APU' is selected.
21:33:56 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:33:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:56 INFO  : Context for 'APU' is selected.
21:33:56 INFO  : 'stop' command is executed.
21:33:57 INFO  : 'ps7_init' command is executed.
21:33:57 INFO  : 'ps7_post_config' command is executed.
21:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:57 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:57 INFO  : Memory regions updated for context APU
21:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:57 INFO  : 'con' command is executed.
21:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:33:57 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:33:58 INFO  : Disconnected from the channel tcfchan#3.
21:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:34:00 INFO  : 'fpga -state' command is executed.
21:34:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:34:00 INFO  : 'jtag frequency' command is executed.
21:34:00 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:00 INFO  : Context for 'APU' is selected.
21:34:00 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:34:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:00 INFO  : Context for 'APU' is selected.
21:34:00 INFO  : 'stop' command is executed.
21:34:00 INFO  : 'ps7_init' command is executed.
21:34:00 INFO  : 'ps7_post_config' command is executed.
21:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:00 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:00 INFO  : Memory regions updated for context APU
21:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:00 INFO  : 'con' command is executed.
21:34:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:34:00 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:36:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:36:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:37:36 INFO  : Disconnected from the channel tcfchan#4.
21:37:48 INFO  : Registering command handlers for SDK TCF services
21:37:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
21:37:50 INFO  : XSCT server has started successfully.
21:37:50 INFO  : Successfully done setting XSCT server connection channel  
21:37:50 INFO  : Successfully done setting SDK workspace  
21:37:50 INFO  : Processing command line option -hwspec C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper.hdf.
21:37:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:41:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:41:18 INFO  : 'fpga -state' command is executed.
21:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:41:18 INFO  : 'jtag frequency' command is executed.
21:41:18 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:18 INFO  : Context for 'APU' is selected.
21:41:18 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:18 INFO  : Context for 'APU' is selected.
21:41:18 INFO  : 'stop' command is executed.
21:41:18 INFO  : 'ps7_init' command is executed.
21:41:18 INFO  : 'ps7_post_config' command is executed.
21:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:18 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:19 INFO  : Memory regions updated for context APU
21:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:19 INFO  : 'con' command is executed.
21:41:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:41:19 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:42:07 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:42:13 INFO  : Disconnected from the channel tcfchan#1.
21:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:42:14 INFO  : 'fpga -state' command is executed.
21:42:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:42:14 INFO  : 'jtag frequency' command is executed.
21:42:14 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:14 INFO  : Context for 'APU' is selected.
21:42:16 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:16 INFO  : Context for 'APU' is selected.
21:42:16 INFO  : 'stop' command is executed.
21:42:16 INFO  : 'ps7_init' command is executed.
21:42:16 INFO  : 'ps7_post_config' command is executed.
21:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:16 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:16 INFO  : Memory regions updated for context APU
21:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:16 INFO  : 'con' command is executed.
21:42:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:42:16 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:45:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:45:24 INFO  : Disconnected from the channel tcfchan#2.
21:45:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:45:25 INFO  : 'fpga -state' command is executed.
21:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:45:25 INFO  : 'jtag frequency' command is executed.
21:45:25 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:45:25 INFO  : Context for 'APU' is selected.
21:45:26 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:45:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:26 INFO  : Context for 'APU' is selected.
21:45:26 INFO  : 'stop' command is executed.
21:45:26 INFO  : 'ps7_init' command is executed.
21:45:26 INFO  : 'ps7_post_config' command is executed.
21:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:27 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:27 INFO  : Memory regions updated for context APU
21:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:27 INFO  : 'con' command is executed.
21:45:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:45:27 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:48:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:48:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:48:43 INFO  : Disconnected from the channel tcfchan#3.
21:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:48:44 INFO  : 'fpga -state' command is executed.
21:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:48:44 INFO  : 'jtag frequency' command is executed.
21:48:44 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:44 INFO  : Context for 'APU' is selected.
21:48:45 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:48:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:45 INFO  : Context for 'APU' is selected.
21:48:45 INFO  : 'stop' command is executed.
21:48:45 INFO  : 'ps7_init' command is executed.
21:48:45 INFO  : 'ps7_post_config' command is executed.
21:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:46 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:46 INFO  : Memory regions updated for context APU
21:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:46 INFO  : 'con' command is executed.
21:48:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:48:46 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:56 INFO  : Disconnected from the channel tcfchan#4.
21:55:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:57 INFO  : 'fpga -state' command is executed.
21:55:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:57 INFO  : 'jtag frequency' command is executed.
21:55:57 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:57 INFO  : Context for 'APU' is selected.
21:55:59 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:59 INFO  : Context for 'APU' is selected.
21:55:59 INFO  : 'stop' command is executed.
21:55:59 INFO  : 'ps7_init' command is executed.
21:55:59 INFO  : 'ps7_post_config' command is executed.
21:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:59 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:59 INFO  : Memory regions updated for context APU
21:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:00 INFO  : 'con' command is executed.
21:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:56:00 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:58:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:59:00 INFO  : Disconnected from the channel tcfchan#5.
21:59:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:59:01 INFO  : 'fpga -state' command is executed.
21:59:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:59:01 INFO  : 'jtag frequency' command is executed.
21:59:01 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:01 INFO  : Context for 'APU' is selected.
21:59:03 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:59:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:03 INFO  : Context for 'APU' is selected.
21:59:03 INFO  : 'stop' command is executed.
21:59:03 INFO  : 'ps7_init' command is executed.
21:59:03 INFO  : 'ps7_post_config' command is executed.
21:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:03 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:03 INFO  : Memory regions updated for context APU
21:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:03 INFO  : 'con' command is executed.
21:59:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:59:03 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:59:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:00:01 INFO  : Disconnected from the channel tcfchan#6.
22:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:00:03 INFO  : 'fpga -state' command is executed.
22:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:00:03 INFO  : 'jtag frequency' command is executed.
22:00:03 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:03 INFO  : Context for 'APU' is selected.
22:00:04 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:04 INFO  : Context for 'APU' is selected.
22:00:04 INFO  : 'stop' command is executed.
22:00:04 INFO  : 'ps7_init' command is executed.
22:00:04 INFO  : 'ps7_post_config' command is executed.
22:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:04 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:04 INFO  : Memory regions updated for context APU
22:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:05 INFO  : 'con' command is executed.
22:00:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:00:05 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:05:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:05:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:05:47 INFO  : Disconnected from the channel tcfchan#7.
22:05:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:05:48 INFO  : 'fpga -state' command is executed.
22:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:05:49 INFO  : 'jtag frequency' command is executed.
22:05:49 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:49 INFO  : Context for 'APU' is selected.
22:05:50 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:50 INFO  : Context for 'APU' is selected.
22:05:50 INFO  : 'stop' command is executed.
22:05:51 INFO  : 'ps7_init' command is executed.
22:05:51 INFO  : 'ps7_post_config' command is executed.
22:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:53 ERROR : Memory write error at 0x100000. AP transaction timeout
22:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
----------------End of Script----------------

22:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:06:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:06:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:06:22 INFO  : 'fpga -state' command is executed.
22:06:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:06:22 INFO  : 'jtag frequency' command is executed.
22:06:22 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:22 INFO  : Context for 'APU' is selected.
22:06:22 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:06:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:22 INFO  : Context for 'APU' is selected.
22:06:22 INFO  : 'stop' command is executed.
22:06:23 INFO  : 'ps7_init' command is executed.
22:06:23 INFO  : 'ps7_post_config' command is executed.
22:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:23 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:23 INFO  : Memory regions updated for context APU
22:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:23 INFO  : 'con' command is executed.
22:06:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:06:23 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:10:04 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:10:12 INFO  : Disconnected from the channel tcfchan#8.
22:10:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:10:13 INFO  : 'fpga -state' command is executed.
22:10:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:10:13 INFO  : 'jtag frequency' command is executed.
22:10:13 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:13 INFO  : Context for 'APU' is selected.
22:10:14 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:14 INFO  : Context for 'APU' is selected.
22:10:15 INFO  : 'stop' command is executed.
22:10:15 INFO  : 'ps7_init' command is executed.
22:10:15 INFO  : 'ps7_post_config' command is executed.
22:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:15 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:15 INFO  : Memory regions updated for context APU
22:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:15 INFO  : 'con' command is executed.
22:10:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:10:15 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:11:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:12:11 INFO  : Disconnected from the channel tcfchan#9.
22:12:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:12:13 INFO  : 'fpga -state' command is executed.
22:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:12:13 INFO  : 'jtag frequency' command is executed.
22:12:13 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:12:13 INFO  : Context for 'APU' is selected.
22:12:14 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:12:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:14 INFO  : Context for 'APU' is selected.
22:12:14 INFO  : 'stop' command is executed.
22:12:14 INFO  : 'ps7_init' command is executed.
22:12:14 INFO  : 'ps7_post_config' command is executed.
22:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:14 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:15 INFO  : Memory regions updated for context APU
22:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:15 INFO  : 'con' command is executed.
22:12:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:12:15 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:13:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:13:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:13:48 INFO  : Disconnected from the channel tcfchan#10.
22:13:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:13:49 INFO  : 'fpga -state' command is executed.
22:13:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:13:49 INFO  : 'jtag frequency' command is executed.
22:13:49 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:49 INFO  : Context for 'APU' is selected.
22:13:51 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:13:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:51 INFO  : Context for 'APU' is selected.
22:13:51 INFO  : 'stop' command is executed.
22:13:51 INFO  : 'ps7_init' command is executed.
22:13:51 INFO  : 'ps7_post_config' command is executed.
22:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:51 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:51 INFO  : Memory regions updated for context APU
22:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:51 INFO  : 'con' command is executed.
22:13:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:13:51 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:15:04 INFO  : Disconnected from the channel tcfchan#11.
22:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:15:05 INFO  : 'fpga -state' command is executed.
22:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:15:05 INFO  : 'jtag frequency' command is executed.
22:15:05 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:05 INFO  : Context for 'APU' is selected.
22:15:07 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:15:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:07 INFO  : Context for 'APU' is selected.
22:15:07 INFO  : 'stop' command is executed.
22:15:07 INFO  : 'ps7_init' command is executed.
22:15:07 INFO  : 'ps7_post_config' command is executed.
22:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:07 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:07 INFO  : Memory regions updated for context APU
22:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:07 INFO  : 'con' command is executed.
22:15:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:15:07 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:15:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:15:23 INFO  : Disconnected from the channel tcfchan#12.
22:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:15:24 INFO  : 'fpga -state' command is executed.
22:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:15:24 INFO  : 'jtag frequency' command is executed.
22:15:24 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:24 INFO  : Context for 'APU' is selected.
22:15:25 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:15:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:25 INFO  : Context for 'APU' is selected.
22:15:25 INFO  : 'stop' command is executed.
22:15:25 INFO  : 'ps7_init' command is executed.
22:15:25 INFO  : 'ps7_post_config' command is executed.
22:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:26 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:26 INFO  : Memory regions updated for context APU
22:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:26 INFO  : 'con' command is executed.
22:15:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:15:26 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:16:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:17:04 INFO  : Disconnected from the channel tcfchan#13.
22:17:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:17:05 INFO  : 'fpga -state' command is executed.
22:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:17:05 INFO  : 'jtag frequency' command is executed.
22:17:05 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:17:05 INFO  : Context for 'APU' is selected.
22:17:06 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:17:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:06 INFO  : Context for 'APU' is selected.
22:17:06 INFO  : 'stop' command is executed.
22:17:06 INFO  : 'ps7_init' command is executed.
22:17:06 INFO  : 'ps7_post_config' command is executed.
22:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:06 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:07 INFO  : Memory regions updated for context APU
22:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:07 INFO  : 'con' command is executed.
22:17:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:17:07 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:18:21 INFO  : Disconnected from the channel tcfchan#14.
22:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:23 INFO  : 'fpga -state' command is executed.
22:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:18:23 INFO  : 'jtag frequency' command is executed.
22:18:23 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:23 INFO  : Context for 'APU' is selected.
22:18:24 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:18:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:24 INFO  : Context for 'APU' is selected.
22:18:24 INFO  : 'stop' command is executed.
22:18:24 INFO  : 'ps7_init' command is executed.
22:18:24 INFO  : 'ps7_post_config' command is executed.
22:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:24 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:24 INFO  : Memory regions updated for context APU
22:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:24 INFO  : 'con' command is executed.
22:18:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:18:24 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:18:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:19:04 INFO  : Disconnected from the channel tcfchan#15.
22:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:19:05 INFO  : 'fpga -state' command is executed.
22:19:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:19:05 INFO  : 'jtag frequency' command is executed.
22:19:05 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:19:05 INFO  : Context for 'APU' is selected.
22:19:06 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:06 INFO  : Context for 'APU' is selected.
22:19:06 INFO  : 'stop' command is executed.
22:19:07 INFO  : 'ps7_init' command is executed.
22:19:07 INFO  : 'ps7_post_config' command is executed.
22:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:07 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:07 INFO  : Memory regions updated for context APU
22:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:07 INFO  : 'con' command is executed.
22:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:19:07 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:21:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:21:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:21:50 INFO  : Disconnected from the channel tcfchan#16.
22:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:21:51 INFO  : 'fpga -state' command is executed.
22:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:21:51 INFO  : 'jtag frequency' command is executed.
22:21:51 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:21:51 INFO  : Context for 'APU' is selected.
22:21:53 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:53 INFO  : Context for 'APU' is selected.
22:21:53 INFO  : 'stop' command is executed.
22:21:53 INFO  : 'ps7_init' command is executed.
22:21:53 INFO  : 'ps7_post_config' command is executed.
22:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:53 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:53 INFO  : Memory regions updated for context APU
22:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:53 INFO  : 'con' command is executed.
22:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:21:53 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:24:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:24:51 INFO  : Disconnected from the channel tcfchan#17.
22:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:53 INFO  : 'fpga -state' command is executed.
22:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:53 INFO  : 'jtag frequency' command is executed.
22:24:53 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:53 INFO  : Context for 'APU' is selected.
22:24:54 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:54 INFO  : Context for 'APU' is selected.
22:24:54 INFO  : 'stop' command is executed.
22:24:54 INFO  : 'ps7_init' command is executed.
22:24:54 INFO  : 'ps7_post_config' command is executed.
22:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:54 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:55 INFO  : Memory regions updated for context APU
22:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:55 INFO  : 'con' command is executed.
22:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:24:55 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:26:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:26:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:26:57 INFO  : Disconnected from the channel tcfchan#18.
22:26:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:26:58 INFO  : 'fpga -state' command is executed.
22:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:26:58 INFO  : 'jtag frequency' command is executed.
22:26:58 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:26:58 INFO  : Context for 'APU' is selected.
22:27:00 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:00 INFO  : Context for 'APU' is selected.
22:27:00 INFO  : 'stop' command is executed.
22:27:00 INFO  : 'ps7_init' command is executed.
22:27:00 INFO  : 'ps7_post_config' command is executed.
22:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:00 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:00 INFO  : Memory regions updated for context APU
22:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:00 INFO  : 'con' command is executed.
22:27:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:27:00 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:27:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:27:52 INFO  : Disconnected from the channel tcfchan#19.
22:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:27:53 INFO  : 'fpga -state' command is executed.
22:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:27:54 INFO  : 'jtag frequency' command is executed.
22:27:54 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:54 INFO  : Context for 'APU' is selected.
22:27:55 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:55 INFO  : Context for 'APU' is selected.
22:27:55 INFO  : 'stop' command is executed.
22:27:55 INFO  : 'ps7_init' command is executed.
22:27:55 INFO  : 'ps7_post_config' command is executed.
22:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:55 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:56 INFO  : Memory regions updated for context APU
22:27:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:56 INFO  : 'con' command is executed.
22:27:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:27:56 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:28:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:29:04 INFO  : Disconnected from the channel tcfchan#20.
22:29:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:29:05 INFO  : 'fpga -state' command is executed.
22:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:29:05 INFO  : 'jtag frequency' command is executed.
22:29:05 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:05 INFO  : Context for 'APU' is selected.
22:29:06 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:29:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:06 INFO  : Context for 'APU' is selected.
22:29:06 INFO  : 'stop' command is executed.
22:29:07 INFO  : 'ps7_init' command is executed.
22:29:07 INFO  : 'ps7_post_config' command is executed.
22:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:07 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:07 INFO  : Memory regions updated for context APU
22:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:07 INFO  : 'con' command is executed.
22:29:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:29:07 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:30:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:30:54 INFO  : Disconnected from the channel tcfchan#21.
22:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:30:55 INFO  : 'fpga -state' command is executed.
22:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:30:55 INFO  : 'jtag frequency' command is executed.
22:30:55 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:55 INFO  : Context for 'APU' is selected.
22:30:56 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:56 INFO  : Context for 'APU' is selected.
22:30:56 INFO  : 'stop' command is executed.
22:30:57 INFO  : 'ps7_init' command is executed.
22:30:57 INFO  : 'ps7_post_config' command is executed.
22:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:57 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:57 INFO  : Memory regions updated for context APU
22:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:57 INFO  : 'con' command is executed.
22:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:30:57 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:38:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:38:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:38:22 INFO  : Disconnected from the channel tcfchan#22.
22:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:38:23 INFO  : 'fpga -state' command is executed.
22:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:38:23 INFO  : 'jtag frequency' command is executed.
22:38:23 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:23 INFO  : Context for 'APU' is selected.
22:38:24 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:38:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:24 INFO  : Context for 'APU' is selected.
22:38:24 INFO  : 'stop' command is executed.
22:38:25 INFO  : 'ps7_init' command is executed.
22:38:25 INFO  : 'ps7_post_config' command is executed.
22:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:25 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:25 INFO  : Memory regions updated for context APU
22:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:25 INFO  : 'con' command is executed.
22:38:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:38:25 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:43:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:43:40 INFO  : Disconnected from the channel tcfchan#23.
22:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:43:41 INFO  : 'fpga -state' command is executed.
22:43:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:43:42 INFO  : 'jtag frequency' command is executed.
22:43:42 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:42 INFO  : Context for 'APU' is selected.
22:43:43 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:43 INFO  : Context for 'APU' is selected.
22:43:43 INFO  : 'stop' command is executed.
22:43:44 INFO  : 'ps7_init' command is executed.
22:43:44 INFO  : 'ps7_post_config' command is executed.
22:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:44 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:44 INFO  : Memory regions updated for context APU
22:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:44 INFO  : 'con' command is executed.
22:43:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:43:44 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:44:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:44:58 INFO  : Disconnected from the channel tcfchan#24.
22:44:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:44:59 INFO  : 'fpga -state' command is executed.
22:44:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:44:59 INFO  : 'jtag frequency' command is executed.
22:44:59 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:44:59 INFO  : Context for 'APU' is selected.
22:45:01 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:45:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:01 INFO  : Context for 'APU' is selected.
22:45:01 INFO  : 'stop' command is executed.
22:45:02 INFO  : 'ps7_init' command is executed.
22:45:02 INFO  : 'ps7_post_config' command is executed.
22:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:02 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:02 INFO  : Memory regions updated for context APU
22:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:02 INFO  : 'con' command is executed.
22:45:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:45:02 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:47:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:47:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:48:16 INFO  : Disconnected from the channel tcfchan#25.
22:48:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:48:17 INFO  : 'fpga -state' command is executed.
22:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:48:17 INFO  : 'jtag frequency' command is executed.
22:48:17 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:17 INFO  : Context for 'APU' is selected.
22:48:18 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:19 INFO  : Context for 'APU' is selected.
22:48:19 INFO  : 'stop' command is executed.
22:48:19 INFO  : 'ps7_init' command is executed.
22:48:19 INFO  : 'ps7_post_config' command is executed.
22:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:19 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:19 INFO  : Memory regions updated for context APU
22:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:19 INFO  : 'con' command is executed.
22:48:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:48:19 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:50:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:51:00 INFO  : Disconnected from the channel tcfchan#26.
22:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:51:01 INFO  : 'fpga -state' command is executed.
22:51:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:51:02 INFO  : 'jtag frequency' command is executed.
22:51:02 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:02 INFO  : Context for 'APU' is selected.
22:51:03 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:03 INFO  : Context for 'APU' is selected.
22:51:03 INFO  : 'stop' command is executed.
22:51:03 INFO  : 'ps7_init' command is executed.
22:51:03 INFO  : 'ps7_post_config' command is executed.
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:03 INFO  : Memory regions updated for context APU
22:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:04 INFO  : 'con' command is executed.
22:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:51:04 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:53:29 INFO  : Disconnected from the channel tcfchan#27.
22:53:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:53:30 INFO  : 'fpga -state' command is executed.
22:53:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:53:30 INFO  : 'jtag frequency' command is executed.
22:53:30 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:30 INFO  : Context for 'APU' is selected.
22:53:31 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:31 INFO  : Context for 'APU' is selected.
22:53:31 INFO  : 'stop' command is executed.
22:53:32 INFO  : 'ps7_init' command is executed.
22:53:32 INFO  : 'ps7_post_config' command is executed.
22:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:32 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:32 INFO  : Memory regions updated for context APU
22:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:32 INFO  : 'con' command is executed.
22:53:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:53:32 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:53:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:53:55 INFO  : Disconnected from the channel tcfchan#28.
22:53:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:53:56 INFO  : 'fpga -state' command is executed.
22:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:53:56 INFO  : 'jtag frequency' command is executed.
22:53:56 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:56 INFO  : Context for 'APU' is selected.
22:53:58 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:58 INFO  : Context for 'APU' is selected.
22:53:58 INFO  : 'stop' command is executed.
22:53:58 INFO  : 'ps7_init' command is executed.
22:53:58 INFO  : 'ps7_post_config' command is executed.
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:58 INFO  : Memory regions updated for context APU
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : 'con' command is executed.
22:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:53:58 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
23:47:21 INFO  : Disconnected from the channel tcfchan#29.
23:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:47:22 INFO  : 'fpga -state' command is executed.
23:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:47:22 INFO  : 'jtag frequency' command is executed.
23:47:22 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:22 INFO  : Context for 'APU' is selected.
23:47:24 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:24 INFO  : Context for 'APU' is selected.
23:47:24 INFO  : 'stop' command is executed.
23:47:24 INFO  : 'ps7_init' command is executed.
23:47:24 INFO  : 'ps7_post_config' command is executed.
23:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:24 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:24 INFO  : Memory regions updated for context APU
23:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:24 INFO  : 'con' command is executed.
23:47:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:47:24 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
23:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:47:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:47:36 INFO  : Disconnected from the channel tcfchan#30.
23:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:47:37 INFO  : 'fpga -state' command is executed.
23:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:47:37 INFO  : 'jtag frequency' command is executed.
23:47:37 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:37 INFO  : Context for 'APU' is selected.
23:47:39 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:39 INFO  : Context for 'APU' is selected.
23:47:39 INFO  : 'stop' command is executed.
23:47:39 INFO  : 'ps7_init' command is executed.
23:47:39 INFO  : 'ps7_post_config' command is executed.
23:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:39 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:39 INFO  : Memory regions updated for context APU
23:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:39 INFO  : 'con' command is executed.
23:47:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:47:39 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
02:51:34 INFO  : Disconnected from the channel tcfchan#31.
