-smartorder -work work -define USE_NETLIST -top testbench -access +rw -maxdelays -sdf_cmd_file ../scripts/sdf.cmd
/home/ic/bruno.zimmer/FLP/gpdk045_workspace/gsclib045_all_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v
./results/gate_level/RS5_logic_mapped.v
../../sim/testbench.sv
../../rtl/RS5_pkg.sv
../../rtl/RAMFFT.sv
../../rtl/plic.sv
../../rtl/rtc.sv
