-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_axi_decision_function_19 is
port (
    ap_ready : OUT STD_LOGIC;
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of myproject_axi_decision_function_19 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2112E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100001000100101110";
    constant ap_const_lv32_F095 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001111000010010101";
    constant ap_const_lv32_206E3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100000011011100011";
    constant ap_const_lv32_FF6A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001111111101101010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_DA8C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001101101010001100";
    constant ap_const_lv32_FFFFEB4A : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111110101101001010";
    constant ap_const_lv32_C8C9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001100100011001001";
    constant ap_const_lv32_2902 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010100100000010";
    constant ap_const_lv32_C89C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001100100010011100";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal comparison_fu_70_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_201_fu_76_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_202_fu_82_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_fu_106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_203_fu_88_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln195_fu_100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_60_fu_118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_251_fu_112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_fu_94_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln208_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln208_fu_136_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln208_61_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_252_fu_124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_fu_146_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln208_85_fu_160_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln208_62_fu_154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln208_19_fu_168_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_fu_180_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_fu_180_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component myproject_axi_mux_53_32_1_1_x1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mux_53_32_1_1_x1_U250 : component myproject_axi_mux_53_32_1_1_x1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_DA8C,
        din1 => ap_const_lv32_FFFFEB4A,
        din2 => ap_const_lv32_C8C9,
        din3 => ap_const_lv32_2902,
        din4 => ap_const_lv32_C89C,
        din5 => agg_result_fu_180_p6,
        dout => agg_result_fu_180_p7);




    activation_251_fu_112_p2 <= (comparison_201_fu_76_p2 and and_ln193_fu_106_p2);
    activation_252_fu_124_p2 <= (comparison_fu_70_p2 and and_ln193_60_fu_118_p2);
    activation_fu_94_p2 <= (comparison_fu_70_p2 xor ap_const_lv1_1);
    agg_result_fu_180_p6 <= 
        zext_ln208_19_fu_168_p1 when (or_ln208_62_fu_154_p2(0) = '1') else 
        ap_const_lv3_4;
    and_ln193_60_fu_118_p2 <= (xor_ln195_fu_100_p2 and comparison_203_fu_88_p2);
    and_ln193_fu_106_p2 <= (comparison_fu_70_p2 and comparison_202_fu_82_p2);
    ap_ready <= ap_const_logic_1;
    ap_return <= agg_result_fu_180_p7;
    comparison_201_fu_76_p2 <= "1" when (signed(p_read4) < signed(ap_const_lv32_F095)) else "0";
    comparison_202_fu_82_p2 <= "1" when (signed(p_read1) < signed(ap_const_lv32_206E3)) else "0";
    comparison_203_fu_88_p2 <= "1" when (signed(p_read3) < signed(ap_const_lv32_FF6A)) else "0";
    comparison_fu_70_p2 <= "1" when (signed(p_read2) < signed(ap_const_lv32_2112E)) else "0";
    or_ln208_61_fu_140_p2 <= (comparison_201_fu_76_p2 or activation_fu_94_p2);
    or_ln208_62_fu_154_p2 <= (or_ln208_61_fu_140_p2 or activation_252_fu_124_p2);
    or_ln208_fu_130_p2 <= (activation_fu_94_p2 or activation_251_fu_112_p2);
    select_ln208_85_fu_160_p3 <= 
        select_ln208_fu_146_p3 when (or_ln208_61_fu_140_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln208_fu_146_p3 <= 
        zext_ln208_fu_136_p1 when (or_ln208_fu_130_p2(0) = '1') else 
        ap_const_lv2_2;
    xor_ln195_fu_100_p2 <= (comparison_201_fu_76_p2 xor ap_const_lv1_1);
    zext_ln208_19_fu_168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln208_85_fu_160_p3),3));
    zext_ln208_fu_136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(comparison_fu_70_p2),2));
end behav;
