<stg><name>lloyds_kernel_top</name>


<trans_list>

<trans id="213" from="1" to="2">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="2" to="3">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="3" to="4">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="4" to="5">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="5" to="6">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="6" to="7">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="7" to="8">
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="7" to="19">
<condition id="97">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="8" to="9">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="9" to="10">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="10" to="11">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="11" to="12">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="12" to="13">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="13" to="14">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="14" to="15">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="15" to="16">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="16" to="17">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="17" to="18">
<condition id="108">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="17" to="9">
<condition id="109">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="18" to="7">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="2" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %k_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %k) nounwind

]]></node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %update_points_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %update_points) nounwind

]]></node>
<StgValue><ssdm name="update_points_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %output_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %output_addr) nounwind

]]></node>
<StgValue><ssdm name="output_addr_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %centres_in_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %centres_in_addr) nounwind

]]></node>
<StgValue><ssdm name="centres_in_addr_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %data_points_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %data_points_addr) nounwind

]]></node>
<StgValue><ssdm name="data_points_addr_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %block_address_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %block_address) nounwind

]]></node>
<StgValue><ssdm name="block_address_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="64">
<![CDATA[
:16  %data_points_buffer_0_value = alloca [16 x i32], align 4

]]></node>
<StgValue><ssdm name="data_points_buffer_0_value"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="64">
<![CDATA[
:17  %data_points_buffer_1_value = alloca [16 x i32], align 4

]]></node>
<StgValue><ssdm name="data_points_buffer_1_value"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="64">
<![CDATA[
:18  %data_points_buffer_2_value = alloca [16 x i32], align 4

]]></node>
<StgValue><ssdm name="data_points_buffer_2_value"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="64">
<![CDATA[
:19  %centres_buffer_0_value = alloca [256 x i32], align 4

]]></node>
<StgValue><ssdm name="centres_buffer_0_value"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="64">
<![CDATA[
:20  %centres_buffer_1_value = alloca [256 x i32], align 4

]]></node>
<StgValue><ssdm name="centres_buffer_1_value"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="64">
<![CDATA[
:21  %centres_buffer_2_value = alloca [256 x i32], align 4

]]></node>
<StgValue><ssdm name="centres_buffer_2_value"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="64">
<![CDATA[
:22  %output_buffer_min_idx_V = alloca [16 x i8], align 1

]]></node>
<StgValue><ssdm name="output_buffer_min_idx_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="64">
<![CDATA[
:23  %output_buffer_sum_sq = alloca [16 x i32], align 4

]]></node>
<StgValue><ssdm name="output_buffer_sum_sq"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="64">
<![CDATA[
:24  %output_points_buffer_0_value = alloca [16 x i32], align 4

]]></node>
<StgValue><ssdm name="output_points_buffer_0_value"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="64">
<![CDATA[
:25  %output_points_buffer_1_value = alloca [16 x i32], align 4

]]></node>
<StgValue><ssdm name="output_points_buffer_1_value"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="64">
<![CDATA[
:26  %output_points_buffer_2_value = alloca [16 x i32], align 4

]]></node>
<StgValue><ssdm name="output_points_buffer_2_value"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %k_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %k) nounwind

]]></node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %update_points_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %update_points) nounwind

]]></node>
<StgValue><ssdm name="update_points_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %output_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %output_addr) nounwind

]]></node>
<StgValue><ssdm name="output_addr_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %centres_in_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %centres_in_addr) nounwind

]]></node>
<StgValue><ssdm name="centres_in_addr_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %data_points_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %data_points_addr) nounwind

]]></node>
<StgValue><ssdm name="data_points_addr_read"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %block_address_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %block_address) nounwind

]]></node>
<StgValue><ssdm name="block_address_read"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_11 = shl i32 %block_address_read, 2

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %data_points_block_address = sub i32 %tmp_11, %block_address_read

]]></node>
<StgValue><ssdm name="data_points_block_address"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:48  call fastcc void @load_points_buffer(i32 %data_points_addr_read, i32 %data_points_block_address, i32* %master_portA, [16 x i32]* %data_points_buffer_0_value, [16 x i32]* %data_points_buffer_1_value, [16 x i32]* %data_points_buffer_2_value) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="32">
<![CDATA[
:49  %tmp_16 = trunc i32 %k_read to i8

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:48  call fastcc void @load_points_buffer(i32 %data_points_addr_read, i32 %data_points_block_address, i32* %master_portA, [16 x i32]* %data_points_buffer_0_value, [16 x i32]* %data_points_buffer_1_value, [16 x i32]* %data_points_buffer_2_value) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:50  call fastcc void @load_centres_buffer(i32 %centres_in_addr_read, i32* %master_portA, i8 %tmp_16, [256 x i32]* %centres_buffer_0_value, [256 x i32]* %centres_buffer_1_value, [256 x i32]* %centres_buffer_2_value) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %data_points_buffer_0_value_addr = getelementptr [16 x i32]* %data_points_buffer_0_value, i64 0, i64 0

]]></node>
<StgValue><ssdm name="data_points_buffer_0_value_addr"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="4">
<![CDATA[
:52  %data_points_buffer_0_value_load = load i32* %data_points_buffer_0_value_addr, align 16

]]></node>
<StgValue><ssdm name="data_points_buffer_0_value_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:50  call fastcc void @load_centres_buffer(i32 %centres_in_addr_read, i32* %master_portA, i8 %tmp_16, [256 x i32]* %centres_buffer_0_value, [256 x i32]* %centres_buffer_1_value, [256 x i32]* %centres_buffer_2_value) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="4">
<![CDATA[
:52  %data_points_buffer_0_value_load = load i32* %data_points_buffer_0_value_addr, align 16

]]></node>
<StgValue><ssdm name="data_points_buffer_0_value_load"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  call void @_ssdm_op_Write.ap_none.i32P(i32* %debug, i32 %data_points_buffer_0_value_load) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %block_address) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %master_portA) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %data_points_addr) nounwind, !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %centres_in_addr) nounwind, !map !28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %output_addr) nounwind, !map !32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %update_points) nounwind, !map !36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %n) nounwind, !map !40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %k) nounwind, !map !44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug) nounwind, !map !48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBus(i32* %master_portA, [7 x i8]* @p_str513, i32 0, i32 0, i32 0, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecIFCore(i32* %master_portA, [1 x i8]* @p_str19, [6 x i8]* @p_str614, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecWire(i32 %data_points_addr, [8 x i8]* @p_str715, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecIFCore(i32 %data_points_addr, [1 x i8]* @p_str19, [10 x i8]* @p_str816, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [23 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecWire(i32 %centres_in_addr, [8 x i8]* @p_str715, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecIFCore(i32 %centres_in_addr, [1 x i8]* @p_str19, [10 x i8]* @p_str816, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [23 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecWire(i32 %output_addr, [8 x i8]* @p_str715, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecIFCore(i32 %output_addr, [1 x i8]* @p_str19, [10 x i8]* @p_str816, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [23 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecWire(i32 %n, [8 x i8]* @p_str715, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecIFCore(i32 %n, [1 x i8]* @p_str19, [10 x i8]* @p_str816, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [23 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecWire(i32 %k, [8 x i8]* @p_str715, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecIFCore(i32 %k, [1 x i8]* @p_str19, [10 x i8]* @p_str816, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [23 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecWire(i32 %update_points, [8 x i8]* @p_str715, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecIFCore(i32 %update_points, [1 x i8]* @p_str19, [10 x i8]* @p_str816, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [23 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecWire(i32 %block_address, [8 x i8]* @p_str715, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecIFCore(i32 %block_address, [1 x i8]* @p_str19, [10 x i8]* @p_str816, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [23 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecWire(i32* %debug, [8 x i8]* @p_str715, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str19, [10 x i8]* @p_str816, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [23 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %kernel_info_block_address = shl i32 %block_address_read, 1

]]></node>
<StgValue><ssdm name="kernel_info_block_address"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="2">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  call void @_ssdm_op_Write.ap_none.i32P(i32* %debug, i32 %data_points_buffer_0_value_load) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecIFCore(i32* %debug, [1 x i8]* @p_str19, [10 x i8]* @p_str816, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [23 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
:55  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %closest_centre_value_2_s = phi i32 [ undef, %0 ], [ %closest_centre_value_2_3, %.loopexit ]

]]></node>
<StgValue><ssdm name="closest_centre_value_2_s"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %closest_centre_value_1_s = phi i32 [ undef, %0 ], [ %closest_centre_value_1_3, %.loopexit ]

]]></node>
<StgValue><ssdm name="closest_centre_value_1_s"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %closest_centre_value_0_s = phi i32 [ undef, %0 ], [ %closest_centre_value_0_3, %.loopexit ]

]]></node>
<StgValue><ssdm name="closest_centre_value_0_s"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:3  %i = phi i5 [ 0, %0 ], [ %i_1, %.loopexit ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %exitcond = icmp eq i5 %i, -16

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %i_1 = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %5, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp_1 = zext i5 %i to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %data_points_buffer_0_value_addr_1 = getelementptr [16 x i32]* %data_points_buffer_0_value, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="data_points_buffer_0_value_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="4">
<![CDATA[
:5  %data_points_buffer_0_value_load_1 = load i32* %data_points_buffer_0_value_addr_1, align 4

]]></node>
<StgValue><ssdm name="data_points_buffer_0_value_load_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %data_points_buffer_1_value_addr = getelementptr [16 x i32]* %data_points_buffer_1_value, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="data_points_buffer_1_value_addr"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="4">
<![CDATA[
:7  %data_points_buffer_1_value_load = load i32* %data_points_buffer_1_value_addr, align 4

]]></node>
<StgValue><ssdm name="data_points_buffer_1_value_load"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %data_points_buffer_2_value_addr = getelementptr [16 x i32]* %data_points_buffer_2_value, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="data_points_buffer_2_value_addr"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="4">
<![CDATA[
:9  %data_points_buffer_2_value_load = load i32* %data_points_buffer_2_value_addr, align 4

]]></node>
<StgValue><ssdm name="data_points_buffer_2_value_load"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = icmp eq i32 %update_points_read, 0

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_s, label %6, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @store_output_points_buffer(i32 %output_addr_read, [16 x i32]* %output_points_buffer_0_value, [16 x i32]* %output_points_buffer_1_value, [16 x i32]* %output_points_buffer_2_value, i32 %data_points_block_address, i32* %master_portA) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:0  call fastcc void @store_output_buffer(i32 %output_addr_read, [16 x i8]* %output_buffer_min_idx_V, [16 x i32]* %output_buffer_sum_sq, i32 %kernel_info_block_address, i32* %master_portA) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="4">
<![CDATA[
:5  %data_points_buffer_0_value_load_1 = load i32* %data_points_buffer_0_value_addr_1, align 4

]]></node>
<StgValue><ssdm name="data_points_buffer_0_value_load_1"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="4">
<![CDATA[
:7  %data_points_buffer_1_value_load = load i32* %data_points_buffer_1_value_addr, align 4

]]></node>
<StgValue><ssdm name="data_points_buffer_1_value_load"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="4">
<![CDATA[
:9  %data_points_buffer_2_value_load = load i32* %data_points_buffer_2_value_addr, align 4

]]></node>
<StgValue><ssdm name="data_points_buffer_2_value_load"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:4  %final_centre_index_V = phi i8 [ 0, %2 ], [ %ii_V, %4 ]

]]></node>
<StgValue><ssdm name="final_centre_index_V"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="8">
<![CDATA[
:7  %tmp_2 = zext i8 %final_centre_index_V to i32

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_3 = icmp ugt i32 %tmp_2, %k_read

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %ii_V = add i8 %final_centre_index_V, 1

]]></node>
<StgValue><ssdm name="ii_V"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:4  %tmp_5 = zext i8 %final_centre_index_V to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:5  %centres_buffer_0_value_addr = getelementptr [256 x i32]* %centres_buffer_0_value, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="centres_buffer_0_value_addr"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:6  %closest_centre_value_0 = load i32* %centres_buffer_0_value_addr, align 4

]]></node>
<StgValue><ssdm name="closest_centre_value_0"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:7  %centres_buffer_1_value_addr = getelementptr [256 x i32]* %centres_buffer_1_value, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="centres_buffer_1_value_addr"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:8  %closest_centre_value_1 = load i32* %centres_buffer_1_value_addr, align 4

]]></node>
<StgValue><ssdm name="closest_centre_value_1"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:9  %centres_buffer_2_value_addr = getelementptr [256 x i32]* %centres_buffer_2_value, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="centres_buffer_2_value_addr"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:10  %closest_centre_value_2 = load i32* %centres_buffer_2_value_addr, align 4

]]></node>
<StgValue><ssdm name="closest_centre_value_2"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:47  %tmp_14 = icmp eq i32 %tmp_2, %k_read

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:6  %closest_centre_value_0 = load i32* %centres_buffer_0_value_addr, align 4

]]></node>
<StgValue><ssdm name="closest_centre_value_0"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:8  %closest_centre_value_1 = load i32* %centres_buffer_1_value_addr, align 4

]]></node>
<StgValue><ssdm name="closest_centre_value_1"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:10  %closest_centre_value_2 = load i32* %centres_buffer_2_value_addr, align 4

]]></node>
<StgValue><ssdm name="closest_centre_value_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="126" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:12  %tmp_9 = sub nsw i32 %closest_centre_value_0, %data_points_buffer_0_value_load_1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="64" op_0_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:13  %lhs_V = sext i32 %tmp_9 to i64

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:14  %r_V = mul nsw i64 %lhs_V, %lhs_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:19  %tmp_2_1 = sub nsw i32 %closest_centre_value_1, %data_points_buffer_1_value_load

]]></node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="64" op_0_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:20  %lhs_V_1 = sext i32 %tmp_2_1 to i64

]]></node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:21  %r_V_1 = mul nsw i64 %lhs_V_1, %lhs_V_1

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:26  %tmp_2_2 = sub nsw i32 %closest_centre_value_2, %data_points_buffer_2_value_load

]]></node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:27  %lhs_V_2 = sext i32 %tmp_2_2 to i64

]]></node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:28  %r_V_2 = mul nsw i64 %lhs_V_2, %lhs_V_2

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:14  %r_V = mul nsw i64 %lhs_V, %lhs_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:21  %r_V_1 = mul nsw i64 %lhs_V_1, %lhs_V_1

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:28  %r_V_2 = mul nsw i64 %lhs_V_2, %lhs_V_2

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="138" st_id="13" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:14  %r_V = mul nsw i64 %lhs_V, %lhs_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:21  %r_V_1 = mul nsw i64 %lhs_V_1, %lhs_V_1

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:28  %r_V_2 = mul nsw i64 %lhs_V_2, %lhs_V_2

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="141" st_id="14" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:14  %r_V = mul nsw i64 %lhs_V, %lhs_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:21  %r_V_1 = mul nsw i64 %lhs_V_1, %lhs_V_1

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:28  %r_V_2 = mul nsw i64 %lhs_V_2, %lhs_V_2

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="144" st_id="15" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:14  %r_V = mul nsw i64 %lhs_V, %lhs_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:21  %r_V_1 = mul nsw i64 %lhs_V_1, %lhs_V_1

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:28  %r_V_2 = mul nsw i64 %lhs_V_2, %lhs_V_2

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:14  %r_V = mul nsw i64 %lhs_V, %lhs_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:15  call void (...)* @_ssdm_op_SpecFUCore(i64 %r_V, [1 x i8]* @p_str, [6 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:16  %result = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %r_V, i32 6, i32 37)

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:21  %r_V_1 = mul nsw i64 %lhs_V_1, %lhs_V_1

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:22  call void (...)* @_ssdm_op_SpecFUCore(i64 %r_V_1, [1 x i8]* @p_str, [6 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:23  %result_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %r_V_1, i32 6, i32 37)

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:28  %r_V_2 = mul nsw i64 %lhs_V_2, %lhs_V_2

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:29  call void (...)* @_ssdm_op_SpecFUCore(i64 %r_V_2, [1 x i8]* @p_str, [6 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:30  %result_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %r_V_2, i32 6, i32 37)

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:33  %tmp3 = add nsw i32 %result_1, %result

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %closest_centre_value_2_1 = phi i32 [ %closest_centre_value_2_s, %2 ], [ %closest_centre_value_2_closest_centre_value_2_1, %4 ]

]]></node>
<StgValue><ssdm name="closest_centre_value_2_1"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %closest_centre_value_1_1 = phi i32 [ %closest_centre_value_1_s, %2 ], [ %closest_centre_value_1_closest_centre_value_1_1, %4 ]

]]></node>
<StgValue><ssdm name="closest_centre_value_1_1"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %closest_centre_value_0_1 = phi i32 [ %closest_centre_value_0_s, %2 ], [ %closest_centre_value_0_closest_centre_value_0_1, %4 ]

]]></node>
<StgValue><ssdm name="closest_centre_value_0_1"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3  %p_s = phi i8 [ 0, %2 ], [ %final_centre_index_V_s, %4 ]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %sum_sq_out = phi i32 [ 2147483647, %2 ], [ %tmp_dist_sum_sq_out, %4 ]

]]></node>
<StgValue><ssdm name="sum_sq_out"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %min_dist = phi i32 [ 2147483647, %2 ], [ %tmp_dist_min_dist, %4 ]

]]></node>
<StgValue><ssdm name="min_dist"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %tmp_3, label %.loopexit, label %.preheader.i.i.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.preheader.0:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 -1, i64 0) nounwind

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str11) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str11) nounwind

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:11  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:17  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_6) nounwind

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:18  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:24  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_7) nounwind

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:25  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:31  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_8) nounwind

]]></node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:32  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:34  call void (...)* @_ssdm_op_SpecFUCore(i32 %tmp3, [1 x i8]* @p_str, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:35  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_10) nounwind

]]></node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:36  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:37  %sum_sq_out_3 = add nsw i32 %result_2, %tmp3

]]></node>
<StgValue><ssdm name="sum_sq_out_3"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:38  call void (...)* @_ssdm_op_SpecFUCore(i32 %sum_sq_out_3, [1 x i8]* @p_str, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:39  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_12) nounwind

]]></node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:40  %tmp_13 = icmp slt i32 %sum_sq_out_3, %min_dist

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:41  %closest_centre_value_2_closest_centre_value_2_1 = select i1 %tmp_13, i32 %closest_centre_value_2, i32 %closest_centre_value_2_1

]]></node>
<StgValue><ssdm name="closest_centre_value_2_closest_centre_value_2_1"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:42  %closest_centre_value_1_closest_centre_value_1_1 = select i1 %tmp_13, i32 %closest_centre_value_1, i32 %closest_centre_value_1_1

]]></node>
<StgValue><ssdm name="closest_centre_value_1_closest_centre_value_1_1"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:43  %closest_centre_value_0_closest_centre_value_0_1 = select i1 %tmp_13, i32 %closest_centre_value_0, i32 %closest_centre_value_0_1

]]></node>
<StgValue><ssdm name="closest_centre_value_0_closest_centre_value_0_1"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.i.i.preheader.0:44  %final_centre_index_V_s = select i1 %tmp_13, i8 %final_centre_index_V, i8 %p_s

]]></node>
<StgValue><ssdm name="final_centre_index_V_s"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:45  %tmp_dist_sum_sq_out = select i1 %tmp_13, i32 %sum_sq_out_3, i32 %sum_sq_out

]]></node>
<StgValue><ssdm name="tmp_dist_sum_sq_out"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.i.preheader.0:46  %tmp_dist_min_dist = select i1 %tmp_13, i32 %sum_sq_out_3, i32 %min_dist

]]></node>
<StgValue><ssdm name="tmp_dist_min_dist"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.preheader.0:48  br i1 %tmp_14, label %.loopexit, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str11, i32 %tmp_4) nounwind

]]></node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %closest_centre_value_2_3 = phi i32 [ %closest_centre_value_2_1, %3 ], [ %closest_centre_value_2_closest_centre_value_2_1, %.preheader.i.i.preheader.0 ]

]]></node>
<StgValue><ssdm name="closest_centre_value_2_3"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:1  %closest_centre_value_1_3 = phi i32 [ %closest_centre_value_1_1, %3 ], [ %closest_centre_value_1_closest_centre_value_1_1, %.preheader.i.i.preheader.0 ]

]]></node>
<StgValue><ssdm name="closest_centre_value_1_3"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:2  %closest_centre_value_0_3 = phi i32 [ %closest_centre_value_0_1, %3 ], [ %closest_centre_value_0_closest_centre_value_0_1, %.preheader.i.i.preheader.0 ]

]]></node>
<StgValue><ssdm name="closest_centre_value_0_3"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:3  %p_036_2 = phi i8 [ %p_s, %3 ], [ %final_centre_index_V_s, %.preheader.i.i.preheader.0 ]

]]></node>
<StgValue><ssdm name="p_036_2"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:4  %sum_sq_out_2 = phi i32 [ %sum_sq_out, %3 ], [ %tmp_dist_sum_sq_out, %.preheader.i.i.preheader.0 ]

]]></node>
<StgValue><ssdm name="sum_sq_out_2"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:5  %output_buffer_min_idx_V_addr = getelementptr [16 x i8]* %output_buffer_min_idx_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="output_buffer_min_idx_V_addr"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
.loopexit:6  store i8 %p_036_2, i8* %output_buffer_min_idx_V_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:7  %output_buffer_sum_sq_addr = getelementptr [16 x i32]* %output_buffer_sum_sq, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="output_buffer_sum_sq_addr"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.loopexit:8  store i32 %sum_sq_out_2, i32* %output_buffer_sum_sq_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:9  %output_points_buffer_0_value_addr = getelementptr [16 x i32]* %output_points_buffer_0_value, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="output_points_buffer_0_value_addr"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.loopexit:10  store i32 %closest_centre_value_0_3, i32* %output_points_buffer_0_value_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:11  %output_points_buffer_1_value_addr = getelementptr [16 x i32]* %output_points_buffer_1_value, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="output_points_buffer_1_value_addr"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.loopexit:12  store i32 %closest_centre_value_1_3, i32* %output_points_buffer_1_value_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:13  %output_points_buffer_2_value_addr = getelementptr [16 x i32]* %output_points_buffer_2_value, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="output_points_buffer_2_value_addr"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.loopexit:14  store i32 %closest_centre_value_2_3, i32* %output_points_buffer_2_value_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit:15  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str10, i32 %tmp) nounwind

]]></node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:16  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="208" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @store_output_points_buffer(i32 %output_addr_read, [16 x i32]* %output_points_buffer_0_value, [16 x i32]* %output_points_buffer_1_value, [16 x i32]* %output_points_buffer_2_value, i32 %data_points_block_address, i32* %master_portA) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:0  call fastcc void @store_output_buffer(i32 %output_addr_read, [16 x i8]* %output_buffer_min_idx_V, [16 x i32]* %output_buffer_sum_sq, i32 %kernel_info_block_address, i32* %master_portA) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
