# Verilog Codes from HDLBits

This repository documents the problems I have solved on [HDLBits](https://hdlbits.01xz.net/).

## Contents

### [Procedures](./Procedures)
- Always blocks
- Initial blocks
- Blocking and non-blocking assignments

### [Module Hierarchy](./Module_Hierarchy)
- Module instantiation
- Port connections
- Hierarchical design

### [More Verilog Features](./More-Verilog-features)
- Generate statements
- Parameters
- Advanced features

### [Combinational Logic](./Combinational-Logic)
- Logic gates
- Multiplexers
- Adders and arithmetic circuits
- Encoders and decoders

### [Sequential Logic](./Sequential-Logic)
- Flip-flops and latches
- Counters
- Shift registers
- Finite State Machines

## About HDLBits

HDLBits is an interactive learning platform for Verilog HDL. Visit [hdlbits.01xz.net](https://hdlbits.01xz.net/) to practice.

## Note

These solutions are for learning purposes. Try solving problems yourself before looking at solutions.
