//------------------------------------------------------------------------------
// <auto-generated>
//     This code was generated by a tool.
//     ANTLR Version: 4.9.1
//
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// </auto-generated>
//------------------------------------------------------------------------------

// Generated from .\SysVerilogHDL.g4 by ANTLR 4.9.1

// Unreachable code detected
#pragma warning disable 0162
// The variable '...' is assigned but its value is never used
#pragma warning disable 0219
// Missing XML comment for publicly visible type or member '...'
#pragma warning disable 1591
// Ambiguous reference in cref attribute
#pragma warning disable 419

using Antlr4.Runtime.Misc;
using Antlr4.Runtime.Tree;
using IToken = Antlr4.Runtime.IToken;

/// <summary>
/// This interface defines a complete generic visitor for a parse tree produced
/// by <see cref="SysVerilogHDLParser"/>.
/// </summary>
/// <typeparam name="Result">The return type of the visit operation.</typeparam>
[System.CodeDom.Compiler.GeneratedCode("ANTLR", "4.9.1")]
[System.CLSCompliant(false)]
public interface ISysVerilogHDLVisitor<Result> : IParseTreeVisitor<Result> {
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.module_keyword"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitModule_keyword([NotNull] SysVerilogHDLParser.Module_keywordContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.struct_keyword"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitStruct_keyword([NotNull] SysVerilogHDLParser.Struct_keywordContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.any_case_keyword"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAny_case_keyword([NotNull] SysVerilogHDLParser.Any_case_keywordContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSemicolon([NotNull] SysVerilogHDLParser.SemicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.unary_operator"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitUnary_operator([NotNull] SysVerilogHDLParser.Unary_operatorContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.binary_operator"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBinary_operator([NotNull] SysVerilogHDLParser.Binary_operatorContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.unary_assign_operator"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitUnary_assign_operator([NotNull] SysVerilogHDLParser.Unary_assign_operatorContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.binary_assign_operator"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBinary_assign_operator([NotNull] SysVerilogHDLParser.Binary_assign_operatorContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.source_text"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSource_text([NotNull] SysVerilogHDLParser.Source_textContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.description_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDescription_star([NotNull] SysVerilogHDLParser.Description_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.header_text"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitHeader_text([NotNull] SysVerilogHDLParser.Header_textContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.design_attribute"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDesign_attribute([NotNull] SysVerilogHDLParser.Design_attributeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.compiler_directive"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCompiler_directive([NotNull] SysVerilogHDLParser.Compiler_directiveContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.description"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDescription([NotNull] SysVerilogHDLParser.DescriptionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.module_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitModule_declaration([NotNull] SysVerilogHDLParser.Module_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.module_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitModule_identifier([NotNull] SysVerilogHDLParser.Module_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.module_interface"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitModule_interface([NotNull] SysVerilogHDLParser.Module_interfaceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.module_parameter_interface"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitModule_parameter_interface([NotNull] SysVerilogHDLParser.Module_parameter_interfaceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.module_port_interface"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitModule_port_interface([NotNull] SysVerilogHDLParser.Module_port_interfaceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.module_item_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitModule_item_star([NotNull] SysVerilogHDLParser.Module_item_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.module_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitModule_item([NotNull] SysVerilogHDLParser.Module_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.colon_module_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitColon_module_identifier([NotNull] SysVerilogHDLParser.Colon_module_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.package_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPackage_declaration([NotNull] SysVerilogHDLParser.Package_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.package_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPackage_identifier([NotNull] SysVerilogHDLParser.Package_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.colon_package_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitColon_package_identifier([NotNull] SysVerilogHDLParser.Colon_package_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.package_item_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPackage_item_star([NotNull] SysVerilogHDLParser.Package_item_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.package_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPackage_item([NotNull] SysVerilogHDLParser.Package_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.import_package"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitImport_package([NotNull] SysVerilogHDLParser.Import_packageContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.package_item_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPackage_item_identifier([NotNull] SysVerilogHDLParser.Package_item_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.parameter_item_semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitParameter_item_semicolon([NotNull] SysVerilogHDLParser.Parameter_item_semicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.parameter_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitParameter_item([NotNull] SysVerilogHDLParser.Parameter_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_item_semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_port_item_semicolon([NotNull] SysVerilogHDLParser.Attr_port_item_semicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_variable_item_semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_variable_item_semicolon([NotNull] SysVerilogHDLParser.Attr_variable_item_semicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.variable_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitVariable_item([NotNull] SysVerilogHDLParser.Variable_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.subroutine_item_semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSubroutine_item_semicolon([NotNull] SysVerilogHDLParser.Subroutine_item_semicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.subroutine_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSubroutine_item([NotNull] SysVerilogHDLParser.Subroutine_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_construct_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_construct_item([NotNull] SysVerilogHDLParser.Attr_construct_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.construct_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitConstruct_item([NotNull] SysVerilogHDLParser.Construct_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_component_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_component_item([NotNull] SysVerilogHDLParser.Attr_component_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.component_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComponent_item([NotNull] SysVerilogHDLParser.Component_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.compiler_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCompiler_item([NotNull] SysVerilogHDLParser.Compiler_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.type_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitType_item([NotNull] SysVerilogHDLParser.Type_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.null_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitNull_item([NotNull] SysVerilogHDLParser.Null_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_interface_parameters"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_interface_parameters([NotNull] SysVerilogHDLParser.List_of_interface_parametersContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_parameter_declarations"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_parameter_declarations([NotNull] SysVerilogHDLParser.List_of_parameter_declarationsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_parameter_declaration_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_parameter_declaration_star([NotNull] SysVerilogHDLParser.Comma_parameter_declaration_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_parameter_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_parameter_declaration([NotNull] SysVerilogHDLParser.Comma_parameter_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_parameter_descriptions"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_parameter_descriptions([NotNull] SysVerilogHDLParser.List_of_parameter_descriptionsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.param_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitParam_declaration([NotNull] SysVerilogHDLParser.Param_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.param_description"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitParam_description([NotNull] SysVerilogHDLParser.Param_descriptionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.parameter_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitParameter_declaration([NotNull] SysVerilogHDLParser.Parameter_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.local_parameter_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitLocal_parameter_declaration([NotNull] SysVerilogHDLParser.Local_parameter_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.parameter_override"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitParameter_override([NotNull] SysVerilogHDLParser.Parameter_overrideContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_tf_interface_ports"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_tf_interface_ports([NotNull] SysVerilogHDLParser.List_of_tf_interface_portsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_tf_port_declarations"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_tf_port_declarations([NotNull] SysVerilogHDLParser.List_of_tf_port_declarationsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_tf_port_declarations_comma"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_tf_port_declarations_comma([NotNull] SysVerilogHDLParser.List_of_tf_port_declarations_commaContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_attr_tf_port_declaration_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_attr_tf_port_declaration_star([NotNull] SysVerilogHDLParser.Comma_attr_tf_port_declaration_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_attr_tf_port_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_attr_tf_port_declaration([NotNull] SysVerilogHDLParser.Comma_attr_tf_port_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_tf_port_declarations_semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_tf_port_declarations_semicolon([NotNull] SysVerilogHDLParser.List_of_tf_port_declarations_semicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_tf_port_declaration_semicolon_plus"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_tf_port_declaration_semicolon_plus([NotNull] SysVerilogHDLParser.Attr_tf_port_declaration_semicolon_plusContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_tf_port_declaration_semicolon_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_tf_port_declaration_semicolon_star([NotNull] SysVerilogHDLParser.Attr_tf_port_declaration_semicolon_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_tf_port_declaration_semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_tf_port_declaration_semicolon([NotNull] SysVerilogHDLParser.Attr_tf_port_declaration_semicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_tf_port_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_tf_port_declaration([NotNull] SysVerilogHDLParser.Attr_tf_port_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.tf_port_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTf_port_declaration([NotNull] SysVerilogHDLParser.Tf_port_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_interface_ports"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_interface_ports([NotNull] SysVerilogHDLParser.List_of_interface_portsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_port_identifiers"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_port_identifiers([NotNull] SysVerilogHDLParser.List_of_port_identifiersContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_port_identifier_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_port_identifier_star([NotNull] SysVerilogHDLParser.Comma_port_identifier_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_port_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_port_identifier([NotNull] SysVerilogHDLParser.Comma_port_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.port_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPort_identifier([NotNull] SysVerilogHDLParser.Port_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_port_declarations"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_port_declarations([NotNull] SysVerilogHDLParser.List_of_port_declarationsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_port_declarations_comma"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_port_declarations_comma([NotNull] SysVerilogHDLParser.List_of_port_declarations_commaContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_attr_port_declaration_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_attr_port_declaration_star([NotNull] SysVerilogHDLParser.Comma_attr_port_declaration_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_attr_port_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_attr_port_declaration([NotNull] SysVerilogHDLParser.Comma_attr_port_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_port_declarations_semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_port_declarations_semicolon([NotNull] SysVerilogHDLParser.List_of_port_declarations_semicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_declaration_semicolon_plus"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_port_declaration_semicolon_plus([NotNull] SysVerilogHDLParser.Attr_port_declaration_semicolon_plusContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_declaration_semicolon_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_port_declaration_semicolon_star([NotNull] SysVerilogHDLParser.Attr_port_declaration_semicolon_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_declaration_semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_port_declaration_semicolon([NotNull] SysVerilogHDLParser.Attr_port_declaration_semicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_port_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_port_declaration([NotNull] SysVerilogHDLParser.Attr_port_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.port_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPort_declaration([NotNull] SysVerilogHDLParser.Port_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.port_description"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPort_description([NotNull] SysVerilogHDLParser.Port_descriptionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.inout_description"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitInout_description([NotNull] SysVerilogHDLParser.Inout_descriptionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.input_description"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitInput_description([NotNull] SysVerilogHDLParser.Input_descriptionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.output_description"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitOutput_description([NotNull] SysVerilogHDLParser.Output_descriptionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.ref_description"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitRef_description([NotNull] SysVerilogHDLParser.Ref_descriptionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.tf_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTf_declaration([NotNull] SysVerilogHDLParser.Tf_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.inout_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitInout_declaration([NotNull] SysVerilogHDLParser.Inout_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.input_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitInput_declaration([NotNull] SysVerilogHDLParser.Input_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.output_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitOutput_declaration([NotNull] SysVerilogHDLParser.Output_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.ref_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitRef_declaration([NotNull] SysVerilogHDLParser.Ref_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.user_type"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitUser_type([NotNull] SysVerilogHDLParser.User_typeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.user_type_identifer"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitUser_type_identifer([NotNull] SysVerilogHDLParser.User_type_identiferContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.dimension_plus"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDimension_plus([NotNull] SysVerilogHDLParser.Dimension_plusContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.dimension_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDimension_star([NotNull] SysVerilogHDLParser.Dimension_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.dimension"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDimension([NotNull] SysVerilogHDLParser.DimensionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.range_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitRange_expression([NotNull] SysVerilogHDLParser.Range_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.index_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitIndex_expression([NotNull] SysVerilogHDLParser.Index_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.sb_range"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSb_range([NotNull] SysVerilogHDLParser.Sb_rangeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.base_increment_range"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBase_increment_range([NotNull] SysVerilogHDLParser.Base_increment_rangeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.base_decrement_range"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBase_decrement_range([NotNull] SysVerilogHDLParser.Base_decrement_rangeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.base_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBase_expression([NotNull] SysVerilogHDLParser.Base_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.net_type"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitNet_type([NotNull] SysVerilogHDLParser.Net_typeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.drive_strength"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDrive_strength([NotNull] SysVerilogHDLParser.Drive_strengthContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.drive_strength_value_0"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDrive_strength_value_0([NotNull] SysVerilogHDLParser.Drive_strength_value_0Context context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.drive_strength_value_1"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDrive_strength_value_1([NotNull] SysVerilogHDLParser.Drive_strength_value_1Context context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.strength0"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitStrength0([NotNull] SysVerilogHDLParser.Strength0Context context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.strength1"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitStrength1([NotNull] SysVerilogHDLParser.Strength1Context context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.highz0"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitHighz0([NotNull] SysVerilogHDLParser.Highz0Context context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.highz1"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitHighz1([NotNull] SysVerilogHDLParser.Highz1Context context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.charge_strength"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCharge_strength([NotNull] SysVerilogHDLParser.Charge_strengthContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.charge_size"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCharge_size([NotNull] SysVerilogHDLParser.Charge_sizeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_variable_descriptions"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_variable_descriptions([NotNull] SysVerilogHDLParser.List_of_variable_descriptionsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_variable_description_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_variable_description_star([NotNull] SysVerilogHDLParser.Comma_variable_description_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_variable_description"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_variable_description([NotNull] SysVerilogHDLParser.Comma_variable_descriptionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.variable_description"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitVariable_description([NotNull] SysVerilogHDLParser.Variable_descriptionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.variable_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitVariable_identifier([NotNull] SysVerilogHDLParser.Variable_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_hierarchical_variable_descriptions"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_hierarchical_variable_descriptions([NotNull] SysVerilogHDLParser.List_of_hierarchical_variable_descriptionsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_hierarchical_variable_description_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_hierarchical_variable_description_star([NotNull] SysVerilogHDLParser.Comma_hierarchical_variable_description_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_hierarchical_variable_description"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_hierarchical_variable_description([NotNull] SysVerilogHDLParser.Comma_hierarchical_variable_descriptionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_variable_description"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitHierarchical_variable_description([NotNull] SysVerilogHDLParser.Hierarchical_variable_descriptionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_variable_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitHierarchical_variable_identifier([NotNull] SysVerilogHDLParser.Hierarchical_variable_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.net_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitNet_declaration([NotNull] SysVerilogHDLParser.Net_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.reg_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitReg_declaration([NotNull] SysVerilogHDLParser.Reg_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.logic_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitLogic_declaration([NotNull] SysVerilogHDLParser.Logic_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.bits_type"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBits_type([NotNull] SysVerilogHDLParser.Bits_typeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.bits_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBits_declaration([NotNull] SysVerilogHDLParser.Bits_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.integer_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitInteger_declaration([NotNull] SysVerilogHDLParser.Integer_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.int_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitInt_declaration([NotNull] SysVerilogHDLParser.Int_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.real_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitReal_declaration([NotNull] SysVerilogHDLParser.Real_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.time_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTime_declaration([NotNull] SysVerilogHDLParser.Time_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.realtime_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitRealtime_declaration([NotNull] SysVerilogHDLParser.Realtime_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.event_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEvent_declaration([NotNull] SysVerilogHDLParser.Event_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.genvar_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenvar_declaration([NotNull] SysVerilogHDLParser.Genvar_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.usertype_variable_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitUsertype_variable_declaration([NotNull] SysVerilogHDLParser.Usertype_variable_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.string_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitString_declaration([NotNull] SysVerilogHDLParser.String_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.struct_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitStruct_declaration([NotNull] SysVerilogHDLParser.Struct_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.enum_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEnum_declaration([NotNull] SysVerilogHDLParser.Enum_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.function_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitFunction_declaration([NotNull] SysVerilogHDLParser.Function_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.function_type"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitFunction_type([NotNull] SysVerilogHDLParser.Function_typeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.function_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitFunction_identifier([NotNull] SysVerilogHDLParser.Function_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.function_interface"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitFunction_interface([NotNull] SysVerilogHDLParser.Function_interfaceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.function_item_declaration_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitFunction_item_declaration_star([NotNull] SysVerilogHDLParser.Function_item_declaration_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.function_item_declaration_semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitFunction_item_declaration_semicolon([NotNull] SysVerilogHDLParser.Function_item_declaration_semicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.function_item_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitFunction_item_declaration([NotNull] SysVerilogHDLParser.Function_item_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.function_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitFunction_statement([NotNull] SysVerilogHDLParser.Function_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.colon_function_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitColon_function_identifier([NotNull] SysVerilogHDLParser.Colon_function_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.task_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTask_declaration([NotNull] SysVerilogHDLParser.Task_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.task_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTask_identifier([NotNull] SysVerilogHDLParser.Task_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.task_interface"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTask_interface([NotNull] SysVerilogHDLParser.Task_interfaceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.task_item_declaration_semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTask_item_declaration_semicolon([NotNull] SysVerilogHDLParser.Task_item_declaration_semicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.task_item_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTask_item_declaration([NotNull] SysVerilogHDLParser.Task_item_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.task_item_declaration_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTask_item_declaration_star([NotNull] SysVerilogHDLParser.Task_item_declaration_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.task_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTask_statement([NotNull] SysVerilogHDLParser.Task_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.struct_item_semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitStruct_item_semicolon([NotNull] SysVerilogHDLParser.Struct_item_semicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.struct_item_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitStruct_item_star([NotNull] SysVerilogHDLParser.Struct_item_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.struct_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitStruct_item([NotNull] SysVerilogHDLParser.Struct_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.struct_type"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitStruct_type([NotNull] SysVerilogHDLParser.Struct_typeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.enum_type"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEnum_type([NotNull] SysVerilogHDLParser.Enum_typeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_enum_items"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_enum_items([NotNull] SysVerilogHDLParser.List_of_enum_itemsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.enum_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEnum_item([NotNull] SysVerilogHDLParser.Enum_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.enum_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEnum_identifier([NotNull] SysVerilogHDLParser.Enum_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_enum_item_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_enum_item_star([NotNull] SysVerilogHDLParser.Comma_enum_item_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_enum_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_enum_item([NotNull] SysVerilogHDLParser.Comma_enum_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.enumerated_type"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEnumerated_type([NotNull] SysVerilogHDLParser.Enumerated_typeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.module_instantiation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitModule_instantiation([NotNull] SysVerilogHDLParser.Module_instantiationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.parameter_interface_assignments"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitParameter_interface_assignments([NotNull] SysVerilogHDLParser.Parameter_interface_assignmentsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_interface_assignments"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_interface_assignments([NotNull] SysVerilogHDLParser.List_of_interface_assignmentsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_ordered_interface_assignments"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_ordered_interface_assignments([NotNull] SysVerilogHDLParser.List_of_ordered_interface_assignmentsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_ordered_interface_assignment_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_ordered_interface_assignment_star([NotNull] SysVerilogHDLParser.Comma_ordered_interface_assignment_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_ordered_interface_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_ordered_interface_assignment([NotNull] SysVerilogHDLParser.Comma_ordered_interface_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.ordered_interface_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitOrdered_interface_assignment([NotNull] SysVerilogHDLParser.Ordered_interface_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_named_interface_assignments"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_named_interface_assignments([NotNull] SysVerilogHDLParser.List_of_named_interface_assignmentsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_named_interface_assignment_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_named_interface_assignment_star([NotNull] SysVerilogHDLParser.Comma_named_interface_assignment_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_named_interface_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_named_interface_assignment([NotNull] SysVerilogHDLParser.Comma_named_interface_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.named_interface_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitNamed_interface_assignment([NotNull] SysVerilogHDLParser.Named_interface_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_module_instances"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_module_instances([NotNull] SysVerilogHDLParser.List_of_module_instancesContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_module_instance_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_module_instance_star([NotNull] SysVerilogHDLParser.Comma_module_instance_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_module_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_module_instance([NotNull] SysVerilogHDLParser.Comma_module_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.module_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitModule_instance([NotNull] SysVerilogHDLParser.Module_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.module_instance_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitModule_instance_identifier([NotNull] SysVerilogHDLParser.Module_instance_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.arrayed_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitArrayed_identifier([NotNull] SysVerilogHDLParser.Arrayed_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.simple_arrayed_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSimple_arrayed_identifier([NotNull] SysVerilogHDLParser.Simple_arrayed_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.escaped_arrayed_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEscaped_arrayed_identifier([NotNull] SysVerilogHDLParser.Escaped_arrayed_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.port_interface_assignments"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPort_interface_assignments([NotNull] SysVerilogHDLParser.Port_interface_assignmentsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.delay"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDelay([NotNull] SysVerilogHDLParser.DelayContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_delay_values"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_delay_values([NotNull] SysVerilogHDLParser.List_of_delay_valuesContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_delay_value_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_delay_value_star([NotNull] SysVerilogHDLParser.Comma_delay_value_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_delay_value"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_delay_value([NotNull] SysVerilogHDLParser.Comma_delay_valueContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.delay_value"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDelay_value([NotNull] SysVerilogHDLParser.Delay_valueContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pulldown_strength"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPulldown_strength([NotNull] SysVerilogHDLParser.Pulldown_strengthContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pullup_strength"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPullup_strength([NotNull] SysVerilogHDLParser.Pullup_strengthContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.gate_instance_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGate_instance_identifier([NotNull] SysVerilogHDLParser.Gate_instance_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.gate_instantiation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGate_instantiation([NotNull] SysVerilogHDLParser.Gate_instantiationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.enable_gatetype"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEnable_gatetype([NotNull] SysVerilogHDLParser.Enable_gatetypeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.mos_switchtype"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitMos_switchtype([NotNull] SysVerilogHDLParser.Mos_switchtypeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.cmos_switchtype"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCmos_switchtype([NotNull] SysVerilogHDLParser.Cmos_switchtypeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.n_output_gatetype"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitN_output_gatetype([NotNull] SysVerilogHDLParser.N_output_gatetypeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.n_input_gatetype"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitN_input_gatetype([NotNull] SysVerilogHDLParser.N_input_gatetypeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pass_switchtype"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPass_switchtype([NotNull] SysVerilogHDLParser.Pass_switchtypeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pass_enable_switchtype"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPass_enable_switchtype([NotNull] SysVerilogHDLParser.Pass_enable_switchtypeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pulldown_instantiation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPulldown_instantiation([NotNull] SysVerilogHDLParser.Pulldown_instantiationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pullup_instantiation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPullup_instantiation([NotNull] SysVerilogHDLParser.Pullup_instantiationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.enable_instantiation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEnable_instantiation([NotNull] SysVerilogHDLParser.Enable_instantiationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.mos_instantiation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitMos_instantiation([NotNull] SysVerilogHDLParser.Mos_instantiationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.cmos_instantiation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCmos_instantiation([NotNull] SysVerilogHDLParser.Cmos_instantiationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.n_output_instantiation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitN_output_instantiation([NotNull] SysVerilogHDLParser.N_output_instantiationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.n_input_instantiation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitN_input_instantiation([NotNull] SysVerilogHDLParser.N_input_instantiationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pass_instantiation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPass_instantiation([NotNull] SysVerilogHDLParser.Pass_instantiationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pass_enable_instantiation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPass_enable_instantiation([NotNull] SysVerilogHDLParser.Pass_enable_instantiationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_pull_gate_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_pull_gate_instance([NotNull] SysVerilogHDLParser.List_of_pull_gate_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_enable_gate_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_enable_gate_instance([NotNull] SysVerilogHDLParser.List_of_enable_gate_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_mos_switch_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_mos_switch_instance([NotNull] SysVerilogHDLParser.List_of_mos_switch_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_cmos_switch_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_cmos_switch_instance([NotNull] SysVerilogHDLParser.List_of_cmos_switch_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_n_input_gate_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_n_input_gate_instance([NotNull] SysVerilogHDLParser.List_of_n_input_gate_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_n_output_gate_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_n_output_gate_instance([NotNull] SysVerilogHDLParser.List_of_n_output_gate_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_pass_switch_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_pass_switch_instance([NotNull] SysVerilogHDLParser.List_of_pass_switch_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_pass_enable_switch_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_pass_enable_switch_instance([NotNull] SysVerilogHDLParser.List_of_pass_enable_switch_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_pull_gate_instance_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_pull_gate_instance_star([NotNull] SysVerilogHDLParser.Comma_pull_gate_instance_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_enable_gate_instance_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_enable_gate_instance_star([NotNull] SysVerilogHDLParser.Comma_enable_gate_instance_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_mos_switch_instance_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_mos_switch_instance_star([NotNull] SysVerilogHDLParser.Comma_mos_switch_instance_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_cmos_switch_instance_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_cmos_switch_instance_star([NotNull] SysVerilogHDLParser.Comma_cmos_switch_instance_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_n_input_gate_instance_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_n_input_gate_instance_star([NotNull] SysVerilogHDLParser.Comma_n_input_gate_instance_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_n_output_gate_instance_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_n_output_gate_instance_star([NotNull] SysVerilogHDLParser.Comma_n_output_gate_instance_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_pass_switch_instance_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_pass_switch_instance_star([NotNull] SysVerilogHDLParser.Comma_pass_switch_instance_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_pass_enable_switch_instance_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_pass_enable_switch_instance_star([NotNull] SysVerilogHDLParser.Comma_pass_enable_switch_instance_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_pull_gate_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_pull_gate_instance([NotNull] SysVerilogHDLParser.Comma_pull_gate_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_enable_gate_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_enable_gate_instance([NotNull] SysVerilogHDLParser.Comma_enable_gate_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_mos_switch_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_mos_switch_instance([NotNull] SysVerilogHDLParser.Comma_mos_switch_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_cmos_switch_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_cmos_switch_instance([NotNull] SysVerilogHDLParser.Comma_cmos_switch_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_n_input_gate_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_n_input_gate_instance([NotNull] SysVerilogHDLParser.Comma_n_input_gate_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_n_output_gate_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_n_output_gate_instance([NotNull] SysVerilogHDLParser.Comma_n_output_gate_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_pass_switch_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_pass_switch_instance([NotNull] SysVerilogHDLParser.Comma_pass_switch_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_pass_enable_switch_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_pass_enable_switch_instance([NotNull] SysVerilogHDLParser.Comma_pass_enable_switch_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pull_gate_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPull_gate_instance([NotNull] SysVerilogHDLParser.Pull_gate_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.enable_gate_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEnable_gate_instance([NotNull] SysVerilogHDLParser.Enable_gate_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.mos_switch_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitMos_switch_instance([NotNull] SysVerilogHDLParser.Mos_switch_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.cmos_switch_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCmos_switch_instance([NotNull] SysVerilogHDLParser.Cmos_switch_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.n_input_gate_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitN_input_gate_instance([NotNull] SysVerilogHDLParser.N_input_gate_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.n_output_gate_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitN_output_gate_instance([NotNull] SysVerilogHDLParser.N_output_gate_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pass_switch_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPass_switch_instance([NotNull] SysVerilogHDLParser.Pass_switch_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pass_enable_switch_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPass_enable_switch_instance([NotNull] SysVerilogHDLParser.Pass_enable_switch_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pull_gate_interface"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPull_gate_interface([NotNull] SysVerilogHDLParser.Pull_gate_interfaceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.enable_gate_interface"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEnable_gate_interface([NotNull] SysVerilogHDLParser.Enable_gate_interfaceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.mos_switch_interface"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitMos_switch_interface([NotNull] SysVerilogHDLParser.Mos_switch_interfaceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.cmos_switch_interface"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCmos_switch_interface([NotNull] SysVerilogHDLParser.Cmos_switch_interfaceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.n_input_gate_interface"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitN_input_gate_interface([NotNull] SysVerilogHDLParser.N_input_gate_interfaceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.n_output_gate_interface"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitN_output_gate_interface([NotNull] SysVerilogHDLParser.N_output_gate_interfaceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pass_switch_interface"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPass_switch_interface([NotNull] SysVerilogHDLParser.Pass_switch_interfaceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pass_enable_switch_interface"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPass_enable_switch_interface([NotNull] SysVerilogHDLParser.Pass_enable_switch_interfaceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_input_terminals"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_input_terminals([NotNull] SysVerilogHDLParser.List_of_input_terminalsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_output_terminals"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_output_terminals([NotNull] SysVerilogHDLParser.List_of_output_terminalsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_input_terminal_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_input_terminal_star([NotNull] SysVerilogHDLParser.Comma_input_terminal_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_output_terminal_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_output_terminal_star([NotNull] SysVerilogHDLParser.Comma_output_terminal_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_input_terminal"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_input_terminal([NotNull] SysVerilogHDLParser.Comma_input_terminalContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_output_terminal"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_output_terminal([NotNull] SysVerilogHDLParser.Comma_output_terminalContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.enable_terminal"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEnable_terminal([NotNull] SysVerilogHDLParser.Enable_terminalContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.input_terminal"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitInput_terminal([NotNull] SysVerilogHDLParser.Input_terminalContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.inout_terminal"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitInout_terminal([NotNull] SysVerilogHDLParser.Inout_terminalContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.ncontrol_terminal"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitNcontrol_terminal([NotNull] SysVerilogHDLParser.Ncontrol_terminalContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.output_terminal"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitOutput_terminal([NotNull] SysVerilogHDLParser.Output_terminalContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.pcontrol_terminal"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPcontrol_terminal([NotNull] SysVerilogHDLParser.Pcontrol_terminalContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.statement_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitStatement_star([NotNull] SysVerilogHDLParser.Statement_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.statement_semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitStatement_semicolon([NotNull] SysVerilogHDLParser.Statement_semicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitStatement([NotNull] SysVerilogHDLParser.StatementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.assignment_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAssignment_statement([NotNull] SysVerilogHDLParser.Assignment_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.flow_control_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitFlow_control_statement([NotNull] SysVerilogHDLParser.Flow_control_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.block_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBlock_statement([NotNull] SysVerilogHDLParser.Block_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.task_call_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTask_call_statement([NotNull] SysVerilogHDLParser.Task_call_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.event_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEvent_statement([NotNull] SysVerilogHDLParser.Event_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.procedural_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitProcedural_statement([NotNull] SysVerilogHDLParser.Procedural_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.expression_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitExpression_statement([NotNull] SysVerilogHDLParser.Expression_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.subroutine_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSubroutine_statement([NotNull] SysVerilogHDLParser.Subroutine_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.return_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitReturn_statement([NotNull] SysVerilogHDLParser.Return_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.null_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitNull_statement([NotNull] SysVerilogHDLParser.Null_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.procedural_continuous_assignments"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitProcedural_continuous_assignments([NotNull] SysVerilogHDLParser.Procedural_continuous_assignmentsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.assign_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAssign_statement([NotNull] SysVerilogHDLParser.Assign_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.deassign_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDeassign_statement([NotNull] SysVerilogHDLParser.Deassign_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.force_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitForce_statement([NotNull] SysVerilogHDLParser.Force_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.release_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitRelease_statement([NotNull] SysVerilogHDLParser.Release_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.procedural_timing_control_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitProcedural_timing_control_statement([NotNull] SysVerilogHDLParser.Procedural_timing_control_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.property_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitProperty_statement([NotNull] SysVerilogHDLParser.Property_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.disable_condition_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDisable_condition_statement([NotNull] SysVerilogHDLParser.Disable_condition_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.property_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitProperty_expression([NotNull] SysVerilogHDLParser.Property_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.procedural_assertion_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitProcedural_assertion_statement([NotNull] SysVerilogHDLParser.Procedural_assertion_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.assert_else_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAssert_else_statement([NotNull] SysVerilogHDLParser.Assert_else_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.assert_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAssert_statement([NotNull] SysVerilogHDLParser.Assert_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.system_task_enable"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSystem_task_enable([NotNull] SysVerilogHDLParser.System_task_enableContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.system_task_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSystem_task_identifier([NotNull] SysVerilogHDLParser.System_task_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.task_interface_assignments"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTask_interface_assignments([NotNull] SysVerilogHDLParser.Task_interface_assignmentsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.task_enable"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTask_enable([NotNull] SysVerilogHDLParser.Task_enableContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_task_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitHierarchical_task_identifier([NotNull] SysVerilogHDLParser.Hierarchical_task_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.disable_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDisable_statement([NotNull] SysVerilogHDLParser.Disable_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_block_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitHierarchical_block_identifier([NotNull] SysVerilogHDLParser.Hierarchical_block_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.variable_lvalue"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitVariable_lvalue([NotNull] SysVerilogHDLParser.Variable_lvalueContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_variable_lvalue"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitHierarchical_variable_lvalue([NotNull] SysVerilogHDLParser.Hierarchical_variable_lvalueContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.variable_concatenation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitVariable_concatenation([NotNull] SysVerilogHDLParser.Variable_concatenationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.variable_concatenation_value"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitVariable_concatenation_value([NotNull] SysVerilogHDLParser.Variable_concatenation_valueContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_vcv_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_vcv_star([NotNull] SysVerilogHDLParser.Comma_vcv_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.blocking_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBlocking_assignment([NotNull] SysVerilogHDLParser.Blocking_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.nonblocking_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitNonblocking_assignment([NotNull] SysVerilogHDLParser.Nonblocking_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.prefix_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPrefix_assignment([NotNull] SysVerilogHDLParser.Prefix_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.postfix_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPostfix_assignment([NotNull] SysVerilogHDLParser.Postfix_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.operator_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitOperator_assignment([NotNull] SysVerilogHDLParser.Operator_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.declarative_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDeclarative_assignment([NotNull] SysVerilogHDLParser.Declarative_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.delay_or_event_control"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDelay_or_event_control([NotNull] SysVerilogHDLParser.Delay_or_event_controlContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.delay_control"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDelay_control([NotNull] SysVerilogHDLParser.Delay_controlContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.event_control"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEvent_control([NotNull] SysVerilogHDLParser.Event_controlContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.event_control_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEvent_control_identifier([NotNull] SysVerilogHDLParser.Event_control_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.event_control_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEvent_control_expression([NotNull] SysVerilogHDLParser.Event_control_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.event_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEvent_expression([NotNull] SysVerilogHDLParser.Event_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.single_event_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSingle_event_expression([NotNull] SysVerilogHDLParser.Single_event_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.event_expression_edgespec"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEvent_expression_edgespec([NotNull] SysVerilogHDLParser.Event_expression_edgespecContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.event_expression_or"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEvent_expression_or([NotNull] SysVerilogHDLParser.Event_expression_orContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_event_expression_comma"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_event_expression_comma([NotNull] SysVerilogHDLParser.List_of_event_expression_commaContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_event_expression_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_event_expression_star([NotNull] SysVerilogHDLParser.Comma_event_expression_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_event_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_event_expression([NotNull] SysVerilogHDLParser.Comma_event_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_event_expression_or"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_event_expression_or([NotNull] SysVerilogHDLParser.List_of_event_expression_orContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.or_event_expression_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitOr_event_expression_star([NotNull] SysVerilogHDLParser.Or_event_expression_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.or_event_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitOr_event_expression([NotNull] SysVerilogHDLParser.Or_event_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.event_control_wildcard"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEvent_control_wildcard([NotNull] SysVerilogHDLParser.Event_control_wildcardContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.repeat_event_control"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitRepeat_event_control([NotNull] SysVerilogHDLParser.Repeat_event_controlContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.event_trigger"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEvent_trigger([NotNull] SysVerilogHDLParser.Event_triggerContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_event_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitHierarchical_event_identifier([NotNull] SysVerilogHDLParser.Hierarchical_event_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.event_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitEvent_identifier([NotNull] SysVerilogHDLParser.Event_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.wait_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitWait_statement([NotNull] SysVerilogHDLParser.Wait_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_generated_instantiation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_generated_instantiation([NotNull] SysVerilogHDLParser.Attr_generated_instantiationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generated_instantiation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerated_instantiation([NotNull] SysVerilogHDLParser.Generated_instantiationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_item_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_item_star([NotNull] SysVerilogHDLParser.Generate_item_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_item([NotNull] SysVerilogHDLParser.Generate_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_block"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_block([NotNull] SysVerilogHDLParser.Generate_blockContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_colon_block_identifier0"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_colon_block_identifier0([NotNull] SysVerilogHDLParser.Generate_colon_block_identifier0Context context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_colon_block_identifier1"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_colon_block_identifier1([NotNull] SysVerilogHDLParser.Generate_colon_block_identifier1Context context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_colon_block_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_colon_block_identifier([NotNull] SysVerilogHDLParser.Generate_colon_block_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_block_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_block_identifier([NotNull] SysVerilogHDLParser.Generate_block_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_conditional_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_conditional_statement([NotNull] SysVerilogHDLParser.Generate_conditional_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_if_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_if_statement([NotNull] SysVerilogHDLParser.Generate_if_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_else_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_else_statement([NotNull] SysVerilogHDLParser.Generate_else_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_loop_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_loop_statement([NotNull] SysVerilogHDLParser.Generate_loop_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_forever_loop_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_forever_loop_statement([NotNull] SysVerilogHDLParser.Generate_forever_loop_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_repeat_loop_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_repeat_loop_statement([NotNull] SysVerilogHDLParser.Generate_repeat_loop_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_while_loop_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_while_loop_statement([NotNull] SysVerilogHDLParser.Generate_while_loop_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_do_loop_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_do_loop_statement([NotNull] SysVerilogHDLParser.Generate_do_loop_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_for_loop_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_for_loop_statement([NotNull] SysVerilogHDLParser.Generate_for_loop_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_case_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_case_statement([NotNull] SysVerilogHDLParser.Generate_case_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_case_item_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_case_item_star([NotNull] SysVerilogHDLParser.Generate_case_item_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.generate_case_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitGenerate_case_item([NotNull] SysVerilogHDLParser.Generate_case_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.conditional_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitConditional_statement([NotNull] SysVerilogHDLParser.Conditional_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.if_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitIf_statement([NotNull] SysVerilogHDLParser.If_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.else_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitElse_statement([NotNull] SysVerilogHDLParser.Else_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.conditional_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitConditional_expression([NotNull] SysVerilogHDLParser.Conditional_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.loop_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitLoop_statement([NotNull] SysVerilogHDLParser.Loop_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.forever_loop_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitForever_loop_statement([NotNull] SysVerilogHDLParser.Forever_loop_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.repeat_loop_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitRepeat_loop_statement([NotNull] SysVerilogHDLParser.Repeat_loop_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.while_loop_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitWhile_loop_statement([NotNull] SysVerilogHDLParser.While_loop_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.do_loop_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDo_loop_statement([NotNull] SysVerilogHDLParser.Do_loop_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.for_loop_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitFor_loop_statement([NotNull] SysVerilogHDLParser.For_loop_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.loop_init_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitLoop_init_assignment([NotNull] SysVerilogHDLParser.Loop_init_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.loop_terminate_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitLoop_terminate_expression([NotNull] SysVerilogHDLParser.Loop_terminate_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.loop_step_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitLoop_step_assignment([NotNull] SysVerilogHDLParser.Loop_step_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.case_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCase_statement([NotNull] SysVerilogHDLParser.Case_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.case_item_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCase_item_star([NotNull] SysVerilogHDLParser.Case_item_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.case_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCase_item([NotNull] SysVerilogHDLParser.Case_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.case_switch"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCase_switch([NotNull] SysVerilogHDLParser.Case_switchContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.case_item_key"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCase_item_key([NotNull] SysVerilogHDLParser.Case_item_keyContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.case_item_key_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitCase_item_key_expression([NotNull] SysVerilogHDLParser.Case_item_key_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_case_item_key_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_case_item_key_expression([NotNull] SysVerilogHDLParser.Comma_case_item_key_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_case_item_key_expression_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_case_item_key_expression_star([NotNull] SysVerilogHDLParser.Comma_case_item_key_expression_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitExpression([NotNull] SysVerilogHDLParser.ExpressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.single_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSingle_expression([NotNull] SysVerilogHDLParser.Single_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.primary_range"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPrimary_range([NotNull] SysVerilogHDLParser.Primary_rangeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.primary"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPrimary([NotNull] SysVerilogHDLParser.PrimaryContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.unary_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitUnary_expression([NotNull] SysVerilogHDLParser.Unary_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.unary_post_assign_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitUnary_post_assign_expression([NotNull] SysVerilogHDLParser.Unary_post_assign_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.unary_pre_assign_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitUnary_pre_assign_expression([NotNull] SysVerilogHDLParser.Unary_pre_assign_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.binary_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBinary_expression([NotNull] SysVerilogHDLParser.Binary_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.ternary_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTernary_expression([NotNull] SysVerilogHDLParser.Ternary_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.mintypmax_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitMintypmax_expression([NotNull] SysVerilogHDLParser.Mintypmax_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.structured_value"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitStructured_value([NotNull] SysVerilogHDLParser.Structured_valueContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.arrayed_structured_value"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitArrayed_structured_value([NotNull] SysVerilogHDLParser.Arrayed_structured_valueContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.arrayed_structure_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitArrayed_structure_item([NotNull] SysVerilogHDLParser.Arrayed_structure_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_arrayed_structure_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_arrayed_structure_item([NotNull] SysVerilogHDLParser.Comma_arrayed_structure_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_arrayed_structure_item_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_arrayed_structure_item_star([NotNull] SysVerilogHDLParser.Comma_arrayed_structure_item_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.arrayed_structure_item_plus"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitArrayed_structure_item_plus([NotNull] SysVerilogHDLParser.Arrayed_structure_item_plusContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.variable_type_cast"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitVariable_type_cast([NotNull] SysVerilogHDLParser.Variable_type_castContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.width_type_cast"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitWidth_type_cast([NotNull] SysVerilogHDLParser.Width_type_castContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.sign_type_cast"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSign_type_cast([NotNull] SysVerilogHDLParser.Sign_type_castContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.null_type_cast"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitNull_type_cast([NotNull] SysVerilogHDLParser.Null_type_castContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.variable_type"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitVariable_type([NotNull] SysVerilogHDLParser.Variable_typeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.type_cast_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitType_cast_identifier([NotNull] SysVerilogHDLParser.Type_cast_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.type_cast_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitType_cast_expression([NotNull] SysVerilogHDLParser.Type_cast_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.function_call"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitFunction_call([NotNull] SysVerilogHDLParser.Function_callContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_function_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitHierarchical_function_identifier([NotNull] SysVerilogHDLParser.Hierarchical_function_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.function_interface_assignments"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitFunction_interface_assignments([NotNull] SysVerilogHDLParser.Function_interface_assignmentsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.system_function_call"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSystem_function_call([NotNull] SysVerilogHDLParser.System_function_callContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.system_function_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSystem_function_identifier([NotNull] SysVerilogHDLParser.System_function_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.constant_function_call"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitConstant_function_call([NotNull] SysVerilogHDLParser.Constant_function_callContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.imported_function_call"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitImported_function_call([NotNull] SysVerilogHDLParser.Imported_function_callContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.imported_function_hierarchical_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitImported_function_hierarchical_identifier([NotNull] SysVerilogHDLParser.Imported_function_hierarchical_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.primary_hierarchical_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPrimary_hierarchical_identifier([NotNull] SysVerilogHDLParser.Primary_hierarchical_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.primary_imported_hierarchical_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPrimary_imported_hierarchical_identifier([NotNull] SysVerilogHDLParser.Primary_imported_hierarchical_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.imported_hierarchical_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitImported_hierarchical_identifier([NotNull] SysVerilogHDLParser.Imported_hierarchical_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.parenthesis_expression"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitParenthesis_expression([NotNull] SysVerilogHDLParser.Parenthesis_expressionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.concatenation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitConcatenation([NotNull] SysVerilogHDLParser.ConcatenationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.multiple_concatenation"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitMultiple_concatenation([NotNull] SysVerilogHDLParser.Multiple_concatenationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_expression_plus"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_expression_plus([NotNull] SysVerilogHDLParser.Comma_expression_plusContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_expression_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_expression_star([NotNull] SysVerilogHDLParser.Comma_expression_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.typedef_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTypedef_declaration([NotNull] SysVerilogHDLParser.Typedef_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.typedef_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTypedef_identifier([NotNull] SysVerilogHDLParser.Typedef_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.typedef_definition"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTypedef_definition([NotNull] SysVerilogHDLParser.Typedef_definitionContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.typedef_definition_type"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTypedef_definition_type([NotNull] SysVerilogHDLParser.Typedef_definition_typeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.complex_type"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComplex_type([NotNull] SysVerilogHDLParser.Complex_typeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.typedef_type"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTypedef_type([NotNull] SysVerilogHDLParser.Typedef_typeContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.par_block"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitPar_block([NotNull] SysVerilogHDLParser.Par_blockContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.seq_block"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitSeq_block([NotNull] SysVerilogHDLParser.Seq_blockContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.block_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBlock_identifier([NotNull] SysVerilogHDLParser.Block_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.colon_block_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitColon_block_identifier([NotNull] SysVerilogHDLParser.Colon_block_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.block_item_declaration_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBlock_item_declaration_star([NotNull] SysVerilogHDLParser.Block_item_declaration_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.block_item_declaration_semicolon"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBlock_item_declaration_semicolon([NotNull] SysVerilogHDLParser.Block_item_declaration_semicolonContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.block_item_declaration"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitBlock_item_declaration([NotNull] SysVerilogHDLParser.Block_item_declarationContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.join_keyword"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitJoin_keyword([NotNull] SysVerilogHDLParser.Join_keywordContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.continuous_assign"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitContinuous_assign([NotNull] SysVerilogHDLParser.Continuous_assignContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.list_of_variable_assignments"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitList_of_variable_assignments([NotNull] SysVerilogHDLParser.List_of_variable_assignmentsContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_variable_assignment_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_variable_assignment_star([NotNull] SysVerilogHDLParser.Comma_variable_assignment_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.comma_variable_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitComma_variable_assignment([NotNull] SysVerilogHDLParser.Comma_variable_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.variable_assignment"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitVariable_assignment([NotNull] SysVerilogHDLParser.Variable_assignmentContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.initial_construct"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitInitial_construct([NotNull] SysVerilogHDLParser.Initial_constructContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.final_construct"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitFinal_construct([NotNull] SysVerilogHDLParser.Final_constructContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.always_keyword"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAlways_keyword([NotNull] SysVerilogHDLParser.Always_keywordContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.always_construct"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAlways_construct([NotNull] SysVerilogHDLParser.Always_constructContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attribute_instance_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttribute_instance_star([NotNull] SysVerilogHDLParser.Attribute_instance_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attribute_instance"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttribute_instance([NotNull] SysVerilogHDLParser.Attribute_instanceContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_spec_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_spec_star([NotNull] SysVerilogHDLParser.Attr_spec_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_spec"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_spec([NotNull] SysVerilogHDLParser.Attr_specContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.attr_name"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitAttr_name([NotNull] SysVerilogHDLParser.Attr_nameContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitIdentifier([NotNull] SysVerilogHDLParser.IdentifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_identifier"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitHierarchical_identifier([NotNull] SysVerilogHDLParser.Hierarchical_identifierContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.dot_hierarchical_identifier_branch_item_star"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDot_hierarchical_identifier_branch_item_star([NotNull] SysVerilogHDLParser.Dot_hierarchical_identifier_branch_item_starContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.dot_hierarchical_identifier_branch_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDot_hierarchical_identifier_branch_item([NotNull] SysVerilogHDLParser.Dot_hierarchical_identifier_branch_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.hierarchical_identifier_branch_item"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitHierarchical_identifier_branch_item([NotNull] SysVerilogHDLParser.Hierarchical_identifier_branch_itemContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.timescale_compiler_directive"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTimescale_compiler_directive([NotNull] SysVerilogHDLParser.Timescale_compiler_directiveContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.timeunit_directive"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTimeunit_directive([NotNull] SysVerilogHDLParser.Timeunit_directiveContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.timeprecision_directive"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitTimeprecision_directive([NotNull] SysVerilogHDLParser.Timeprecision_directiveContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.default_nettype_statement"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitDefault_nettype_statement([NotNull] SysVerilogHDLParser.Default_nettype_statementContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.number"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitNumber([NotNull] SysVerilogHDLParser.NumberContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.integral_number"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitIntegral_number([NotNull] SysVerilogHDLParser.Integral_numberContext context);
	/// <summary>
	/// Visit a parse tree produced by <see cref="SysVerilogHDLParser.real_number"/>.
	/// </summary>
	/// <param name="context">The parse tree.</param>
	/// <return>The visitor result.</return>
	Result VisitReal_number([NotNull] SysVerilogHDLParser.Real_numberContext context);
}
