// Seed: 2863430519
module module_0;
  id_2(
      -1
  );
  reg id_3;
  id_4(
      id_3, -1
  );
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wand id_10, id_11;
  assign id_10 = -1;
  assign id_7  = !1;
  always begin : LABEL_0
    id_3 <= -1;
  end
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    input supply1 id_4,
    id_14,
    input wire id_5,
    input wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri id_9,
    input wand id_10,
    input tri id_11,
    output tri0 id_12
);
  wire id_15;
  module_0 modCall_1 ();
endmodule
