# ShrinkHDL
Cloned from SpinalHDL(https://github.com/SpinalHDL/SpinalHDL) and modified.

This will be biased to Verilog. And will put a little more strict coding guideline on DUT.
