

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Thu Dec 12 22:35:05 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.030 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   229690|   229690| 1.385 ms | 1.385 ms |  229379|  229379| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+----------+
        |                                    |                                 |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
        |              Instance              |              Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
        +------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+----------+
        |myproject_U0                        |myproject                        |   229685|   229685| 1.385 ms | 1.385 ms |  229379|  229379| dataflow |
        |Loop_2_proc_U0                      |Loop_2_proc                      |       31|       31| 0.187 us | 0.187 us |      31|      31|   none   |
        |Loop_1_proc421_U0                   |Loop_1_proc421                   |    98305|    98305| 0.593 ms | 0.593 ms |   98305|   98305|   none   |
        |Block_myproject_axi_exit27_proc_U0  |Block_myproject_axi_exit27_proc  |        0|        0|   0 ns   |   0 ns   |       0|       0|   none   |
        +------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     16|    -|
|FIFO             |        8|      -|     218|    788|    -|
|Instance         |      270|     22|   62659|  54709|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     27|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      278|     22|   62880|  55540|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       99|     10|      59|    104|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+
    |Block_myproject_axi_exit27_proc_U0  |Block_myproject_axi_exit27_proc  |        0|      0|     62|     67|    0|
    |Loop_1_proc421_U0                   |Loop_1_proc421                   |        0|      0|    146|    407|    0|
    |Loop_2_proc_U0                      |Loop_2_proc                      |        0|      0|    787|   1002|    0|
    |myproject_U0                        |myproject                        |      270|     22|  61664|  53233|    0|
    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+
    |Total                               |                                 |      270|     22|  62659|  54709|    0|
    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+-----+----+-----+-------+-----+---------+
    |            Name           | BRAM_18K|  FF | LUT| URAM| Depth | Bits| Size:D*B|
    +---------------------------+---------+-----+----+-----+-------+-----+---------+
    |in_local_V_data_0_V_U      |        8|  183|   0|    -|  16384|    8|   131072|
    |is_last_0_i_loc_channel_U  |        0|    5|   0|    -|      2|    1|        2|
    |out_local_V_data_0_V_U     |        0|    5|   0|    -|      1|   20|       20|
    |out_local_V_data_1_V_U     |        0|    5|   0|    -|      1|   20|       20|
    |out_local_V_data_2_V_U     |        0|    5|   0|    -|      1|   20|       20|
    |tmp_data_V_0_U             |        0|    5|   0|    -|      2|   20|       40|
    |tmp_data_V_1_U             |        0|    5|   0|    -|      2|   20|       40|
    |tmp_data_V_2_U             |        0|    5|   0|    -|      2|   20|       40|
    +---------------------------+---------+-----+----+-----+-------+-----+---------+
    |Total                      |        8|  218|   0|    0|  16395|  129|   131254|
    +---------------------------+---------+-----+----+-----+-------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_myproject_axi_exit27_proc_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |Loop_2_proc_U0_ap_start                         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_0                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_1                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_2                    |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_0              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_1              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_2              |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                           |          |      0|  0|  16|           8|           8|
    +------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_tmp_data_V_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_2  |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  27|          6|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_tmp_data_V_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_2  |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  3|   0|    3|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|in_r_TDATA    |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |    in_data    |    pointer   |
|in_r_TREADY   | out |    1|     axis     |    in_data    |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TLAST   | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |   out_last_V  |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none | myproject_axi | return value |
+--------------+-----+-----+--------------+---------------+--------------+

