{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1467707867315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Standard Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1467707867331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 05 10:37:43 2016 " "Processing started: Tue Jul 05 10:37:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1467707867331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1467707867331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=on --write_settings_files=off soc_system -c soc_system --merge=on --recompile=on " "Command: quartus_cdb --read_settings_files=on --write_settings_files=off soc_system -c soc_system --merge=on --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1467707867331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1467707868269 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_RR_HYBRID" "Top " "Using Hybrid (Rapid Recompile) netlist for partition \"Top\"" {  } {  } 0 12849 "Using Hybrid (Rapid Recompile) netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1467707890620 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "soc_system_hps_0_hps_io_border:border " "Using synthesis netlist for partition \"soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "H:/Masterarbeit/work/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 137 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1467707892245 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_RR_HYBRID" "sld_hub:auto_hub " "Using Hybrid (Rapid Recompile) netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 12849 "Using Hybrid (Rapid Recompile) netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1467707892635 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_RR_HYBRID" "sld_signaltap:auto_signaltap_0 " "Using Hybrid (Rapid Recompile) netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 12849 "Using Hybrid (Rapid Recompile) netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1467707892922 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 51 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 51 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1467707893547 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "4 " "Resolved and merged 4 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1467707893563 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "34 0 0 0 0 " "Adding 34 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1467707894266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1467707894266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14975 " "Implemented 14975 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1467707898426 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1467707898426 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "67 " "Implemented 67 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1467707898426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14004 " "Implemented 14004 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1467707898426 ""} { "Info" "ICUT_CUT_TM_RAMS" "152 " "Implemented 152 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1467707898426 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1467707898426 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "13 " "Implemented 13 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1467707898426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1467707898426 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsyncram_u784 1 " "Ignored 1 assignments for entity \"altsyncram_u784\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_u784 -tag quartusii " "Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_u784 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1467707899545 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1467707899545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 3 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1446 " "Peak virtual memory: 1446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1467707901711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 05 10:38:21 2016 " "Processing ended: Tue Jul 05 10:38:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1467707901711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1467707901711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1467707901711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1467707901711 ""}
