$date
	Sat Nov  4 18:11:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seq1_tb $end
$var wire 3 ! out [3:1] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 3 $ out [3:1] $end
$var wire 1 % b3 $end
$var wire 1 & b2 $end
$var wire 1 ' b1 $end
$scope module j1 $end
$var wire 1 " clk $end
$var wire 1 ( j $end
$var wire 1 ) k $end
$var wire 1 # rst $end
$var reg 1 * q $end
$upscope $end
$scope module j2 $end
$var wire 1 " clk $end
$var wire 1 ' j $end
$var wire 1 + k $end
$var wire 1 # rst $end
$var reg 1 , q $end
$upscope $end
$scope module j3 $end
$var wire 1 " clk $end
$var wire 1 & j $end
$var wire 1 - k $end
$var wire 1 # rst $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x.
x-
x,
x+
x*
1)
x(
x'
x&
x%
bx $
0#
0"
bx !
$end
#20
1+
1(
0-
0%
0&
0'
0.
0,
b0 !
b0 $
0*
1#
1"
#40
0#
0"
#60
1'
b1 !
b1 $
1*
1"
#80
0"
#100
0(
1&
0'
1,
b10 !
b10 $
0*
1"
#120
0"
#140
0+
1(
0&
1%
0,
b100 !
b100 $
1.
1"
#160
0"
#180
1+
1'
b101 !
b101 $
1*
1"
#200
0"
#220
0+
0'
1&
0*
b110 !
b110 $
1,
1"
#240
0"
#260
1+
1-
1'
b111 !
b111 $
1*
1"
#280
0"
#300
0-
1(
0'
0&
0%
0*
0,
b0 !
b0 $
0.
1"
#320
0"
#340
1'
b1 !
b1 $
1*
1"
#360
0"
#380
0(
0'
1&
0*
b10 !
b10 $
1,
1"
#400
0"
