[2021-09-09 10:03:09,941]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-09 10:03:09,941]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:10,291]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; ".

Peak memory: 14053376 bytes

[2021-09-09 10:03:10,292]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:10,454]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34832384 bytes

[2021-09-09 10:03:10,455]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-09 10:03:10,456]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:10,492]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :82
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :82
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():82
		max delay       :3
		max area        :82
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 7692288 bytes

[2021-09-09 10:03:10,493]mapper_test.py:220:[INFO]: area: 82 level: 3
[2021-09-09 12:02:54,589]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-09 12:02:54,589]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:54,937]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; ".

Peak memory: 14241792 bytes

[2021-09-09 12:02:54,937]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:55,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34742272 bytes

[2021-09-09 12:02:55,072]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-09 12:02:55,072]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:56,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :82
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :86
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():82
		max delay       :3
		max area        :82
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 15540224 bytes

[2021-09-09 12:02:56,945]mapper_test.py:220:[INFO]: area: 82 level: 3
[2021-09-09 13:32:56,383]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-09 13:32:56,383]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:56,742]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; ".

Peak memory: 14667776 bytes

[2021-09-09 13:32:56,743]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:56,868]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34721792 bytes

[2021-09-09 13:32:56,870]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-09 13:32:56,870]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:58,700]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :82
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :86
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():82
		max delay       :3
		max area        :82
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 15450112 bytes

[2021-09-09 13:32:58,701]mapper_test.py:220:[INFO]: area: 82 level: 3
[2021-09-09 15:07:50,309]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-09 15:07:50,309]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:50,309]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:50,445]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34828288 bytes

[2021-09-09 15:07:50,447]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-09 15:07:50,447]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:52,446]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 15683584 bytes

[2021-09-09 15:07:52,447]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-09 15:36:54,363]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-09 15:36:54,363]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:54,363]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:54,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34664448 bytes

[2021-09-09 15:36:54,534]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-09 15:36:54,534]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:56,557]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 15646720 bytes

[2021-09-09 15:36:56,557]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-09 16:14:58,178]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-09 16:14:58,178]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:58,179]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:58,317]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34607104 bytes

[2021-09-09 16:14:58,319]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-09 16:14:58,319]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:15:00,327]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 15585280 bytes

[2021-09-09 16:15:00,328]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-09 16:49:41,306]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-09 16:49:41,306]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:41,306]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:41,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 35000320 bytes

[2021-09-09 16:49:41,487]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-09 16:49:41,487]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:43,507]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 15536128 bytes

[2021-09-09 16:49:43,508]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-09 17:26:02,695]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-09 17:26:02,695]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:02,695]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:02,831]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34455552 bytes

[2021-09-09 17:26:02,833]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-09 17:26:02,833]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:04,881]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 15421440 bytes

[2021-09-09 17:26:04,881]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-13 23:30:55,531]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-13 23:30:55,532]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:55,532]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:55,701]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34426880 bytes

[2021-09-13 23:30:55,703]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-13 23:30:55,703]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:57,486]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 13451264 bytes

[2021-09-13 23:30:57,486]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-13 23:42:31,236]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-13 23:42:31,236]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:31,236]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:31,370]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34541568 bytes

[2021-09-13 23:42:31,372]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-13 23:42:31,372]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:31,411]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 7282688 bytes

[2021-09-13 23:42:31,411]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-14 09:00:46,063]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-14 09:00:46,063]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:46,063]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:46,187]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34217984 bytes

[2021-09-14 09:00:46,189]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-14 09:00:46,189]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:47,986]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 15650816 bytes

[2021-09-14 09:00:47,987]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-14 09:21:29,953]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-14 09:21:29,953]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:29,953]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:30,123]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34209792 bytes

[2021-09-14 09:21:30,125]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-14 09:21:30,125]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:30,162]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 7700480 bytes

[2021-09-14 09:21:30,163]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-15 15:34:07,727]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-15 15:34:07,728]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:07,728]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:07,840]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34283520 bytes

[2021-09-15 15:34:07,842]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-15 15:34:07,842]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:09,441]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 15056896 bytes

[2021-09-15 15:34:09,442]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-15 15:54:50,867]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-15 15:54:50,867]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:50,868]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:50,979]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34127872 bytes

[2021-09-15 15:54:50,981]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-15 15:54:50,981]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:51,017]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 7344128 bytes

[2021-09-15 15:54:51,018]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-18 14:04:37,243]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-18 14:04:37,244]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:37,244]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:37,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34562048 bytes

[2021-09-18 14:04:37,362]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-18 14:04:37,362]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:38,973]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 12427264 bytes

[2021-09-18 14:04:38,974]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-18 16:29:11,665]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-18 16:29:11,666]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:11,666]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:11,782]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34234368 bytes

[2021-09-18 16:29:11,784]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-18 16:29:11,785]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:13,456]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 12718080 bytes

[2021-09-18 16:29:13,457]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-22 08:59:20,007]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-22 08:59:20,008]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:20,008]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:20,170]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34508800 bytes

[2021-09-22 08:59:20,172]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-22 08:59:20,173]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:20,998]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :4
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11935744 bytes

[2021-09-22 08:59:20,998]mapper_test.py:220:[INFO]: area: 89 level: 4
[2021-09-22 11:27:51,452]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-22 11:27:51,452]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:51,452]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:51,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34119680 bytes

[2021-09-22 11:27:51,691]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-22 11:27:51,692]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:53,398]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 12034048 bytes

[2021-09-22 11:27:53,399]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-23 16:46:55,416]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-23 16:46:55,416]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:55,416]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:55,534]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34435072 bytes

[2021-09-23 16:46:55,536]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-23 16:46:55,536]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:57,152]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
balancing!
	current map manager:
		current min nodes:227
		current min depth:7
rewriting!
	current map manager:
		current min nodes:227
		current min depth:7
balancing!
	current map manager:
		current min nodes:227
		current min depth:7
rewriting!
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11972608 bytes

[2021-09-23 16:46:57,153]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-23 17:09:54,466]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-23 17:09:54,467]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:54,467]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:54,580]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34103296 bytes

[2021-09-23 17:09:54,582]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-23 17:09:54,582]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:56,234]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
balancing!
	current map manager:
		current min nodes:227
		current min depth:7
rewriting!
	current map manager:
		current min nodes:227
		current min depth:7
balancing!
	current map manager:
		current min nodes:227
		current min depth:7
rewriting!
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 12218368 bytes

[2021-09-23 17:09:56,234]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-23 18:11:29,753]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-23 18:11:29,754]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:29,754]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:29,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34537472 bytes

[2021-09-23 18:11:29,868]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-23 18:11:29,869]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:31,474]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
balancing!
	current map manager:
		current min nodes:227
		current min depth:7
rewriting!
	current map manager:
		current min nodes:227
		current min depth:7
balancing!
	current map manager:
		current min nodes:227
		current min depth:7
rewriting!
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11792384 bytes

[2021-09-23 18:11:31,475]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-27 16:38:37,872]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-27 16:38:37,872]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:37,872]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:37,989]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34271232 bytes

[2021-09-27 16:38:37,991]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-27 16:38:37,991]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:39,608]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
balancing!
	current map manager:
		current min nodes:227
		current min depth:7
rewriting!
	current map manager:
		current min nodes:227
		current min depth:7
balancing!
	current map manager:
		current min nodes:227
		current min depth:7
rewriting!
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 12484608 bytes

[2021-09-27 16:38:39,608]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-27 17:45:21,787]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-27 17:45:21,787]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:21,788]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:21,902]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34209792 bytes

[2021-09-27 17:45:21,904]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-27 17:45:21,904]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:23,521]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
balancing!
	current map manager:
		current min nodes:227
		current min depth:7
rewriting!
	current map manager:
		current min nodes:227
		current min depth:7
balancing!
	current map manager:
		current min nodes:227
		current min depth:7
rewriting!
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 12312576 bytes

[2021-09-27 17:45:23,522]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-28 02:11:35,517]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-28 02:11:35,517]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:35,517]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:35,630]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34127872 bytes

[2021-09-28 02:11:35,632]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-28 02:11:35,632]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:37,246]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 12394496 bytes

[2021-09-28 02:11:37,246]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-28 16:50:59,822]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-28 16:50:59,822]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:59,822]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:59,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34209792 bytes

[2021-09-28 16:50:59,988]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-28 16:50:59,988]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:01,607]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 12038144 bytes

[2021-09-28 16:51:01,607]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-09-28 17:30:02,624]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-09-28 17:30:02,624]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:02,624]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:02,737]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34209792 bytes

[2021-09-28 17:30:02,739]mapper_test.py:156:[INFO]: area: 71 level: 3
[2021-09-28 17:30:02,739]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:04,336]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 12111872 bytes

[2021-09-28 17:30:04,337]mapper_test.py:220:[INFO]: area: 89 level: 3
[2021-10-09 10:42:45,647]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-09 10:42:45,648]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:45,648]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:45,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34435072 bytes

[2021-10-09 10:42:45,760]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-09 10:42:45,760]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:45,826]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 7364608 bytes

[2021-10-09 10:42:45,827]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-09 11:25:18,254]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-09 11:25:18,254]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:18,254]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:18,426]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34365440 bytes

[2021-10-09 11:25:18,428]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-09 11:25:18,428]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:18,500]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 7561216 bytes

[2021-10-09 11:25:18,501]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-09 16:33:18,525]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-09 16:33:19,106]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:19,106]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:19,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34398208 bytes

[2021-10-09 16:33:19,273]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-09 16:33:19,274]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:20,090]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11042816 bytes

[2021-10-09 16:33:20,091]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-09 16:50:22,496]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-09 16:50:22,497]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:22,497]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:22,610]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34107392 bytes

[2021-10-09 16:50:22,612]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-09 16:50:22,612]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:23,428]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11177984 bytes

[2021-10-09 16:50:23,429]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-12 11:01:22,487]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-12 11:01:22,488]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:22,489]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:22,659]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34398208 bytes

[2021-10-12 11:01:22,661]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-12 11:01:22,661]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:24,436]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11841536 bytes

[2021-10-12 11:01:24,436]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-12 11:19:34,544]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-12 11:19:34,544]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:34,545]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:34,663]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 33947648 bytes

[2021-10-12 11:19:34,665]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-12 11:19:34,665]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:34,740]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 7151616 bytes

[2021-10-12 11:19:34,741]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-12 13:36:50,871]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-12 13:36:50,872]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:50,872]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:51,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34000896 bytes

[2021-10-12 13:36:51,036]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-12 13:36:51,036]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:52,776]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11935744 bytes

[2021-10-12 13:36:52,777]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-12 15:07:30,375]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-12 15:07:30,376]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:30,376]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:30,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34193408 bytes

[2021-10-12 15:07:30,496]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-12 15:07:30,497]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:32,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11608064 bytes

[2021-10-12 15:07:32,187]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-12 18:52:27,891]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-12 18:52:27,891]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:27,891]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:28,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34291712 bytes

[2021-10-12 18:52:28,013]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-12 18:52:28,013]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:29,791]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11931648 bytes

[2021-10-12 18:52:29,792]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-18 11:45:59,895]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-18 11:45:59,897]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:59,897]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:00,018]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 33968128 bytes

[2021-10-18 11:46:00,020]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-18 11:46:00,020]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:46:01,721]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 12001280 bytes

[2021-10-18 11:46:01,722]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-18 12:04:22,879]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-18 12:04:22,879]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:22,879]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:23,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34082816 bytes

[2021-10-18 12:04:23,030]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-18 12:04:23,030]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:23,071]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 6205440 bytes

[2021-10-18 12:04:23,071]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-19 14:12:19,355]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-19 14:12:19,356]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:19,356]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:19,474]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34123776 bytes

[2021-10-19 14:12:19,476]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-19 14:12:19,476]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:19,501]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 6316032 bytes

[2021-10-19 14:12:19,501]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-22 13:34:38,999]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-22 13:34:39,000]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:39,000]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:39,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34304000 bytes

[2021-10-22 13:34:39,124]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-22 13:34:39,124]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:39,203]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 8974336 bytes

[2021-10-22 13:34:39,204]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-22 13:55:31,710]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-22 13:55:31,710]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:31,711]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:31,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34152448 bytes

[2021-10-22 13:55:31,830]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-22 13:55:31,830]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:31,905]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 9289728 bytes

[2021-10-22 13:55:31,906]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-22 14:02:40,330]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-22 14:02:40,330]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:40,331]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:40,453]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34312192 bytes

[2021-10-22 14:02:40,455]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-22 14:02:40,455]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:40,482]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 6180864 bytes

[2021-10-22 14:02:40,482]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-22 14:06:01,156]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-22 14:06:01,156]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:01,156]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:01,274]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34086912 bytes

[2021-10-22 14:06:01,275]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-22 14:06:01,275]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:01,314]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 6451200 bytes

[2021-10-22 14:06:01,314]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-23 13:35:26,542]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-23 13:35:26,542]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:26,542]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:26,658]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34197504 bytes

[2021-10-23 13:35:26,660]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-23 13:35:26,660]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:28,338]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :95
score:100
	Report mapping result:
		klut_size()     :143
		klut.num_gates():95
		max delay       :3
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11878400 bytes

[2021-10-23 13:35:28,339]mapper_test.py:224:[INFO]: area: 95 level: 3
[2021-10-24 17:47:06,780]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-24 17:47:06,780]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:06,780]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:06,897]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34324480 bytes

[2021-10-24 17:47:06,898]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-24 17:47:06,899]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:08,578]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :95
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11857920 bytes

[2021-10-24 17:47:08,579]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-24 18:07:32,064]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-24 18:07:32,064]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:32,064]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:32,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34070528 bytes

[2021-10-24 18:07:32,233]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-24 18:07:32,233]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:33,909]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
	current map manager:
		current min nodes:227
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :89
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :96
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11923456 bytes

[2021-10-24 18:07:33,909]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-26 10:25:54,091]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-26 10:25:54,091]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:54,091]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:54,213]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34500608 bytes

[2021-10-26 10:25:54,215]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-26 10:25:54,216]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:54,243]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	current map manager:
		current min nodes:227
		current min depth:8
	Report mapping result:
		klut_size()     :133
		klut.num_gates():85
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :38
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 6230016 bytes

[2021-10-26 10:25:54,243]mapper_test.py:224:[INFO]: area: 85 level: 3
[2021-10-26 11:05:26,119]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-26 11:05:26,119]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:26,119]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:26,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34131968 bytes

[2021-10-26 11:05:26,244]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-26 11:05:26,245]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:27,953]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	Report mapping result:
		klut_size()     :133
		klut.num_gates():85
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :38
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11788288 bytes

[2021-10-26 11:05:27,954]mapper_test.py:224:[INFO]: area: 85 level: 3
[2021-10-26 11:26:05,908]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-26 11:26:05,908]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:05,908]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:06,026]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34578432 bytes

[2021-10-26 11:26:06,028]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-26 11:26:06,028]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:07,702]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	Report mapping result:
		klut_size()     :143
		klut.num_gates():95
		max delay       :3
		max area        :95
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :43
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11575296 bytes

[2021-10-26 11:26:07,703]mapper_test.py:224:[INFO]: area: 95 level: 3
[2021-10-26 12:24:11,825]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-26 12:24:11,826]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:11,826]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:11,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34402304 bytes

[2021-10-26 12:24:11,953]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-26 12:24:11,953]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:13,632]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 11497472 bytes

[2021-10-26 12:24:13,632]mapper_test.py:224:[INFO]: area: 89 level: 3
[2021-10-26 14:13:22,282]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-26 14:13:22,283]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:22,283]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:22,401]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34582528 bytes

[2021-10-26 14:13:22,403]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-26 14:13:22,403]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:22,443]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	Report mapping result:
		klut_size()     :133
		klut.num_gates():85
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :38
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 6078464 bytes

[2021-10-26 14:13:22,444]mapper_test.py:224:[INFO]: area: 85 level: 3
[2021-10-29 16:10:27,445]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-10-29 16:10:27,445]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:27,446]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:27,564]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34357248 bytes

[2021-10-29 16:10:27,566]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-10-29 16:10:27,566]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:27,592]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	Report mapping result:
		klut_size()     :174
		klut.num_gates():126
		max delay       :4
		max area        :126
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :48
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
Peak memory: 5922816 bytes

[2021-10-29 16:10:27,593]mapper_test.py:224:[INFO]: area: 126 level: 4
[2021-11-03 09:52:20,626]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-03 09:52:20,626]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:20,627]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:20,745]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34160640 bytes

[2021-11-03 09:52:20,747]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-03 09:52:20,747]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:20,788]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	Report mapping result:
		klut_size()     :174
		klut.num_gates():126
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :48
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig_output.v
	Peak memory: 6316032 bytes

[2021-11-03 09:52:20,789]mapper_test.py:226:[INFO]: area: 126 level: 3
[2021-11-03 10:04:31,577]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-03 10:04:31,578]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:31,578]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:31,693]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34091008 bytes

[2021-11-03 10:04:31,695]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-03 10:04:31,695]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:31,726]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	Report mapping result:
		klut_size()     :177
		klut.num_gates():129
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :45
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig_output.v
	Peak memory: 6291456 bytes

[2021-11-03 10:04:31,727]mapper_test.py:226:[INFO]: area: 129 level: 3
[2021-11-03 13:44:31,536]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-03 13:44:31,536]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:31,536]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:31,660]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34291712 bytes

[2021-11-03 13:44:31,662]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-03 13:44:31,662]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:31,704]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	Report mapping result:
		klut_size()     :177
		klut.num_gates():129
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :45
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig_output.v
	Peak memory: 6402048 bytes

[2021-11-03 13:44:31,705]mapper_test.py:226:[INFO]: area: 129 level: 3
[2021-11-03 13:50:46,623]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-03 13:50:46,623]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:46,623]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:46,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34312192 bytes

[2021-11-03 13:50:46,745]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-03 13:50:46,745]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:46,779]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	Report mapping result:
		klut_size()     :177
		klut.num_gates():129
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :45
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig_output.v
	Peak memory: 6176768 bytes

[2021-11-03 13:50:46,779]mapper_test.py:226:[INFO]: area: 129 level: 3
[2021-11-04 15:57:44,018]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-04 15:57:44,018]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:44,019]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:44,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34205696 bytes

[2021-11-04 15:57:44,140]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-04 15:57:44,140]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:44,172]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	Report mapping result:
		klut_size()     :133
		klut.num_gates():85
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :38
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig_output.v
	Peak memory: 6369280 bytes

[2021-11-04 15:57:44,173]mapper_test.py:226:[INFO]: area: 85 level: 3
[2021-11-16 12:28:32,837]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-16 12:28:32,839]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:32,839]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:32,965]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34476032 bytes

[2021-11-16 12:28:32,967]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-16 12:28:32,968]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:32,999]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
Mapping time: 0.002643 secs
	Report mapping result:
		klut_size()     :133
		klut.num_gates():85
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :38
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 6049792 bytes

[2021-11-16 12:28:33,000]mapper_test.py:228:[INFO]: area: 85 level: 3
[2021-11-16 14:17:30,554]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-16 14:17:30,555]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:30,555]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:30,714]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34050048 bytes

[2021-11-16 14:17:30,715]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-16 14:17:30,716]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:30,747]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
Mapping time: 0.00264 secs
	Report mapping result:
		klut_size()     :133
		klut.num_gates():85
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :38
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 6262784 bytes

[2021-11-16 14:17:30,747]mapper_test.py:228:[INFO]: area: 85 level: 3
[2021-11-16 14:23:51,571]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-16 14:23:51,572]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:51,572]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:51,741]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34152448 bytes

[2021-11-16 14:23:51,743]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-16 14:23:51,743]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:51,776]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
Mapping time: 0.002753 secs
	Report mapping result:
		klut_size()     :133
		klut.num_gates():85
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :38
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 6008832 bytes

[2021-11-16 14:23:51,777]mapper_test.py:228:[INFO]: area: 85 level: 3
[2021-11-17 16:36:29,739]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-17 16:36:29,739]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:29,740]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:29,860]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34193408 bytes

[2021-11-17 16:36:29,862]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-17 16:36:29,862]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:29,901]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
Mapping time: 0.00442 secs
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 6152192 bytes

[2021-11-17 16:36:29,902]mapper_test.py:228:[INFO]: area: 89 level: 3
[2021-11-18 10:19:06,652]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-18 10:19:06,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:06,653]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:06,774]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34365440 bytes

[2021-11-18 10:19:06,776]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-18 10:19:06,776]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:06,806]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
Mapping time: 0.006671 secs
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 6254592 bytes

[2021-11-18 10:19:06,807]mapper_test.py:228:[INFO]: area: 89 level: 3
[2021-11-23 16:11:57,197]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-23 16:11:57,198]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:57,198]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:57,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34516992 bytes

[2021-11-23 16:11:57,375]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-23 16:11:57,376]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:57,408]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
Mapping time: 0.006282 secs
	Report mapping result:
		klut_size()     :129
		klut.num_gates():81
		max delay       :3
		max area        :81
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :40
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 6348800 bytes

[2021-11-23 16:11:57,409]mapper_test.py:228:[INFO]: area: 81 level: 3
[2021-11-23 16:42:55,887]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-23 16:42:55,887]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:55,888]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:56,009]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34091008 bytes

[2021-11-23 16:42:56,010]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-23 16:42:56,011]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:56,041]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
Mapping time: 0.006749 secs
	Report mapping result:
		klut_size()     :129
		klut.num_gates():81
		max delay       :3
		max area        :81
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :40
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 6430720 bytes

[2021-11-23 16:42:56,042]mapper_test.py:228:[INFO]: area: 81 level: 3
[2021-11-24 11:39:08,813]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-24 11:39:08,813]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:08,814]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:08,934]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34414592 bytes

[2021-11-24 11:39:08,936]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-24 11:39:08,937]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:08,965]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
Mapping time: 0.000245 secs
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 6062080 bytes

[2021-11-24 11:39:08,965]mapper_test.py:228:[INFO]: area: 89 level: 3
[2021-11-24 12:02:22,882]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-24 12:02:22,882]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:22,882]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:22,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34222080 bytes

[2021-11-24 12:02:22,999]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-24 12:02:23,000]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:23,023]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
Mapping time: 0.000206 secs
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 6164480 bytes

[2021-11-24 12:02:23,024]mapper_test.py:228:[INFO]: area: 89 level: 3
[2021-11-24 12:06:09,111]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-24 12:06:09,111]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:09,112]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:09,236]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34324480 bytes

[2021-11-24 12:06:09,238]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-24 12:06:09,239]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:09,272]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
Mapping time: 0.002761 secs
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 6176768 bytes

[2021-11-24 12:06:09,272]mapper_test.py:228:[INFO]: area: 89 level: 3
[2021-11-24 12:11:45,197]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-24 12:11:45,198]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:45,198]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:45,317]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34324480 bytes

[2021-11-24 12:11:45,318]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-24 12:11:45,319]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:45,343]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00079 secs
	Report mapping result:
		klut_size()     :118
		klut.num_gates():70
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 5955584 bytes

[2021-11-24 12:11:45,343]mapper_test.py:228:[INFO]: area: 70 level: 5
[2021-11-24 12:58:08,015]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-24 12:58:08,015]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:08,015]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:08,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34291712 bytes

[2021-11-24 12:58:08,141]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-24 12:58:08,141]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:08,166]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
Mapping time: 0.002793 secs
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 6258688 bytes

[2021-11-24 12:58:08,167]mapper_test.py:228:[INFO]: area: 89 level: 3
[2021-11-24 13:12:28,072]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-24 13:12:28,072]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:28,072]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:28,235]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34443264 bytes

[2021-11-24 13:12:28,237]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-24 13:12:28,238]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:29,979]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
Mapping time: 0.002731 secs
Mapping time: 0.003013 secs
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 11812864 bytes

[2021-11-24 13:12:29,980]mapper_test.py:228:[INFO]: area: 89 level: 3
[2021-11-24 13:35:20,356]mapper_test.py:79:[INFO]: run case "b13_comb"
[2021-11-24 13:35:20,357]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:20,357]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:20,474]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     180.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      87.0.  Edge =      281.  Cut =      730.  T =     0.00 sec
P:  Del =    3.00.  Ar =      73.0.  Edge =      252.  Cut =      727.  T =     0.00 sec
P:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
E:  Del =    3.00.  Ar =      72.0.  Edge =      247.  Cut =      727.  T =     0.00 sec
F:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      245.  Cut =      624.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      611.  T =     0.00 sec
A:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
E:  Del =    3.00.  Ar =      71.0.  Edge =      241.  Cut =      607.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34373632 bytes

[2021-11-24 13:35:20,476]mapper_test.py:160:[INFO]: area: 71 level: 3
[2021-11-24 13:35:20,476]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:22,210]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
Mapping time: 0.000194 secs
Mapping time: 0.000203 secs
	Report mapping result:
		klut_size()     :137
		klut.num_gates():89
		max delay       :3
		max area        :89
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v
	Peak memory: 11825152 bytes

[2021-11-24 13:35:22,211]mapper_test.py:228:[INFO]: area: 89 level: 3
