

================================================================
== Vivado HLS Report for 'binary_threshold'
================================================================
* Date:           Sun Jul  4 18:25:18 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        project_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.451 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    139|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     144|    232|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     72|    -|
|Register         |        -|      -|     256|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     400|    443|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |              Instance             |              Module             | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |binary_threshold_AXILiteS_s_axi_U  |binary_threshold_AXILiteS_s_axi  |        0|      0|  144|  232|    0|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |Total                              |                                 |        0|      0|  144|  232|    0|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_155_p2                       |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln46_fu_150_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln895_1_fu_189_p2            |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln895_fu_144_p2              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |output_image_TDATA_int            |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 139|         137|         137|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |i_op_assign_reg_133       |   9|          2|   32|         64|
    |input_image_TDATA_blk_n   |   9|          2|    1|          2|
    |output_image_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  72|         15|   37|         77|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_op_assign_reg_133              |  32|   0|   32|          0|
    |icmp_ln46_reg_220                |   1|   0|    1|          0|
    |icmp_ln46_reg_220_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln895_1_reg_259             |   1|   0|    1|          0|
    |input_image_dest_V_t_reg_254     |   6|   0|    6|          0|
    |input_image_id_V_tmp_reg_249     |   5|   0|    5|          0|
    |input_image_keep_V_t_reg_229     |   4|   0|    4|          0|
    |input_image_last_V_t_reg_244     |   1|   0|    1|          0|
    |input_image_strb_V_t_reg_234     |   4|   0|    4|          0|
    |input_image_user_V_t_reg_239     |   2|   0|    2|          0|
    |length_V_0_data_reg              |  32|   0|   32|          0|
    |length_V_0_vld_reg               |   0|   0|    1|          1|
    |length_V_read_reg_211            |  32|   0|   32|          0|
    |max_val_V_0_data_reg             |  32|   0|   32|          0|
    |max_val_V_0_vld_reg              |   0|   0|    1|          1|
    |max_val_V_read_reg_201           |  32|   0|   32|          0|
    |threshold_V_0_data_reg           |  32|   0|   32|          0|
    |threshold_V_0_vld_reg            |   0|   0|    1|          1|
    |threshold_V_read_reg_206         |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 256|   0|  259|          3|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+------------------------+-----+-----+--------------+---------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |       AXILiteS      |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |       AXILiteS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |   binary_threshold  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |   binary_threshold  | return value |
|input_image_TDATA       |  in |   32|     axis     |  input_image_data_V |    pointer   |
|input_image_TVALID      |  in |    1|     axis     |  input_image_dest_V |    pointer   |
|input_image_TREADY      | out |    1|     axis     |  input_image_dest_V |    pointer   |
|input_image_TDEST       |  in |    6|     axis     |  input_image_dest_V |    pointer   |
|input_image_TKEEP       |  in |    4|     axis     |  input_image_keep_V |    pointer   |
|input_image_TSTRB       |  in |    4|     axis     |  input_image_strb_V |    pointer   |
|input_image_TUSER       |  in |    2|     axis     |  input_image_user_V |    pointer   |
|input_image_TLAST       |  in |    1|     axis     |  input_image_last_V |    pointer   |
|input_image_TID         |  in |    5|     axis     |   input_image_id_V  |    pointer   |
|output_image_TDATA      | out |   32|     axis     | output_image_data_V |    pointer   |
|output_image_TVALID     | out |    1|     axis     | output_image_dest_V |    pointer   |
|output_image_TREADY     |  in |    1|     axis     | output_image_dest_V |    pointer   |
|output_image_TDEST      | out |    6|     axis     | output_image_dest_V |    pointer   |
|output_image_TKEEP      | out |    4|     axis     | output_image_keep_V |    pointer   |
|output_image_TSTRB      | out |    4|     axis     | output_image_strb_V |    pointer   |
|output_image_TUSER      | out |    2|     axis     | output_image_user_V |    pointer   |
|output_image_TLAST      | out |    1|     axis     | output_image_last_V |    pointer   |
|output_image_TID        | out |    5|     axis     |  output_image_id_V  |    pointer   |
+------------------------+-----+-----+--------------+---------------------+--------------+

