#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May  6 23:07:32 2019
# Process ID: 11772
# Current directory: C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs/ip_repo/parameter_register/parameter_register_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/hdmi_vga_ip_repo'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'digilentinc.com:interface:tmds:1.0' found within IP repository 'c:/konkurs/IP_repo'.
File in use: c:/konkurs/IP_repo/ip_repo_vision/if/tmds_v1_0/tmds.xml
File ignored: c:/konkurs/IP_repo/vivado-library/if/tmds_v1_0/tmds.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'digilentinc.com:interface:tmds_rtl:1.0' found within IP repository 'c:/konkurs/IP_repo'.
File in use: c:/konkurs/IP_repo/ip_repo_vision/if/tmds_v1_0/tmds_rtl.xml
File ignored: c:/konkurs/IP_repo/vivado-library/if/tmds_v1_0/tmds_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/konkurs/KLT_2200'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs/IP_repo/split_rgb'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/PYRAMID_TRACKER'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:dvi2rgb:1.8'. The one found in IP location 'c:/konkurs/hdmi_vga_ip_repo/dvi2rgb_v1_8' will take precedence over the same IP in locations: 
   c:/konkurs/IP_repo/ip_repo_vision/ip/dvi2rgb
   c:/konkurs/IP_repo/vivado-library/ip/dvi2rgb
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2vga:1.0'. The one found in IP location 'c:/konkurs/hdmi_vga_ip_repo/rgb2vga_v1_0' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/rgb2vga_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.4'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/rgb2dvi' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/rgb2dvi
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:RGB_pack:1.0'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/RGB_pack' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/RGB_pack
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:RGB_unpack:1.0'. The one found in IP location 'c:/konkurs/IP_repo/ip_repo_vision/ip/RGB_unpack' will take precedence over the same IP in location c:/konkurs/IP_repo/vivado-library/ip/RGB_unpack
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'c:/konkurs/hdmi_vga_ip_repo/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'c:/konkurs/IP_repo/ip_repo_vision/if/tmds_v1_0/tmds.xml'
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_KLT_2200_0_0

add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 306.516 ; gain = 58.195
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/design_1.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13168 
WARNING: [Synth 8-2611] redeclaration of ansi port updated_in_this_frame is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/in_roi_check.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port latched_x0_int is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/in_roi_check.v:64]
WARNING: [Synth 8-2611] redeclaration of ansi port latched_y0_int is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/in_roi_check.v:65]
WARNING: [Synth 8-2611] redeclaration of ansi port read_offset is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port delta_x0 is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:59]
WARNING: [Synth 8-2611] redeclaration of ansi port delta_y0 is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port dy_times_window is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:66]
WARNING: [Synth 8-2611] redeclaration of ansi port center is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:78]
WARNING: [Synth 8-2611] redeclaration of ansi port up is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:79]
WARNING: [Synth 8-2611] redeclaration of ansi port down is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:80]
WARNING: [Synth 8-2611] redeclaration of ansi port left is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:81]
WARNING: [Synth 8-2611] redeclaration of ansi port right is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:82]
WARNING: [Synth 8-2611] redeclaration of ansi port x_pos is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:84]
WARNING: [Synth 8-2611] redeclaration of ansi port y_pos is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:85]
WARNING: [Synth 8-2611] redeclaration of ansi port first_frame is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:86]
WARNING: [Synth 8-2611] redeclaration of ansi port dx_valid is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:88]
WARNING: [Synth 8-2611] redeclaration of ansi port dx is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:89]
WARNING: [Synth 8-2611] redeclaration of ansi port dy is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:90]
WARNING: [Synth 8-2611] redeclaration of ansi port point_x0 is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:92]
WARNING: [Synth 8-2611] redeclaration of ansi port point_y0 is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:93]
WARNING: [Synth 8-2611] redeclaration of ansi port in_extended_roi is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:94]
WARNING: [Synth 8-2611] redeclaration of ansi port in_roi is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:95]
WARNING: [Synth 8-2611] redeclaration of ansi port roi_end is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:96]
WARNING: [Synth 8-2611] redeclaration of ansi port prev_frame_pixel is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:98]
WARNING: [Synth 8-2611] redeclaration of ansi port G11 is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:101]
WARNING: [Synth 8-2611] redeclaration of ansi port G12 is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:102]
WARNING: [Synth 8-2611] redeclaration of ansi port G21 is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:103]
WARNING: [Synth 8-2611] redeclaration of ansi port G22 is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:104]
WARNING: [Synth 8-2611] redeclaration of ansi port b1 is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:105]
WARNING: [Synth 8-2611] redeclaration of ansi port b2 is not allowed [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:106]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 434.891 ; gain = 117.051
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:128]
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:161]
WARNING: [Synth 8-1565] actual for formal port potherchrdy is neither a static name nor a globally static expression [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:182]
WARNING: [Synth 8-1565] actual for formal port potherchvld is neither a static name nor a globally static expression [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:183]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_KLT_2200_0_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/synth/design_1_KLT_2200_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'klt_tracker' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:23]
	Parameter H_SIZE bound to: 2200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'context_3x3' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/context_3x3.v:23]
	Parameter H_SIZE bound to: 2200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delayLinieBRAM_WP' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter BRAM_SIZE_W bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/delayLineBRAM/synth/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 11 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 11 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4086 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4086 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 11 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 11 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4086 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4086 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.040975 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/delayLineBRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/delayLineBRAM/synth/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (9#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/delayLineBRAM/synth/delayLineBRAM.vhd:69]
INFO: [Synth 8-6155] done synthesizing module 'delayLinieBRAM_WP' (10#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-3936] Found unconnected internal register 'D33_reg' and it is trimmed from '11' to '3' bits. [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/context_3x3.v:89]
INFO: [Synth 8-6155] done synthesizing module 'context_3x3' (11#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/context_3x3.v:23]
WARNING: [Synth 8-350] instance 'context' of module 'context_3x3' requires 11 connections, but only 10 given [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:113]
INFO: [Synth 8-6157] synthesizing module 'pixel_position' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/pixel_position.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pixel_position' (12#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/pixel_position.v:23]
INFO: [Synth 8-6157] synthesizing module 'in_roi_check' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/in_roi_check.v:24]
	Parameter NEIGH_SIZE bound to: 10 - type: integer 
	Parameter BORDER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'accumulator_adder' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/accumulator_adder/synth/accumulator_adder.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 88 - type: integer 
	Parameter C_B_WIDTH bound to: 88 - type: integer 
	Parameter C_OUT_WIDTH bound to: 88 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/accumulator_adder/synth/accumulator_adder.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'accumulator_adder' (19#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/accumulator_adder/synth/accumulator_adder.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'modul_puz' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
	Parameter N bound to: 1 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'puz' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/puz.v:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'puz' (20#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/puz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modul_puz' (21#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'in_roi_check' (22#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/in_roi_check.v:24]
WARNING: [Synth 8-350] instance 'inroi' of module 'in_roi_check' requires 19 connections, but only 15 given [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
INFO: [Synth 8-6157] synthesizing module 'previous_roi_buffer' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:23]
	Parameter NEIGH_SIZE bound to: 6'b001010 
	Parameter BORDER_WIDTH bound to: 6'b000101 
	Parameter WRITE_ADDR_LIM bound to: 960 - type: integer 
WARNING: [Synth 8-567] referenced signal 'first_frame' should be on the sensitivity list [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:94]
INFO: [Synth 8-638] synthesizing module 'mult_dy_times_window' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_dy_times_window/synth/mult_dy_times_window.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_dy_times_window/synth/mult_dy_times_window.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_dy_times_window/synth/mult_dy_times_window.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 11 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 6 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 16 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_dy_times_window/synth/mult_dy_times_window.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult_dy_times_window' (28#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_dy_times_window/synth/mult_dy_times_window.vhd:68]
INFO: [Synth 8-638] synthesizing module 'frame_delay_sim' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/frame_delay_sim/synth/frame_delay_sim.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: frame_delay_sim.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 11 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 11 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 11 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 11 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.77035 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/delayLineBRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/frame_delay_sim/synth/frame_delay_sim.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'frame_delay_sim' (29#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/frame_delay_sim/synth/frame_delay_sim.vhd:71]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'frame_delay_sim' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:149]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'frame_delay_sim' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:162]
INFO: [Synth 8-6155] done synthesizing module 'previous_roi_buffer' (30#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:23]
WARNING: [Synth 8-350] instance 'previous_frame_pixel' of module 'previous_roi_buffer' requires 16 connections, but only 10 given [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:165]
INFO: [Synth 8-6157] synthesizing module 'klt_integrator' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_integrator.v:23]
	Parameter BUFF_LENGTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modul_puz__parameterized0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
	Parameter N bound to: 1 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modul_puz__parameterized0' (30#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
INFO: [Synth 8-638] synthesizing module 'sub_8m8' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/sub_8m8/synth/sub_8m8.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_B_WIDTH bound to: 8 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 1 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/sub_8m8/synth/sub_8m8.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'sub_8m8' (31#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/sub_8m8/synth/sub_8m8.vhd:70]
INFO: [Synth 8-638] synthesizing module 'mult_9t9' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_9t9/synth/mult_9t9.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_9t9/synth/mult_9t9.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_9t9/synth/mult_9t9.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 17 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_9t9/synth/mult_9t9.vhd:126]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult_9t9' (32#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_9t9/synth/mult_9t9.vhd:70]
INFO: [Synth 8-638] synthesizing module 'add_26p18' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/add_26p18/synth/add_26p18.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 26 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_OUT_WIDTH bound to: 26 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/add_26p18/synth/add_26p18.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'add_26p18' (33#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/add_26p18/synth/add_26p18.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'klt_integrator' (34#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_integrator.v:23]
INFO: [Synth 8-6157] synthesizing module 'linsolve' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:24]
INFO: [Synth 8-6157] synthesizing module 'modul_puz__parameterized1' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
	Parameter N bound to: 1 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modul_puz__parameterized1' (34#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_26t26' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_26t26/synth/mult_26t26.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_26t26/synth/mult_26t26.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_26t26/synth/mult_26t26.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_A_WIDTH bound to: 26 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 26 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 51 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_26t26/synth/mult_26t26.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'mult_26t26' (35#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_26t26/synth/mult_26t26.vhd:70]
INFO: [Synth 8-638] synthesizing module 'sub_52m52' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/sub_52m52/synth/sub_52m52.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 52 - type: integer 
	Parameter C_B_WIDTH bound to: 52 - type: integer 
	Parameter C_OUT_WIDTH bound to: 52 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 5 - type: integer 
	Parameter C_ADD_MODE bound to: 1 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/sub_52m52/synth/sub_52m52.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'sub_52m52' (36#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/sub_52m52/synth/sub_52m52.vhd:70]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/div_gen_0/synth/div_gen_0.vhd:73]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 43 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 3 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 52 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 53 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 29 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 56 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 56 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 88 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_13' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_13' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/div_gen_0/synth/div_gen_0.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (67#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/div_gen_0/synth/div_gen_0.vhd:73]
WARNING: [Synth 8-689] width (52) of port connection 's_axis_divisor_tdata' does not match port width (56) of module 'div_gen_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:186]
WARNING: [Synth 8-689] width (53) of port connection 's_axis_dividend_tdata' does not match port width (56) of module 'div_gen_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:187]
WARNING: [Synth 8-350] instance 'x_divider' of module 'div_gen_0' requires 9 connections, but only 7 given [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:180]
WARNING: [Synth 8-689] width (52) of port connection 's_axis_divisor_tdata' does not match port width (56) of module 'div_gen_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:203]
WARNING: [Synth 8-689] width (53) of port connection 's_axis_dividend_tdata' does not match port width (56) of module 'div_gen_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:204]
WARNING: [Synth 8-350] instance 'y_divider' of module 'div_gen_0' requires 9 connections, but only 7 given [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:197]
INFO: [Synth 8-6155] done synthesizing module 'linsolve' (68#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:24]
WARNING: [Synth 8-350] instance 'disposition' of module 'linsolve' requires 15 connections, but only 11 given [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:211]
WARNING: [Synth 8-3848] Net ed_minus_bf in module/entity klt_tracker does not have driver. [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:59]
WARNING: [Synth 8-3848] Net af_minus_ec in module/entity klt_tracker does not have driver. [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:60]
WARNING: [Synth 8-3848] Net ad_minus_bc in module/entity klt_tracker does not have driver. [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:61]
WARNING: [Synth 8-3848] Net write_addr_test in module/entity klt_tracker does not have driver. [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:64]
WARNING: [Synth 8-3848] Net read_addr_test in module/entity klt_tracker does not have driver. [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:65]
WARNING: [Synth 8-3848] Net read_offset in module/entity klt_tracker does not have driver. [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:66]
WARNING: [Synth 8-3848] Net read_offset_mult in module/entity klt_tracker does not have driver. [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:67]
WARNING: [Synth 8-3848] Net delta_x0 in module/entity klt_tracker does not have driver. [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:68]
WARNING: [Synth 8-3848] Net delta_y0 in module/entity klt_tracker does not have driver. [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:69]
WARNING: [Synth 8-3848] Net latched_x0 in module/entity klt_tracker does not have driver. [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:71]
WARNING: [Synth 8-3848] Net latched_y0 in module/entity klt_tracker does not have driver. [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:72]
WARNING: [Synth 8-3848] Net dy_times_window in module/entity klt_tracker does not have driver. [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:74]
INFO: [Synth 8-6155] done synthesizing module 'klt_tracker' (69#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_KLT_2200_0_0' (70#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/synth/design_1_KLT_2200_0_0.v:57]
WARNING: [Synth 8-350] instance 'KLT_2200_0' of module 'design_1_KLT_2200_0_0' requires 46 connections, but only 15 given [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:263]
INFO: [Synth 8-6157] synthesizing module 'design_1_bbox21_0_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_bbox21_0_0/synth/design_1_bbox21_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'wysw_box' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/54d8/src/wysw_box.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wysw_box' (71#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/54d8/src/wysw_box.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_bbox21_0_0' (72#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_bbox21_0_0/synth/design_1_bbox21_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_bin_mask_0_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_bin_mask_0_0/synth/design_1_bin_mask_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bin_mask' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6ece/src/bin_mask.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin_mask' (73#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6ece/src/bin_mask.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_bin_mask_0_0' (74#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_bin_mask_0_0/synth/design_1_bin_mask_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_centroid_0_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/synth/design_1_centroid_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'centroid' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/fade/src/centroid.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider_32_20_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/synth/divider_32_20_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'divider_32_20' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/divider_32_20.v:8]
	Parameter LATENCY bound to: 4 - type: integer 
	Parameter DIVIDEND_W bound to: 32 - type: integer 
	Parameter DIVISOR_W bound to: 20 - type: integer 
	Parameter QUOTIENT_W bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter DIV bound to: 2'b01 
	Parameter NOP bound to: 2'b10 
	Parameter END bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'mult_32_20_lm' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 20 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 51 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'mult_32_20_lm' (75#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'divider_32_20' (76#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/divider_32_20.v:8]
INFO: [Synth 8-6155] done synthesizing module 'divider_32_20_0' (77#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/synth/divider_32_20_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'centroid' (78#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/fade/src/centroid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_centroid_0_0' (79#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/synth/design_1_centroid_0_0.v:57]
WARNING: [Synth 8-350] instance 'centroid_0' of module 'design_1_centroid_0_0' requires 12 connections, but only 9 given [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:299]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (80#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (81#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (82#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (83#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (84#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 3 given [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:309]
INFO: [Synth 8-638] synthesizing module 'design_1_dvi2rgb_0_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/synth/design_1_dvi2rgb_0_0.vhd:80]
	Parameter kEmulateDDC bound to: 1 - type: bool 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kClkRange bound to: 3 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kAddBUFG bound to: 1 - type: bool 
	Parameter kEdidFileName bound to: dgl_720p_cea.data - type: string 
INFO: [Synth 8-3491] module 'dvi2rgb' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:64' bound to instance 'U0' of component 'dvi2rgb' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/synth/design_1_dvi2rgb_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dvi2rgb' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:110]
	Parameter kEmulateDDC bound to: 1 - type: bool 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kAddBUFG bound to: 1 - type: bool 
	Parameter kClkRange bound to: 3 - type: integer 
	Parameter kEdidFileName bound to: dgl_720p_cea.data - type: string 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:116]
INFO: [Synth 8-638] synthesizing module 'TMDS_Clocking' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:75]
	Parameter kClkRange bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (85#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (86#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsyncReset.vhd:72]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IDelayCtrlX' to cell 'IDELAYCTRL' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:118]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:132]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 15.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 18.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'MMCME2_ADV' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:173]
INFO: [Synth 8-113] binding component instance 'SerialClkBuffer' to cell 'BUFIO' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:232]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'PixelClkBuffer' to cell 'BUFR' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:238]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (86#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Clocking' (87#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:75]
INFO: [Synth 8-638] synthesizing module 'TMDS_Decoder' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Decoder.vhd:96]
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kTimeoutMs bound to: 50 - type: integer 
	Parameter kRefClkFrqMHz bound to: 200 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'InputSERDES' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/InputSERDES.vhd:85]
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/InputSERDES.vhd:92]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/InputSERDES.vhd:102]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerMaster' to cell 'ISERDESE2' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/InputSERDES.vhd:130]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerSlave' to cell 'ISERDESE2' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/InputSERDES.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'InputSERDES' (88#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/InputSERDES.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SyncBase' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (88#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncBase' (89#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'SyncBase__parameterized0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncBase__parameterized0' (89#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'PhaseAlign' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:95]
	Parameter kUseFastAlgorithm bound to: 0 - type: bool 
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pTkn0FlagQ_reg was removed.  [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element pTkn1FlagQ_reg was removed.  [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element pTkn2FlagQ_reg was removed.  [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element pTkn3FlagQ_reg was removed.  [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element pDelayFastOvf_reg was removed.  [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'PhaseAlign' (90#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ChannelBond' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'ChannelBond' (91#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Decoder' (92#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Decoder.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ResyncToBUFG' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/ResyncToBUFG.vhd:78]
INFO: [Synth 8-113] binding component instance 'InstBUFG' to cell 'BUFG' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/ResyncToBUFG.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'ResyncToBUFG' (93#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/ResyncToBUFG.vhd:78]
INFO: [Synth 8-638] synthesizing module 'EEPROM_8b' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/EEPROM_8b.vhd:85]
	Parameter kSampleClkFreqInMHz bound to: 200 - type: integer 
	Parameter kSlaveAddress bound to: 7'b1010000 
	Parameter kAddrBits bound to: 8 - type: integer 
	Parameter kWritable bound to: 0 - type: bool 
	Parameter kInitFileName bound to: dgl_720p_cea.data - type: string 
INFO: [Synth 8-638] synthesizing module 'TWI_SlaveCtl' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TWI_SlaveCtl.vhd:87]
	Parameter SLAVE_ADDRESS bound to: 8'b10100000 
	Parameter kSampleClkFreqInMHz bound to: 200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TWI_SlaveCtl.vhd:92]
INFO: [Synth 8-638] synthesizing module 'GlitchFilter' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/GlitchFilter.vhd:69]
	Parameter kNoOfPeriodsToFilter bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GlitchFilter' (94#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/GlitchFilter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'TWI_SlaveCtl' (95#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TWI_SlaveCtl.vhd:87]
INFO: [Synth 8-226] default block is never used [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/EEPROM_8b.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'EEPROM_8b' (96#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/EEPROM_8b.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'dvi2rgb' (97#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'design_1_dvi2rgb_0_0' (98#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/synth/design_1_dvi2rgb_0_0.vhd:80]
WARNING: [Synth 8-350] instance 'dvi2rgb_0' of module 'design_1_dvi2rgb_0_0' requires 19 connections, but only 18 given [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:313]
INFO: [Synth 8-6157] synthesizing module 'design_1_mux_0_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_mux_0_0/synth/design_1_mux_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'mux' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4845/src/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (99#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4845/src/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mux_0_0' (100#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_mux_0_0/synth/design_1_mux_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_parameter_register_0_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_parameter_register_0_0/synth/design_1_parameter_register_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'parameter_register_v1_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'parameter_register_v1_0_S00_AXI' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0_S00_AXI.v:238]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0_S00_AXI.v:243]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0_S00_AXI.v:244]
INFO: [Synth 8-6155] done synthesizing module 'parameter_register_v1_0_S00_AXI' (101#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'parameter_register_v1_0' (102#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_parameter_register_0_0' (103#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_parameter_register_0_0/synth/design_1_parameter_register_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (104#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (105#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (106#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:345]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (107#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 73 connections, but only 65 given [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:400]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:600]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:915]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' (108#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' (109#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' (110#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' (111#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' (112#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' (113#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' (113#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' (114#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' (115#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' (116#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' (116#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' (116#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' (117#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' (118#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' (118#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' (118#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' (118#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (119#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (120#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' (121#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' (121#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' (121#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' (121#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' (121#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (121#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (121#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' (121#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s' (122#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' (123#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (124#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (125#1) [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:915]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (126#1) [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:600]
INFO: [Synth 8-638] synthesizing module 'design_1_rgb2vga_0_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2vga_0_0/synth/design_1_rgb2vga_0_0.vhd:71]
	Parameter VID_IN_DATA_WIDTH bound to: 24 - type: integer 
	Parameter kRedDepth bound to: 5 - type: integer 
	Parameter kGreenDepth bound to: 6 - type: integer 
	Parameter kBlueDepth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'rgb2vga' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/69dc/src/rgb2vga.vhd:58' bound to instance 'U0' of component 'rgb2vga' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2vga_0_0/synth/design_1_rgb2vga_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'rgb2vga' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/69dc/src/rgb2vga.vhd:81]
	Parameter VID_IN_DATA_WIDTH bound to: 24 - type: integer 
	Parameter kRedDepth bound to: 5 - type: integer 
	Parameter kGreenDepth bound to: 6 - type: integer 
	Parameter kBlueDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rgb2vga' (127#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/69dc/src/rgb2vga.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'design_1_rgb2vga_0_0' (128#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2vga_0_0/synth/design_1_rgb2vga_0_0.vhd:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_rgb2ycbcr_0_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/synth/design_1_rgb2ycbcr_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 35 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/synth/mult_gen_0.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (129#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/synth/c_addsub_0.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/synth/c_addsub_0.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_0' (130#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/synth/c_addsub_0.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'modul_puz__parameterized2' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
	Parameter N bound to: 9 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'puz__parameterized0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/puz.v:23]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'puz__parameterized0' (130#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/puz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modul_puz__parameterized2' (130#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
INFO: [Synth 8-6157] synthesizing module 'modul_puz__parameterized3' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
	Parameter N bound to: 3 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'puz__parameterized1' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/puz.v:23]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'puz__parameterized1' (130#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/puz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modul_puz__parameterized3' (130#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (131#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/rgb2ycbcr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rgb2ycbcr_0_0' (132#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/synth/design_1_rgb2ycbcr_0_0.v:57]
WARNING: [Synth 8-350] instance 'rgb2ycbcr_0' of module 'design_1_rgb2ycbcr_0_0' requires 12 connections, but only 11 given [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:541]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (133#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (134#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (135#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (136#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (137#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (138#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (139#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:553]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:561]
INFO: [Synth 8-6157] synthesizing module 'design_1_split_rgb_0_0' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_split_rgb_0_0/synth/design_1_split_rgb_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'split_rgb' [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/bec0/src/split_rgb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'split_rgb' (140#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/bec0/src/split_rgb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_split_rgb_0_0' (141#1) [c:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_split_rgb_0_0/synth/design_1_split_rgb_0_0.v:57]
WARNING: [Synth 8-350] instance 'split_rgb_0' of module 'design_1_split_rgb_0_0' requires 4 connections, but only 1 given [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:561]
ERROR: [Synth 8-439] module 'design_1_system_ila_0_1' not found [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:563]
ERROR: [Synth 8-6156] failed synthesizing module 'design_1' [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:13]
ERROR: [Synth 8-6156] failed synthesizing module 'design_1_wrapper' [C:/konkurs/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:34 ; elapsed = 00:03:40 . Memory (MB): peak = 1306.461 ; gain = 988.621
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
284 Infos, 104 Warnings, 5 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon May  6 23:11:29 2019...
