$date
	Tue Feb 17 10:29:18 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_odd $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! out $end
$scope function odd $end
$var reg 1 ' w $end
$var reg 1 ( x $end
$var reg 1 ) y $end
$var reg 1 * z $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#10
1!
1*
1%
b1 &
#20
0*
1)
1$
0%
b10 &
#30
0!
1*
1%
b11 &
#40
1!
0*
0)
1(
1#
0$
0%
b100 &
#50
0!
1*
1%
b101 &
#60
0*
1)
1$
0%
b110 &
#70
1!
1*
1%
b111 &
#80
0*
0)
0(
1'
1"
0#
0$
0%
b1000 &
#90
0!
1*
1%
b1001 &
#100
0*
1)
1$
0%
b1010 &
#110
1!
1*
1%
b1011 &
#120
0!
0*
0)
1(
1#
0$
0%
b1100 &
#130
1!
1*
1%
b1101 &
#140
0*
1)
1$
0%
b1110 &
#150
0!
1*
1%
b1111 &
#160
b10000 &
