Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 30 23:43:13 2020
| Host         : Monotonous running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pattern_recognizer_timing_summary_routed.rpt -pb pattern_recognizer_timing_summary_routed.pb -rpx pattern_recognizer_timing_summary_routed.rpx -warn_on_violation
| Design       : pattern_recognizer
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.060        0.000                      0                 1662        0.164        0.000                      0                 1662        4.500        0.000                       0                   623  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               1.060        0.000                      0                 1662        0.164        0.000                      0                 1662        4.500        0.000                       0                   623  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G4counter_0x0c_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 1.944ns (23.139%)  route 6.457ns (76.861%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.789     5.551    clock_IBUF_BUFG
    SLICE_X98Y50         FDRE                                         r  addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.518     6.069 r  addr_reg_reg[2]/Q
                         net (fo=16, routed)          1.033     7.102    ram0/FSM_onehot_state[2]_i_11_4
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.226 f  ram0/G5counter_0x09[4]_i_7/O
                         net (fo=1, routed)           0.845     8.071    ram0/G5counter_0x09[4]_i_7_n_0
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.195 f  ram0/G5counter_0x09[4]_i_2/O
                         net (fo=36, routed)          1.232     9.427    ram0/ram_data[0]
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.150     9.577 r  ram0/FSM_onehot_state[2]_i_4/O
                         net (fo=22, routed)          1.123    10.700    ram0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X95Y62         LUT5 (Prop_lut5_I3_O)        0.376    11.076 r  ram0/G2counter_0x08[7]_i_7/O
                         net (fo=5, routed)           0.570    11.646    ram0/G2counter_0x08[7]_i_7_n_0
    SLICE_X97Y62         LUT5 (Prop_lut5_I4_O)        0.326    11.972 r  ram0/G4counter_0x0c[7]_i_5/O
                         net (fo=2, routed)           0.779    12.751    ram0/G4counter_0x0c[7]_i_5_n_0
    SLICE_X105Y62        LUT3 (Prop_lut3_I1_O)        0.326    13.077 r  ram0/G4counter_0x0c[7]_i_1/O
                         net (fo=8, routed)           0.876    13.953    ram0_n_457
    SLICE_X105Y70        FDRE                                         r  G4counter_0x0c_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.601    15.083    clock_IBUF_BUFG
    SLICE_X105Y70        FDRE                                         r  G4counter_0x0c_reg[0]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X105Y70        FDRE (Setup_fdre_C_R)       -0.429    15.013    G4counter_0x0c_reg[0]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G4counter_0x0c_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 1.944ns (23.139%)  route 6.457ns (76.861%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.789     5.551    clock_IBUF_BUFG
    SLICE_X98Y50         FDRE                                         r  addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.518     6.069 r  addr_reg_reg[2]/Q
                         net (fo=16, routed)          1.033     7.102    ram0/FSM_onehot_state[2]_i_11_4
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.226 f  ram0/G5counter_0x09[4]_i_7/O
                         net (fo=1, routed)           0.845     8.071    ram0/G5counter_0x09[4]_i_7_n_0
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.195 f  ram0/G5counter_0x09[4]_i_2/O
                         net (fo=36, routed)          1.232     9.427    ram0/ram_data[0]
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.150     9.577 r  ram0/FSM_onehot_state[2]_i_4/O
                         net (fo=22, routed)          1.123    10.700    ram0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X95Y62         LUT5 (Prop_lut5_I3_O)        0.376    11.076 r  ram0/G2counter_0x08[7]_i_7/O
                         net (fo=5, routed)           0.570    11.646    ram0/G2counter_0x08[7]_i_7_n_0
    SLICE_X97Y62         LUT5 (Prop_lut5_I4_O)        0.326    11.972 r  ram0/G4counter_0x0c[7]_i_5/O
                         net (fo=2, routed)           0.779    12.751    ram0/G4counter_0x0c[7]_i_5_n_0
    SLICE_X105Y62        LUT3 (Prop_lut3_I1_O)        0.326    13.077 r  ram0/G4counter_0x0c[7]_i_1/O
                         net (fo=8, routed)           0.876    13.953    ram0_n_457
    SLICE_X105Y70        FDRE                                         r  G4counter_0x0c_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.601    15.083    clock_IBUF_BUFG
    SLICE_X105Y70        FDRE                                         r  G4counter_0x0c_reg[5]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X105Y70        FDRE (Setup_fdre_C_R)       -0.429    15.013    G4counter_0x0c_reg[5]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G4counter_0x0c_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 1.944ns (23.139%)  route 6.457ns (76.861%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.789     5.551    clock_IBUF_BUFG
    SLICE_X98Y50         FDRE                                         r  addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.518     6.069 r  addr_reg_reg[2]/Q
                         net (fo=16, routed)          1.033     7.102    ram0/FSM_onehot_state[2]_i_11_4
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.226 f  ram0/G5counter_0x09[4]_i_7/O
                         net (fo=1, routed)           0.845     8.071    ram0/G5counter_0x09[4]_i_7_n_0
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.195 f  ram0/G5counter_0x09[4]_i_2/O
                         net (fo=36, routed)          1.232     9.427    ram0/ram_data[0]
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.150     9.577 r  ram0/FSM_onehot_state[2]_i_4/O
                         net (fo=22, routed)          1.123    10.700    ram0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X95Y62         LUT5 (Prop_lut5_I3_O)        0.376    11.076 r  ram0/G2counter_0x08[7]_i_7/O
                         net (fo=5, routed)           0.570    11.646    ram0/G2counter_0x08[7]_i_7_n_0
    SLICE_X97Y62         LUT5 (Prop_lut5_I4_O)        0.326    11.972 r  ram0/G4counter_0x0c[7]_i_5/O
                         net (fo=2, routed)           0.779    12.751    ram0/G4counter_0x0c[7]_i_5_n_0
    SLICE_X105Y62        LUT3 (Prop_lut3_I1_O)        0.326    13.077 r  ram0/G4counter_0x0c[7]_i_1/O
                         net (fo=8, routed)           0.876    13.953    ram0_n_457
    SLICE_X105Y70        FDRE                                         r  G4counter_0x0c_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.601    15.083    clock_IBUF_BUFG
    SLICE_X105Y70        FDRE                                         r  G4counter_0x0c_reg[6]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X105Y70        FDRE (Setup_fdre_C_R)       -0.429    15.013    G4counter_0x0c_reg[6]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G4counter_0x0c_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 1.944ns (23.139%)  route 6.457ns (76.861%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.789     5.551    clock_IBUF_BUFG
    SLICE_X98Y50         FDRE                                         r  addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.518     6.069 r  addr_reg_reg[2]/Q
                         net (fo=16, routed)          1.033     7.102    ram0/FSM_onehot_state[2]_i_11_4
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.226 f  ram0/G5counter_0x09[4]_i_7/O
                         net (fo=1, routed)           0.845     8.071    ram0/G5counter_0x09[4]_i_7_n_0
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.195 f  ram0/G5counter_0x09[4]_i_2/O
                         net (fo=36, routed)          1.232     9.427    ram0/ram_data[0]
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.150     9.577 r  ram0/FSM_onehot_state[2]_i_4/O
                         net (fo=22, routed)          1.123    10.700    ram0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X95Y62         LUT5 (Prop_lut5_I3_O)        0.376    11.076 r  ram0/G2counter_0x08[7]_i_7/O
                         net (fo=5, routed)           0.570    11.646    ram0/G2counter_0x08[7]_i_7_n_0
    SLICE_X97Y62         LUT5 (Prop_lut5_I4_O)        0.326    11.972 r  ram0/G4counter_0x0c[7]_i_5/O
                         net (fo=2, routed)           0.779    12.751    ram0/G4counter_0x0c[7]_i_5_n_0
    SLICE_X105Y62        LUT3 (Prop_lut3_I1_O)        0.326    13.077 r  ram0/G4counter_0x0c[7]_i_1/O
                         net (fo=8, routed)           0.876    13.953    ram0_n_457
    SLICE_X105Y70        FDRE                                         r  G4counter_0x0c_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.601    15.083    clock_IBUF_BUFG
    SLICE_X105Y70        FDRE                                         r  G4counter_0x0c_reg[7]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X105Y70        FDRE (Setup_fdre_C_R)       -0.429    15.013    G4counter_0x0c_reg[7]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G4counter_0x0c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.944ns (23.145%)  route 6.455ns (76.855%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.789     5.551    clock_IBUF_BUFG
    SLICE_X98Y50         FDRE                                         r  addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.518     6.069 r  addr_reg_reg[2]/Q
                         net (fo=16, routed)          1.033     7.102    ram0/FSM_onehot_state[2]_i_11_4
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.226 f  ram0/G5counter_0x09[4]_i_7/O
                         net (fo=1, routed)           0.845     8.071    ram0/G5counter_0x09[4]_i_7_n_0
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.195 f  ram0/G5counter_0x09[4]_i_2/O
                         net (fo=36, routed)          1.232     9.427    ram0/ram_data[0]
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.150     9.577 r  ram0/FSM_onehot_state[2]_i_4/O
                         net (fo=22, routed)          1.123    10.700    ram0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X95Y62         LUT5 (Prop_lut5_I3_O)        0.376    11.076 r  ram0/G2counter_0x08[7]_i_7/O
                         net (fo=5, routed)           0.570    11.646    ram0/G2counter_0x08[7]_i_7_n_0
    SLICE_X97Y62         LUT5 (Prop_lut5_I4_O)        0.326    11.972 r  ram0/G4counter_0x0c[7]_i_5/O
                         net (fo=2, routed)           0.779    12.751    ram0/G4counter_0x0c[7]_i_5_n_0
    SLICE_X105Y62        LUT3 (Prop_lut3_I1_O)        0.326    13.077 r  ram0/G4counter_0x0c[7]_i_1/O
                         net (fo=8, routed)           0.874    13.951    ram0_n_457
    SLICE_X105Y69        FDRE                                         r  G4counter_0x0c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.601    15.083    clock_IBUF_BUFG
    SLICE_X105Y69        FDRE                                         r  G4counter_0x0c_reg[1]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X105Y69        FDRE (Setup_fdre_C_R)       -0.429    15.013    G4counter_0x0c_reg[1]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G4counter_0x0c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.944ns (23.145%)  route 6.455ns (76.855%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.789     5.551    clock_IBUF_BUFG
    SLICE_X98Y50         FDRE                                         r  addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.518     6.069 r  addr_reg_reg[2]/Q
                         net (fo=16, routed)          1.033     7.102    ram0/FSM_onehot_state[2]_i_11_4
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.226 f  ram0/G5counter_0x09[4]_i_7/O
                         net (fo=1, routed)           0.845     8.071    ram0/G5counter_0x09[4]_i_7_n_0
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.195 f  ram0/G5counter_0x09[4]_i_2/O
                         net (fo=36, routed)          1.232     9.427    ram0/ram_data[0]
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.150     9.577 r  ram0/FSM_onehot_state[2]_i_4/O
                         net (fo=22, routed)          1.123    10.700    ram0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X95Y62         LUT5 (Prop_lut5_I3_O)        0.376    11.076 r  ram0/G2counter_0x08[7]_i_7/O
                         net (fo=5, routed)           0.570    11.646    ram0/G2counter_0x08[7]_i_7_n_0
    SLICE_X97Y62         LUT5 (Prop_lut5_I4_O)        0.326    11.972 r  ram0/G4counter_0x0c[7]_i_5/O
                         net (fo=2, routed)           0.779    12.751    ram0/G4counter_0x0c[7]_i_5_n_0
    SLICE_X105Y62        LUT3 (Prop_lut3_I1_O)        0.326    13.077 r  ram0/G4counter_0x0c[7]_i_1/O
                         net (fo=8, routed)           0.874    13.951    ram0_n_457
    SLICE_X105Y69        FDRE                                         r  G4counter_0x0c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.601    15.083    clock_IBUF_BUFG
    SLICE_X105Y69        FDRE                                         r  G4counter_0x0c_reg[2]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X105Y69        FDRE (Setup_fdre_C_R)       -0.429    15.013    G4counter_0x0c_reg[2]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G4counter_0x0c_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.944ns (23.145%)  route 6.455ns (76.855%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.789     5.551    clock_IBUF_BUFG
    SLICE_X98Y50         FDRE                                         r  addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.518     6.069 r  addr_reg_reg[2]/Q
                         net (fo=16, routed)          1.033     7.102    ram0/FSM_onehot_state[2]_i_11_4
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.226 f  ram0/G5counter_0x09[4]_i_7/O
                         net (fo=1, routed)           0.845     8.071    ram0/G5counter_0x09[4]_i_7_n_0
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.195 f  ram0/G5counter_0x09[4]_i_2/O
                         net (fo=36, routed)          1.232     9.427    ram0/ram_data[0]
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.150     9.577 r  ram0/FSM_onehot_state[2]_i_4/O
                         net (fo=22, routed)          1.123    10.700    ram0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X95Y62         LUT5 (Prop_lut5_I3_O)        0.376    11.076 r  ram0/G2counter_0x08[7]_i_7/O
                         net (fo=5, routed)           0.570    11.646    ram0/G2counter_0x08[7]_i_7_n_0
    SLICE_X97Y62         LUT5 (Prop_lut5_I4_O)        0.326    11.972 r  ram0/G4counter_0x0c[7]_i_5/O
                         net (fo=2, routed)           0.779    12.751    ram0/G4counter_0x0c[7]_i_5_n_0
    SLICE_X105Y62        LUT3 (Prop_lut3_I1_O)        0.326    13.077 r  ram0/G4counter_0x0c[7]_i_1/O
                         net (fo=8, routed)           0.874    13.951    ram0_n_457
    SLICE_X105Y69        FDRE                                         r  G4counter_0x0c_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.601    15.083    clock_IBUF_BUFG
    SLICE_X105Y69        FDRE                                         r  G4counter_0x0c_reg[3]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X105Y69        FDRE (Setup_fdre_C_R)       -0.429    15.013    G4counter_0x0c_reg[3]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G4counter_0x0c_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.944ns (23.145%)  route 6.455ns (76.855%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.789     5.551    clock_IBUF_BUFG
    SLICE_X98Y50         FDRE                                         r  addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.518     6.069 r  addr_reg_reg[2]/Q
                         net (fo=16, routed)          1.033     7.102    ram0/FSM_onehot_state[2]_i_11_4
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.226 f  ram0/G5counter_0x09[4]_i_7/O
                         net (fo=1, routed)           0.845     8.071    ram0/G5counter_0x09[4]_i_7_n_0
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.195 f  ram0/G5counter_0x09[4]_i_2/O
                         net (fo=36, routed)          1.232     9.427    ram0/ram_data[0]
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.150     9.577 r  ram0/FSM_onehot_state[2]_i_4/O
                         net (fo=22, routed)          1.123    10.700    ram0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X95Y62         LUT5 (Prop_lut5_I3_O)        0.376    11.076 r  ram0/G2counter_0x08[7]_i_7/O
                         net (fo=5, routed)           0.570    11.646    ram0/G2counter_0x08[7]_i_7_n_0
    SLICE_X97Y62         LUT5 (Prop_lut5_I4_O)        0.326    11.972 r  ram0/G4counter_0x0c[7]_i_5/O
                         net (fo=2, routed)           0.779    12.751    ram0/G4counter_0x0c[7]_i_5_n_0
    SLICE_X105Y62        LUT3 (Prop_lut3_I1_O)        0.326    13.077 r  ram0/G4counter_0x0c[7]_i_1/O
                         net (fo=8, routed)           0.874    13.951    ram0_n_457
    SLICE_X105Y69        FDRE                                         r  G4counter_0x0c_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.601    15.083    clock_IBUF_BUFG
    SLICE_X105Y69        FDRE                                         r  G4counter_0x0c_reg[4]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X105Y69        FDRE (Setup_fdre_C_R)       -0.429    15.013    G4counter_0x0c_reg[4]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G4counter_0x0c_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 1.970ns (23.816%)  route 6.302ns (76.184%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.789     5.551    clock_IBUF_BUFG
    SLICE_X98Y50         FDRE                                         r  addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.518     6.069 r  addr_reg_reg[2]/Q
                         net (fo=16, routed)          1.033     7.102    ram0/FSM_onehot_state[2]_i_11_4
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.226 f  ram0/G5counter_0x09[4]_i_7/O
                         net (fo=1, routed)           0.845     8.071    ram0/G5counter_0x09[4]_i_7_n_0
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.195 f  ram0/G5counter_0x09[4]_i_2/O
                         net (fo=36, routed)          1.232     9.427    ram0/ram_data[0]
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.150     9.577 r  ram0/FSM_onehot_state[2]_i_4/O
                         net (fo=22, routed)          1.123    10.700    ram0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X95Y62         LUT5 (Prop_lut5_I3_O)        0.376    11.076 r  ram0/G2counter_0x08[7]_i_7/O
                         net (fo=5, routed)           0.570    11.646    ram0/G2counter_0x08[7]_i_7_n_0
    SLICE_X97Y62         LUT5 (Prop_lut5_I4_O)        0.326    11.972 r  ram0/G4counter_0x0c[7]_i_5/O
                         net (fo=2, routed)           0.779    12.751    ram0/G4counter_0x0c[7]_i_5_n_0
    SLICE_X105Y62        LUT2 (Prop_lut2_I0_O)        0.352    13.103 r  ram0/G4counter_0x0c[7]_i_2/O
                         net (fo=8, routed)           0.721    13.823    ram0_n_28
    SLICE_X105Y69        FDRE                                         r  G4counter_0x0c_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.601    15.083    clock_IBUF_BUFG
    SLICE_X105Y69        FDRE                                         r  G4counter_0x0c_reg[1]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X105Y69        FDRE (Setup_fdre_C_CE)      -0.407    15.035    G4counter_0x0c_reg[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G4counter_0x0c_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 1.970ns (23.816%)  route 6.302ns (76.184%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.789     5.551    clock_IBUF_BUFG
    SLICE_X98Y50         FDRE                                         r  addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.518     6.069 r  addr_reg_reg[2]/Q
                         net (fo=16, routed)          1.033     7.102    ram0/FSM_onehot_state[2]_i_11_4
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.226 f  ram0/G5counter_0x09[4]_i_7/O
                         net (fo=1, routed)           0.845     8.071    ram0/G5counter_0x09[4]_i_7_n_0
    SLICE_X99Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.195 f  ram0/G5counter_0x09[4]_i_2/O
                         net (fo=36, routed)          1.232     9.427    ram0/ram_data[0]
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.150     9.577 r  ram0/FSM_onehot_state[2]_i_4/O
                         net (fo=22, routed)          1.123    10.700    ram0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X95Y62         LUT5 (Prop_lut5_I3_O)        0.376    11.076 r  ram0/G2counter_0x08[7]_i_7/O
                         net (fo=5, routed)           0.570    11.646    ram0/G2counter_0x08[7]_i_7_n_0
    SLICE_X97Y62         LUT5 (Prop_lut5_I4_O)        0.326    11.972 r  ram0/G4counter_0x0c[7]_i_5/O
                         net (fo=2, routed)           0.779    12.751    ram0/G4counter_0x0c[7]_i_5_n_0
    SLICE_X105Y62        LUT2 (Prop_lut2_I0_O)        0.352    13.103 r  ram0/G4counter_0x0c[7]_i_2/O
                         net (fo=8, routed)           0.721    13.823    ram0_n_28
    SLICE_X105Y69        FDRE                                         r  G4counter_0x0c_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         1.601    15.083    clock_IBUF_BUFG
    SLICE_X105Y69        FDRE                                         r  G4counter_0x0c_reg[2]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X105Y69        FDRE (Setup_fdre_C_CE)      -0.407    15.035    G4counter_0x0c_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                  1.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.715%)  route 0.136ns (42.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.610     1.557    clock_IBUF_BUFG
    SLICE_X103Y53        FDRE                                         r  FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y53        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  FSM_onehot_state_reg[7]/Q
                         net (fo=10, routed)          0.136     1.834    FSM_onehot_state_reg_n_0_[7]
    SLICE_X104Y52        LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  output[3]_i_1/O
                         net (fo=1, routed)           0.000     1.879    output[3]_i_1_n_0
    SLICE_X104Y52        FDRE                                         r  output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.882     2.076    clock_IBUF_BUFG
    SLICE_X104Y52        FDRE                                         r  output_reg[3]/C
                         clock pessimism             -0.481     1.595    
    SLICE_X104Y52        FDRE (Hold_fdre_C_D)         0.120     1.715    output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pat12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pat12_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.253%)  route 0.130ns (40.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.638     1.585    clock_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  pat12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  pat12_reg[1]/Q
                         net (fo=7, routed)           0.130     1.856    pat12__0[1]
    SLICE_X110Y54        LUT5 (Prop_lut5_I2_O)        0.048     1.904 r  pat12[3]_i_1/O
                         net (fo=1, routed)           0.000     1.904    pat12[3]_i_1_n_0
    SLICE_X110Y54        FDRE                                         r  pat12_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.910     2.104    clock_IBUF_BUFG
    SLICE_X110Y54        FDRE                                         r  pat12_reg[3]/C
                         clock pessimism             -0.506     1.598    
    SLICE_X110Y54        FDRE (Hold_fdre_C_D)         0.107     1.705    pat12_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 pat18_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pat18_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.065%)  route 0.131ns (40.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.638     1.585    clock_IBUF_BUFG
    SLICE_X106Y51        FDRE                                         r  pat18_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  pat18_reg[1]/Q
                         net (fo=7, routed)           0.131     1.857    pat18__0[1]
    SLICE_X107Y51        LUT5 (Prop_lut5_I2_O)        0.048     1.905 r  pat18[3]_i_1/O
                         net (fo=1, routed)           0.000     1.905    pat18[3]_i_1_n_0
    SLICE_X107Y51        FDRE                                         r  pat18_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.908     2.102    clock_IBUF_BUFG
    SLICE_X107Y51        FDRE                                         r  pat18_reg[3]/C
                         clock pessimism             -0.504     1.598    
    SLICE_X107Y51        FDRE (Hold_fdre_C_D)         0.107     1.705    pat18_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pat16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pat16_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.060%)  route 0.142ns (42.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.638     1.585    clock_IBUF_BUFG
    SLICE_X106Y52        FDRE                                         r  pat16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  pat16_reg[0]/Q
                         net (fo=8, routed)           0.142     1.868    pat16__0[0]
    SLICE_X107Y52        LUT5 (Prop_lut5_I3_O)        0.048     1.916 r  pat16[3]_i_1/O
                         net (fo=1, routed)           0.000     1.916    pat16[3]_i_1_n_0
    SLICE_X107Y52        FDRE                                         r  pat16_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.908     2.102    clock_IBUF_BUFG
    SLICE_X107Y52        FDRE                                         r  pat16_reg[3]/C
                         clock pessimism             -0.504     1.598    
    SLICE_X107Y52        FDRE (Hold_fdre_C_D)         0.107     1.705    pat16_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 pat9_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pat9_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.633     1.580    clock_IBUF_BUFG
    SLICE_X108Y65        FDRE                                         r  pat9_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDRE (Prop_fdre_C_Q)         0.148     1.728 r  pat9_reg[3]/Q
                         net (fo=5, routed)           0.087     1.815    pat9__0[3]
    SLICE_X108Y65        LUT6 (Prop_lut6_I1_O)        0.098     1.913 r  pat9[4]_i_1/O
                         net (fo=1, routed)           0.000     1.913    pat9[4]_i_1_n_0
    SLICE_X108Y65        FDRE                                         r  pat9_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.901     2.095    clock_IBUF_BUFG
    SLICE_X108Y65        FDRE                                         r  pat9_reg[4]/C
                         clock pessimism             -0.515     1.580    
    SLICE_X108Y65        FDRE (Hold_fdre_C_D)         0.121     1.701    pat9_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 pat12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pat12_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.866%)  route 0.130ns (41.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.638     1.585    clock_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  pat12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  pat12_reg[1]/Q
                         net (fo=7, routed)           0.130     1.856    pat12__0[1]
    SLICE_X110Y54        LUT4 (Prop_lut4_I3_O)        0.045     1.901 r  pat12[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    pat12[2]_i_1_n_0
    SLICE_X110Y54        FDRE                                         r  pat12_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.910     2.104    clock_IBUF_BUFG
    SLICE_X110Y54        FDRE                                         r  pat12_reg[2]/C
                         clock pessimism             -0.506     1.598    
    SLICE_X110Y54        FDRE (Hold_fdre_C_D)         0.091     1.689    pat12_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 pat12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pat12_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.638     1.585    clock_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  pat12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  pat12_reg[1]/Q
                         net (fo=7, routed)           0.131     1.857    pat12__0[1]
    SLICE_X110Y54        LUT6 (Prop_lut6_I4_O)        0.045     1.902 r  pat12[4]_i_1/O
                         net (fo=1, routed)           0.000     1.902    pat12[4]_i_1_n_0
    SLICE_X110Y54        FDRE                                         r  pat12_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.910     2.104    clock_IBUF_BUFG
    SLICE_X110Y54        FDRE                                         r  pat12_reg[4]/C
                         clock pessimism             -0.506     1.598    
    SLICE_X110Y54        FDRE (Hold_fdre_C_D)         0.092     1.690    pat12_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 pat18_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pat18_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.678%)  route 0.131ns (41.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.638     1.585    clock_IBUF_BUFG
    SLICE_X106Y51        FDRE                                         r  pat18_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  pat18_reg[1]/Q
                         net (fo=7, routed)           0.131     1.857    pat18__0[1]
    SLICE_X107Y51        LUT4 (Prop_lut4_I2_O)        0.045     1.902 r  pat18[2]_i_1/O
                         net (fo=1, routed)           0.000     1.902    pat18[2]_i_1_n_0
    SLICE_X107Y51        FDRE                                         r  pat18_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.908     2.102    clock_IBUF_BUFG
    SLICE_X107Y51        FDRE                                         r  pat18_reg[2]/C
                         clock pessimism             -0.504     1.598    
    SLICE_X107Y51        FDRE (Hold_fdre_C_D)         0.091     1.689    pat18_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 pat2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pat2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.639     1.586    clock_IBUF_BUFG
    SLICE_X111Y51        FDRE                                         r  pat2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.128     1.714 r  pat2_reg[1]/Q
                         net (fo=7, routed)           0.083     1.797    pat2__0[1]
    SLICE_X111Y51        LUT6 (Prop_lut6_I3_O)        0.099     1.896 r  pat2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.896    pat2[4]_i_1_n_0
    SLICE_X111Y51        FDRE                                         r  pat2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.911     2.105    clock_IBUF_BUFG
    SLICE_X111Y51        FDRE                                         r  pat2_reg[4]/C
                         clock pessimism             -0.519     1.586    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.092     1.678    pat2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 pat17_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pat17_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.611     1.558    clock_IBUF_BUFG
    SLICE_X102Y52        FDRE                                         r  pat17_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y52        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  pat17_reg[0]/Q
                         net (fo=8, routed)           0.128     1.849    pat17__0[0]
    SLICE_X103Y52        LUT5 (Prop_lut5_I3_O)        0.048     1.897 r  pat17[3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    pat17[3]_i_1_n_0
    SLICE_X103Y52        FDRE                                         r  pat17_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=622, routed)         0.881     2.075    clock_IBUF_BUFG
    SLICE_X103Y52        FDRE                                         r  pat17_reg[3]/C
                         clock pessimism             -0.504     1.571    
    SLICE_X103Y52        FDRE (Hold_fdre_C_D)         0.107     1.678    pat17_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X100Y53  FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X100Y53  FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X101Y54  FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X100Y53  FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X103Y54  FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X103Y53  FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X103Y53  FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X103Y53  FSM_onehot_state_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X98Y71   G0counter_0x0f_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X101Y63  G3counter_0x17_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X100Y63  G3counter_0x17_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X100Y63  G3counter_0x17_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X100Y63  G3counter_0x17_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X100Y63  G3counter_0x17_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X100Y64  G3counter_0x17_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y63   counter_0x0b_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X98Y63   counter_0x0b_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X98Y63   counter_0x0b_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X98Y63   counter_0x0b_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X96Y65   G3counter_0x0f_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y65   G3counter_0x0f_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y65   G3counter_0x0f_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y65   G3counter_0x0f_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y65   G3counter_0x0f_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y66   G3counter_0x0f_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y66   G3counter_0x0f_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y66   G3counter_0x0f_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X96Y59   counter_0x0a_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y63  counter_0x1f_reg[1]/C



