ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"Clock_QD_3.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.Clock_QD_3_Start,"ax",%progbits
  19              		.align	2
  20              		.global	Clock_QD_3_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	Clock_QD_3_Start, %function
  24              	Clock_QD_3_Start:
  25              	.LFB0:
  26              		.file 1 "Generated_Source\\PSoC5\\Clock_QD_3.c"
   1:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/Clock_QD_3.c **** * File Name: Clock_QD_3.c
   3:Generated_Source\PSoC5/Clock_QD_3.c **** * Version 2.20
   4:Generated_Source\PSoC5/Clock_QD_3.c **** *
   5:Generated_Source\PSoC5/Clock_QD_3.c **** *  Description:
   6:Generated_Source\PSoC5/Clock_QD_3.c **** *   This file provides the source code to the API for the clock component.
   7:Generated_Source\PSoC5/Clock_QD_3.c **** *
   8:Generated_Source\PSoC5/Clock_QD_3.c **** *  Note:
   9:Generated_Source\PSoC5/Clock_QD_3.c **** *
  10:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
  11:Generated_Source\PSoC5/Clock_QD_3.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/Clock_QD_3.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:Generated_Source\PSoC5/Clock_QD_3.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:Generated_Source\PSoC5/Clock_QD_3.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/Clock_QD_3.c **** 
  17:Generated_Source\PSoC5/Clock_QD_3.c **** #include <cydevice_trm.h>
  18:Generated_Source\PSoC5/Clock_QD_3.c **** #include "Clock_QD_3.h"
  19:Generated_Source\PSoC5/Clock_QD_3.c **** 
  20:Generated_Source\PSoC5/Clock_QD_3.c **** /* Clock Distribution registers. */
  21:Generated_Source\PSoC5/Clock_QD_3.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:Generated_Source\PSoC5/Clock_QD_3.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:Generated_Source\PSoC5/Clock_QD_3.c **** #define BCFG2_MASK               (0x80u)
  24:Generated_Source\PSoC5/Clock_QD_3.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:Generated_Source\PSoC5/Clock_QD_3.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:Generated_Source\PSoC5/Clock_QD_3.c **** 
  27:Generated_Source\PSoC5/Clock_QD_3.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:Generated_Source\PSoC5/Clock_QD_3.c **** 
  29:Generated_Source\PSoC5/Clock_QD_3.c **** 
  30:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
  31:Generated_Source\PSoC5/Clock_QD_3.c **** * Function Name: Clock_QD_3_Start
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 2


  32:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
  33:Generated_Source\PSoC5/Clock_QD_3.c **** *
  34:Generated_Source\PSoC5/Clock_QD_3.c **** * Summary:
  35:Generated_Source\PSoC5/Clock_QD_3.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:Generated_Source\PSoC5/Clock_QD_3.c **** *  "Start on Reset" option is enabled in the DWR.
  37:Generated_Source\PSoC5/Clock_QD_3.c **** *
  38:Generated_Source\PSoC5/Clock_QD_3.c **** * Parameters:
  39:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
  40:Generated_Source\PSoC5/Clock_QD_3.c **** *
  41:Generated_Source\PSoC5/Clock_QD_3.c **** * Returns:
  42:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
  43:Generated_Source\PSoC5/Clock_QD_3.c **** *
  44:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
  45:Generated_Source\PSoC5/Clock_QD_3.c **** void Clock_QD_3_Start(void) 
  46:Generated_Source\PSoC5/Clock_QD_3.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 00AF     		add	r7, sp, #0
  36              		.cfi_def_cfa_register 7
  47:Generated_Source\PSoC5/Clock_QD_3.c ****     /* Set the bit to enable the clock. */
  48:Generated_Source\PSoC5/Clock_QD_3.c ****     Clock_QD_3_CLKEN |= Clock_QD_3_CLKEN_MASK;
  37              		.loc 1 48 0
  38 0004 094A     		ldr	r2, .L2
  39 0006 094B     		ldr	r3, .L2
  40 0008 1B78     		ldrb	r3, [r3]
  41 000a DBB2     		uxtb	r3, r3
  42 000c 43F00203 		orr	r3, r3, #2
  43 0010 DBB2     		uxtb	r3, r3
  44 0012 1370     		strb	r3, [r2]
  49:Generated_Source\PSoC5/Clock_QD_3.c **** 	Clock_QD_3_CLKSTBY |= Clock_QD_3_CLKSTBY_MASK;
  45              		.loc 1 49 0
  46 0014 064A     		ldr	r2, .L2+4
  47 0016 064B     		ldr	r3, .L2+4
  48 0018 1B78     		ldrb	r3, [r3]
  49 001a DBB2     		uxtb	r3, r3
  50 001c 43F00203 		orr	r3, r3, #2
  51 0020 DBB2     		uxtb	r3, r3
  52 0022 1370     		strb	r3, [r2]
  50:Generated_Source\PSoC5/Clock_QD_3.c **** }
  53              		.loc 1 50 0
  54 0024 BD46     		mov	sp, r7
  55              		.cfi_def_cfa_register 13
  56              		@ sp needed
  57 0026 5DF8047B 		ldr	r7, [sp], #4
  58              		.cfi_restore 7
  59              		.cfi_def_cfa_offset 0
  60 002a 7047     		bx	lr
  61              	.L3:
  62              		.align	2
  63              	.L2:
  64 002c A1430040 		.word	1073759137
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 3


  65 0030 B1430040 		.word	1073759153
  66              		.cfi_endproc
  67              	.LFE0:
  68              		.size	Clock_QD_3_Start, .-Clock_QD_3_Start
  69              		.section	.text.Clock_QD_3_Stop,"ax",%progbits
  70              		.align	2
  71              		.global	Clock_QD_3_Stop
  72              		.thumb
  73              		.thumb_func
  74              		.type	Clock_QD_3_Stop, %function
  75              	Clock_QD_3_Stop:
  76              	.LFB1:
  51:Generated_Source\PSoC5/Clock_QD_3.c **** 
  52:Generated_Source\PSoC5/Clock_QD_3.c **** 
  53:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
  54:Generated_Source\PSoC5/Clock_QD_3.c **** * Function Name: Clock_QD_3_Stop
  55:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
  56:Generated_Source\PSoC5/Clock_QD_3.c **** *
  57:Generated_Source\PSoC5/Clock_QD_3.c **** * Summary:
  58:Generated_Source\PSoC5/Clock_QD_3.c **** *  Stops the clock and returns immediately. This API does not require the
  59:Generated_Source\PSoC5/Clock_QD_3.c **** *  source clock to be running but may return before the hardware is actually
  60:Generated_Source\PSoC5/Clock_QD_3.c **** *  disabled. If the settings of the clock are changed after calling this
  61:Generated_Source\PSoC5/Clock_QD_3.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:Generated_Source\PSoC5/Clock_QD_3.c **** *  glitch, use the StopBlock function.
  63:Generated_Source\PSoC5/Clock_QD_3.c **** *
  64:Generated_Source\PSoC5/Clock_QD_3.c **** * Parameters:
  65:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
  66:Generated_Source\PSoC5/Clock_QD_3.c **** *
  67:Generated_Source\PSoC5/Clock_QD_3.c **** * Returns:
  68:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
  69:Generated_Source\PSoC5/Clock_QD_3.c **** *
  70:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
  71:Generated_Source\PSoC5/Clock_QD_3.c **** void Clock_QD_3_Stop(void) 
  72:Generated_Source\PSoC5/Clock_QD_3.c **** {
  77              		.loc 1 72 0
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 0
  80              		@ frame_needed = 1, uses_anonymous_args = 0
  81              		@ link register save eliminated.
  82 0000 80B4     		push	{r7}
  83              		.cfi_def_cfa_offset 4
  84              		.cfi_offset 7, -4
  85 0002 00AF     		add	r7, sp, #0
  86              		.cfi_def_cfa_register 7
  73:Generated_Source\PSoC5/Clock_QD_3.c ****     /* Clear the bit to disable the clock. */
  74:Generated_Source\PSoC5/Clock_QD_3.c ****     Clock_QD_3_CLKEN &= (uint8)(~Clock_QD_3_CLKEN_MASK);
  87              		.loc 1 74 0
  88 0004 094A     		ldr	r2, .L5
  89 0006 094B     		ldr	r3, .L5
  90 0008 1B78     		ldrb	r3, [r3]
  91 000a DBB2     		uxtb	r3, r3
  92 000c 23F00203 		bic	r3, r3, #2
  93 0010 DBB2     		uxtb	r3, r3
  94 0012 1370     		strb	r3, [r2]
  75:Generated_Source\PSoC5/Clock_QD_3.c **** 	Clock_QD_3_CLKSTBY &= (uint8)(~Clock_QD_3_CLKSTBY_MASK);
  95              		.loc 1 75 0
  96 0014 064A     		ldr	r2, .L5+4
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 4


  97 0016 064B     		ldr	r3, .L5+4
  98 0018 1B78     		ldrb	r3, [r3]
  99 001a DBB2     		uxtb	r3, r3
 100 001c 23F00203 		bic	r3, r3, #2
 101 0020 DBB2     		uxtb	r3, r3
 102 0022 1370     		strb	r3, [r2]
  76:Generated_Source\PSoC5/Clock_QD_3.c **** }
 103              		.loc 1 76 0
 104 0024 BD46     		mov	sp, r7
 105              		.cfi_def_cfa_register 13
 106              		@ sp needed
 107 0026 5DF8047B 		ldr	r7, [sp], #4
 108              		.cfi_restore 7
 109              		.cfi_def_cfa_offset 0
 110 002a 7047     		bx	lr
 111              	.L6:
 112              		.align	2
 113              	.L5:
 114 002c A1430040 		.word	1073759137
 115 0030 B1430040 		.word	1073759153
 116              		.cfi_endproc
 117              	.LFE1:
 118              		.size	Clock_QD_3_Stop, .-Clock_QD_3_Stop
 119              		.section	.text.Clock_QD_3_StopBlock,"ax",%progbits
 120              		.align	2
 121              		.global	Clock_QD_3_StopBlock
 122              		.thumb
 123              		.thumb_func
 124              		.type	Clock_QD_3_StopBlock, %function
 125              	Clock_QD_3_StopBlock:
 126              	.LFB2:
  77:Generated_Source\PSoC5/Clock_QD_3.c **** 
  78:Generated_Source\PSoC5/Clock_QD_3.c **** 
  79:Generated_Source\PSoC5/Clock_QD_3.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:Generated_Source\PSoC5/Clock_QD_3.c **** 
  81:Generated_Source\PSoC5/Clock_QD_3.c **** 
  82:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
  83:Generated_Source\PSoC5/Clock_QD_3.c **** * Function Name: Clock_QD_3_StopBlock
  84:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
  85:Generated_Source\PSoC5/Clock_QD_3.c **** *
  86:Generated_Source\PSoC5/Clock_QD_3.c **** * Summary:
  87:Generated_Source\PSoC5/Clock_QD_3.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:Generated_Source\PSoC5/Clock_QD_3.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:Generated_Source\PSoC5/Clock_QD_3.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:Generated_Source\PSoC5/Clock_QD_3.c **** *  Note that the source clock must be running or this API will never return as
  91:Generated_Source\PSoC5/Clock_QD_3.c **** *  a stopped clock cannot be disabled.
  92:Generated_Source\PSoC5/Clock_QD_3.c **** *
  93:Generated_Source\PSoC5/Clock_QD_3.c **** * Parameters:
  94:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
  95:Generated_Source\PSoC5/Clock_QD_3.c **** *
  96:Generated_Source\PSoC5/Clock_QD_3.c **** * Returns:
  97:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
  98:Generated_Source\PSoC5/Clock_QD_3.c **** *
  99:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
 100:Generated_Source\PSoC5/Clock_QD_3.c **** void Clock_QD_3_StopBlock(void) 
 101:Generated_Source\PSoC5/Clock_QD_3.c **** {
 127              		.loc 1 101 0
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 5


 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 8
 130              		@ frame_needed = 1, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 132 0000 80B4     		push	{r7}
 133              		.cfi_def_cfa_offset 4
 134              		.cfi_offset 7, -4
 135 0002 83B0     		sub	sp, sp, #12
 136              		.cfi_def_cfa_offset 16
 137 0004 00AF     		add	r7, sp, #0
 138              		.cfi_def_cfa_register 7
 102:Generated_Source\PSoC5/Clock_QD_3.c ****     if ((Clock_QD_3_CLKEN & Clock_QD_3_CLKEN_MASK) != 0u)
 139              		.loc 1 102 0
 140 0006 224B     		ldr	r3, .L10
 141 0008 1B78     		ldrb	r3, [r3]
 142 000a DBB2     		uxtb	r3, r3
 143 000c 03F00203 		and	r3, r3, #2
 144 0010 002B     		cmp	r3, #0
 145 0012 37D0     		beq	.L7
 146              	.LBB2:
 103:Generated_Source\PSoC5/Clock_QD_3.c ****     {
 104:Generated_Source\PSoC5/Clock_QD_3.c **** #if HAS_CLKDIST_LD_DISABLE
 105:Generated_Source\PSoC5/Clock_QD_3.c ****         uint16 oldDivider;
 106:Generated_Source\PSoC5/Clock_QD_3.c **** 
 107:Generated_Source\PSoC5/Clock_QD_3.c ****         CLK_DIST_LD = 0u;
 147              		.loc 1 107 0
 148 0014 1F4B     		ldr	r3, .L10+4
 149 0016 0022     		movs	r2, #0
 150 0018 1A70     		strb	r2, [r3]
 108:Generated_Source\PSoC5/Clock_QD_3.c **** 
 109:Generated_Source\PSoC5/Clock_QD_3.c ****         /* Clear all the mask bits except ours. */
 110:Generated_Source\PSoC5/Clock_QD_3.c **** #if defined(Clock_QD_3__CFG3)
 111:Generated_Source\PSoC5/Clock_QD_3.c ****         CLK_DIST_AMASK = Clock_QD_3_CLKEN_MASK;
 151              		.loc 1 111 0
 152 001a 1F4B     		ldr	r3, .L10+8
 153 001c 0222     		movs	r2, #2
 154 001e 1A70     		strb	r2, [r3]
 112:Generated_Source\PSoC5/Clock_QD_3.c ****         CLK_DIST_DMASK = 0x00u;
 155              		.loc 1 112 0
 156 0020 1E4B     		ldr	r3, .L10+12
 157 0022 0022     		movs	r2, #0
 158 0024 1A70     		strb	r2, [r3]
 113:Generated_Source\PSoC5/Clock_QD_3.c **** #else
 114:Generated_Source\PSoC5/Clock_QD_3.c ****         CLK_DIST_DMASK = Clock_QD_3_CLKEN_MASK;
 115:Generated_Source\PSoC5/Clock_QD_3.c ****         CLK_DIST_AMASK = 0x00u;
 116:Generated_Source\PSoC5/Clock_QD_3.c **** #endif /* Clock_QD_3__CFG3 */
 117:Generated_Source\PSoC5/Clock_QD_3.c **** 
 118:Generated_Source\PSoC5/Clock_QD_3.c ****         /* Clear mask of bus clock. */
 119:Generated_Source\PSoC5/Clock_QD_3.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 159              		.loc 1 119 0
 160 0026 1E4A     		ldr	r2, .L10+16
 161 0028 1D4B     		ldr	r3, .L10+16
 162 002a 1B78     		ldrb	r3, [r3]
 163 002c DBB2     		uxtb	r3, r3
 164 002e 03F07F03 		and	r3, r3, #127
 165 0032 DBB2     		uxtb	r3, r3
 166 0034 1370     		strb	r3, [r2]
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 6


 120:Generated_Source\PSoC5/Clock_QD_3.c **** 
 121:Generated_Source\PSoC5/Clock_QD_3.c ****         oldDivider = CY_GET_REG16(Clock_QD_3_DIV_PTR);
 167              		.loc 1 121 0
 168 0036 1B4B     		ldr	r3, .L10+20
 169 0038 1B88     		ldrh	r3, [r3]	@ movhi
 170 003a FB80     		strh	r3, [r7, #6]	@ movhi
 122:Generated_Source\PSoC5/Clock_QD_3.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 171              		.loc 1 122 0
 172 003c 1A4A     		ldr	r2, .L10+24
 173 003e FB88     		ldrh	r3, [r7, #6]	@ movhi
 174 0040 1380     		strh	r3, [r2]	@ movhi
 123:Generated_Source\PSoC5/Clock_QD_3.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 175              		.loc 1 123 0
 176 0042 144B     		ldr	r3, .L10+4
 177 0044 0722     		movs	r2, #7
 178 0046 1A70     		strb	r2, [r3]
 124:Generated_Source\PSoC5/Clock_QD_3.c **** 
 125:Generated_Source\PSoC5/Clock_QD_3.c ****         /* Wait for clock to be disabled */
 126:Generated_Source\PSoC5/Clock_QD_3.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 179              		.loc 1 126 0
 180 0048 00BF     		nop
 181              	.L9:
 182              		.loc 1 126 0 is_stmt 0 discriminator 1
 183 004a 124B     		ldr	r3, .L10+4
 184 004c 1B78     		ldrb	r3, [r3]
 185 004e DBB2     		uxtb	r3, r3
 186 0050 03F00103 		and	r3, r3, #1
 187 0054 002B     		cmp	r3, #0
 188 0056 F8D1     		bne	.L9
 127:Generated_Source\PSoC5/Clock_QD_3.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:Generated_Source\PSoC5/Clock_QD_3.c **** 
 129:Generated_Source\PSoC5/Clock_QD_3.c ****         /* Clear the bit to disable the clock. */
 130:Generated_Source\PSoC5/Clock_QD_3.c ****         Clock_QD_3_CLKEN &= (uint8)(~Clock_QD_3_CLKEN_MASK);
 189              		.loc 1 130 0 is_stmt 1
 190 0058 0D4A     		ldr	r2, .L10
 191 005a 0D4B     		ldr	r3, .L10
 192 005c 1B78     		ldrb	r3, [r3]
 193 005e DBB2     		uxtb	r3, r3
 194 0060 23F00203 		bic	r3, r3, #2
 195 0064 DBB2     		uxtb	r3, r3
 196 0066 1370     		strb	r3, [r2]
 131:Generated_Source\PSoC5/Clock_QD_3.c ****         Clock_QD_3_CLKSTBY &= (uint8)(~Clock_QD_3_CLKSTBY_MASK);
 197              		.loc 1 131 0
 198 0068 104A     		ldr	r2, .L10+28
 199 006a 104B     		ldr	r3, .L10+28
 200 006c 1B78     		ldrb	r3, [r3]
 201 006e DBB2     		uxtb	r3, r3
 202 0070 23F00203 		bic	r3, r3, #2
 203 0074 DBB2     		uxtb	r3, r3
 204 0076 1370     		strb	r3, [r2]
 132:Generated_Source\PSoC5/Clock_QD_3.c **** 
 133:Generated_Source\PSoC5/Clock_QD_3.c **** #if HAS_CLKDIST_LD_DISABLE
 134:Generated_Source\PSoC5/Clock_QD_3.c ****         /* Clear the disable bit */
 135:Generated_Source\PSoC5/Clock_QD_3.c ****         CLK_DIST_LD = 0x00u;
 205              		.loc 1 135 0
 206 0078 064B     		ldr	r3, .L10+4
 207 007a 0022     		movs	r2, #0
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 7


 208 007c 1A70     		strb	r2, [r3]
 136:Generated_Source\PSoC5/Clock_QD_3.c ****         CY_SET_REG16(Clock_QD_3_DIV_PTR, oldDivider);
 209              		.loc 1 136 0
 210 007e 094A     		ldr	r2, .L10+20
 211 0080 FB88     		ldrh	r3, [r7, #6]	@ movhi
 212 0082 1380     		strh	r3, [r2]	@ movhi
 213              	.L7:
 214              	.LBE2:
 137:Generated_Source\PSoC5/Clock_QD_3.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:Generated_Source\PSoC5/Clock_QD_3.c ****     }
 139:Generated_Source\PSoC5/Clock_QD_3.c **** }
 215              		.loc 1 139 0
 216 0084 0C37     		adds	r7, r7, #12
 217              		.cfi_def_cfa_offset 4
 218 0086 BD46     		mov	sp, r7
 219              		.cfi_def_cfa_register 13
 220              		@ sp needed
 221 0088 5DF8047B 		ldr	r7, [sp], #4
 222              		.cfi_restore 7
 223              		.cfi_def_cfa_offset 0
 224 008c 7047     		bx	lr
 225              	.L11:
 226 008e 00BF     		.align	2
 227              	.L10:
 228 0090 A1430040 		.word	1073759137
 229 0094 01400040 		.word	1073758209
 230 0098 14400040 		.word	1073758228
 231 009c 10400040 		.word	1073758224
 232 00a0 08400040 		.word	1073758216
 233 00a4 04410040 		.word	1073758468
 234 00a8 02400040 		.word	1073758210
 235 00ac B1430040 		.word	1073759153
 236              		.cfi_endproc
 237              	.LFE2:
 238              		.size	Clock_QD_3_StopBlock, .-Clock_QD_3_StopBlock
 239              		.section	.text.Clock_QD_3_StandbyPower,"ax",%progbits
 240              		.align	2
 241              		.global	Clock_QD_3_StandbyPower
 242              		.thumb
 243              		.thumb_func
 244              		.type	Clock_QD_3_StandbyPower, %function
 245              	Clock_QD_3_StandbyPower:
 246              	.LFB3:
 140:Generated_Source\PSoC5/Clock_QD_3.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:Generated_Source\PSoC5/Clock_QD_3.c **** 
 142:Generated_Source\PSoC5/Clock_QD_3.c **** 
 143:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
 144:Generated_Source\PSoC5/Clock_QD_3.c **** * Function Name: Clock_QD_3_StandbyPower
 145:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
 146:Generated_Source\PSoC5/Clock_QD_3.c **** *
 147:Generated_Source\PSoC5/Clock_QD_3.c **** * Summary:
 148:Generated_Source\PSoC5/Clock_QD_3.c **** *  Sets whether the clock is active in standby mode.
 149:Generated_Source\PSoC5/Clock_QD_3.c **** *
 150:Generated_Source\PSoC5/Clock_QD_3.c **** * Parameters:
 151:Generated_Source\PSoC5/Clock_QD_3.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:Generated_Source\PSoC5/Clock_QD_3.c **** *
 153:Generated_Source\PSoC5/Clock_QD_3.c **** * Returns:
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 8


 154:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
 155:Generated_Source\PSoC5/Clock_QD_3.c **** *
 156:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
 157:Generated_Source\PSoC5/Clock_QD_3.c **** void Clock_QD_3_StandbyPower(uint8 state) 
 158:Generated_Source\PSoC5/Clock_QD_3.c **** {
 247              		.loc 1 158 0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 8
 250              		@ frame_needed = 1, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 252 0000 80B4     		push	{r7}
 253              		.cfi_def_cfa_offset 4
 254              		.cfi_offset 7, -4
 255 0002 83B0     		sub	sp, sp, #12
 256              		.cfi_def_cfa_offset 16
 257 0004 00AF     		add	r7, sp, #0
 258              		.cfi_def_cfa_register 7
 259 0006 0346     		mov	r3, r0
 260 0008 FB71     		strb	r3, [r7, #7]
 159:Generated_Source\PSoC5/Clock_QD_3.c ****     if(state == 0u)
 261              		.loc 1 159 0
 262 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 263 000c 002B     		cmp	r3, #0
 264 000e 08D1     		bne	.L13
 160:Generated_Source\PSoC5/Clock_QD_3.c ****     {
 161:Generated_Source\PSoC5/Clock_QD_3.c ****         Clock_QD_3_CLKSTBY &= (uint8)(~Clock_QD_3_CLKSTBY_MASK);
 265              		.loc 1 161 0
 266 0010 0A4A     		ldr	r2, .L15
 267 0012 0A4B     		ldr	r3, .L15
 268 0014 1B78     		ldrb	r3, [r3]
 269 0016 DBB2     		uxtb	r3, r3
 270 0018 23F00203 		bic	r3, r3, #2
 271 001c DBB2     		uxtb	r3, r3
 272 001e 1370     		strb	r3, [r2]
 273 0020 07E0     		b	.L12
 274              	.L13:
 162:Generated_Source\PSoC5/Clock_QD_3.c ****     }
 163:Generated_Source\PSoC5/Clock_QD_3.c ****     else
 164:Generated_Source\PSoC5/Clock_QD_3.c ****     {
 165:Generated_Source\PSoC5/Clock_QD_3.c ****         Clock_QD_3_CLKSTBY |= Clock_QD_3_CLKSTBY_MASK;
 275              		.loc 1 165 0
 276 0022 064A     		ldr	r2, .L15
 277 0024 054B     		ldr	r3, .L15
 278 0026 1B78     		ldrb	r3, [r3]
 279 0028 DBB2     		uxtb	r3, r3
 280 002a 43F00203 		orr	r3, r3, #2
 281 002e DBB2     		uxtb	r3, r3
 282 0030 1370     		strb	r3, [r2]
 283              	.L12:
 166:Generated_Source\PSoC5/Clock_QD_3.c ****     }
 167:Generated_Source\PSoC5/Clock_QD_3.c **** }
 284              		.loc 1 167 0
 285 0032 0C37     		adds	r7, r7, #12
 286              		.cfi_def_cfa_offset 4
 287 0034 BD46     		mov	sp, r7
 288              		.cfi_def_cfa_register 13
 289              		@ sp needed
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 9


 290 0036 5DF8047B 		ldr	r7, [sp], #4
 291              		.cfi_restore 7
 292              		.cfi_def_cfa_offset 0
 293 003a 7047     		bx	lr
 294              	.L16:
 295              		.align	2
 296              	.L15:
 297 003c B1430040 		.word	1073759153
 298              		.cfi_endproc
 299              	.LFE3:
 300              		.size	Clock_QD_3_StandbyPower, .-Clock_QD_3_StandbyPower
 301              		.section	.text.Clock_QD_3_SetDividerRegister,"ax",%progbits
 302              		.align	2
 303              		.global	Clock_QD_3_SetDividerRegister
 304              		.thumb
 305              		.thumb_func
 306              		.type	Clock_QD_3_SetDividerRegister, %function
 307              	Clock_QD_3_SetDividerRegister:
 308              	.LFB4:
 168:Generated_Source\PSoC5/Clock_QD_3.c **** 
 169:Generated_Source\PSoC5/Clock_QD_3.c **** 
 170:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
 171:Generated_Source\PSoC5/Clock_QD_3.c **** * Function Name: Clock_QD_3_SetDividerRegister
 172:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
 173:Generated_Source\PSoC5/Clock_QD_3.c **** *
 174:Generated_Source\PSoC5/Clock_QD_3.c **** * Summary:
 175:Generated_Source\PSoC5/Clock_QD_3.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:Generated_Source\PSoC5/Clock_QD_3.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:Generated_Source\PSoC5/Clock_QD_3.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:Generated_Source\PSoC5/Clock_QD_3.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:Generated_Source\PSoC5/Clock_QD_3.c **** *
 180:Generated_Source\PSoC5/Clock_QD_3.c **** * Parameters:
 181:Generated_Source\PSoC5/Clock_QD_3.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:Generated_Source\PSoC5/Clock_QD_3.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:Generated_Source\PSoC5/Clock_QD_3.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:Generated_Source\PSoC5/Clock_QD_3.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:Generated_Source\PSoC5/Clock_QD_3.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:Generated_Source\PSoC5/Clock_QD_3.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:Generated_Source\PSoC5/Clock_QD_3.c **** *   cycle.
 188:Generated_Source\PSoC5/Clock_QD_3.c **** *
 189:Generated_Source\PSoC5/Clock_QD_3.c **** * Returns:
 190:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
 191:Generated_Source\PSoC5/Clock_QD_3.c **** *
 192:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
 193:Generated_Source\PSoC5/Clock_QD_3.c **** void Clock_QD_3_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:Generated_Source\PSoC5/Clock_QD_3.c ****                                 
 195:Generated_Source\PSoC5/Clock_QD_3.c **** {
 309              		.loc 1 195 0
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 16
 312              		@ frame_needed = 1, uses_anonymous_args = 0
 313 0000 80B5     		push	{r7, lr}
 314              		.cfi_def_cfa_offset 8
 315              		.cfi_offset 7, -8
 316              		.cfi_offset 14, -4
 317 0002 84B0     		sub	sp, sp, #16
 318              		.cfi_def_cfa_offset 24
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 10


 319 0004 00AF     		add	r7, sp, #0
 320              		.cfi_def_cfa_register 7
 321 0006 0346     		mov	r3, r0
 322 0008 0A46     		mov	r2, r1
 323 000a FB80     		strh	r3, [r7, #6]	@ movhi
 324 000c 1346     		mov	r3, r2
 325 000e 7B71     		strb	r3, [r7, #5]
 196:Generated_Source\PSoC5/Clock_QD_3.c ****     uint8 enabled;
 197:Generated_Source\PSoC5/Clock_QD_3.c **** 
 198:Generated_Source\PSoC5/Clock_QD_3.c ****     uint8 currSrc = Clock_QD_3_GetSourceRegister();
 326              		.loc 1 198 0
 327 0010 FFF7FEFF 		bl	Clock_QD_3_GetSourceRegister
 328 0014 0346     		mov	r3, r0
 329 0016 FB73     		strb	r3, [r7, #15]
 199:Generated_Source\PSoC5/Clock_QD_3.c ****     uint16 oldDivider = Clock_QD_3_GetDividerRegister();
 330              		.loc 1 199 0
 331 0018 FFF7FEFF 		bl	Clock_QD_3_GetDividerRegister
 332 001c 0346     		mov	r3, r0
 333 001e BB81     		strh	r3, [r7, #12]	@ movhi
 200:Generated_Source\PSoC5/Clock_QD_3.c **** 
 201:Generated_Source\PSoC5/Clock_QD_3.c ****     if (clkDivider != oldDivider)
 334              		.loc 1 201 0
 335 0020 FA88     		ldrh	r2, [r7, #6]
 336 0022 BB89     		ldrh	r3, [r7, #12]
 337 0024 9A42     		cmp	r2, r3
 338 0026 00F08780 		beq	.L17
 202:Generated_Source\PSoC5/Clock_QD_3.c ****     {
 203:Generated_Source\PSoC5/Clock_QD_3.c ****         enabled = Clock_QD_3_CLKEN & Clock_QD_3_CLKEN_MASK;
 339              		.loc 1 203 0
 340 002a 454B     		ldr	r3, .L30
 341 002c 1B78     		ldrb	r3, [r3]
 342 002e DBB2     		uxtb	r3, r3
 343 0030 03F00203 		and	r3, r3, #2
 344 0034 FB72     		strb	r3, [r7, #11]
 204:Generated_Source\PSoC5/Clock_QD_3.c **** 
 205:Generated_Source\PSoC5/Clock_QD_3.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 345              		.loc 1 205 0
 346 0036 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 347 0038 002B     		cmp	r3, #0
 348 003a 20D1     		bne	.L19
 349              		.loc 1 205 0 is_stmt 0 discriminator 1
 350 003c BB89     		ldrh	r3, [r7, #12]
 351 003e 002B     		cmp	r3, #0
 352 0040 02D0     		beq	.L20
 353              		.loc 1 205 0 discriminator 2
 354 0042 FB88     		ldrh	r3, [r7, #6]
 355 0044 002B     		cmp	r3, #0
 356 0046 1AD1     		bne	.L19
 357              	.L20:
 206:Generated_Source\PSoC5/Clock_QD_3.c ****         {
 207:Generated_Source\PSoC5/Clock_QD_3.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:Generated_Source\PSoC5/Clock_QD_3.c ****             if (oldDivider == 0u)
 358              		.loc 1 208 0 is_stmt 1
 359 0048 BB89     		ldrh	r3, [r7, #12]
 360 004a 002B     		cmp	r3, #0
 361 004c 0BD1     		bne	.L21
 209:Generated_Source\PSoC5/Clock_QD_3.c ****             {
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 11


 210:Generated_Source\PSoC5/Clock_QD_3.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:Generated_Source\PSoC5/Clock_QD_3.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:Generated_Source\PSoC5/Clock_QD_3.c ****                 /* divider is ignored while SSS is set.                                     */
 213:Generated_Source\PSoC5/Clock_QD_3.c ****                 CY_SET_REG16(Clock_QD_3_DIV_PTR, clkDivider);
 362              		.loc 1 213 0
 363 004e 3D4A     		ldr	r2, .L30+4
 364 0050 FB88     		ldrh	r3, [r7, #6]	@ movhi
 365 0052 1380     		strh	r3, [r2]	@ movhi
 214:Generated_Source\PSoC5/Clock_QD_3.c ****                 Clock_QD_3_MOD_SRC &= (uint8)(~CYCLK_SSS);
 366              		.loc 1 214 0
 367 0054 3C4A     		ldr	r2, .L30+8
 368 0056 3C4B     		ldr	r3, .L30+8
 369 0058 1B78     		ldrb	r3, [r3]
 370 005a DBB2     		uxtb	r3, r3
 371 005c 23F04003 		bic	r3, r3, #64
 372 0060 DBB2     		uxtb	r3, r3
 373 0062 1370     		strb	r3, [r2]
 208:Generated_Source\PSoC5/Clock_QD_3.c ****             {
 374              		.loc 1 208 0
 375 0064 68E0     		b	.L17
 376              	.L21:
 215:Generated_Source\PSoC5/Clock_QD_3.c ****             }
 216:Generated_Source\PSoC5/Clock_QD_3.c ****             else
 217:Generated_Source\PSoC5/Clock_QD_3.c ****             {
 218:Generated_Source\PSoC5/Clock_QD_3.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:Generated_Source\PSoC5/Clock_QD_3.c ****                 /* it without bothering with the shadow load.                               */
 220:Generated_Source\PSoC5/Clock_QD_3.c ****                 Clock_QD_3_MOD_SRC |= CYCLK_SSS;
 377              		.loc 1 220 0
 378 0066 384A     		ldr	r2, .L30+8
 379 0068 374B     		ldr	r3, .L30+8
 380 006a 1B78     		ldrb	r3, [r3]
 381 006c DBB2     		uxtb	r3, r3
 382 006e 43F04003 		orr	r3, r3, #64
 383 0072 DBB2     		uxtb	r3, r3
 384 0074 1370     		strb	r3, [r2]
 221:Generated_Source\PSoC5/Clock_QD_3.c ****                 CY_SET_REG16(Clock_QD_3_DIV_PTR, clkDivider);
 385              		.loc 1 221 0
 386 0076 334A     		ldr	r2, .L30+4
 387 0078 FB88     		ldrh	r3, [r7, #6]	@ movhi
 388 007a 1380     		strh	r3, [r2]	@ movhi
 208:Generated_Source\PSoC5/Clock_QD_3.c ****             {
 389              		.loc 1 208 0
 390 007c 5CE0     		b	.L17
 391              	.L19:
 222:Generated_Source\PSoC5/Clock_QD_3.c ****             }
 223:Generated_Source\PSoC5/Clock_QD_3.c ****         }
 224:Generated_Source\PSoC5/Clock_QD_3.c ****         else
 225:Generated_Source\PSoC5/Clock_QD_3.c ****         {
 226:Generated_Source\PSoC5/Clock_QD_3.c **** 			
 227:Generated_Source\PSoC5/Clock_QD_3.c ****             if (enabled != 0u)
 392              		.loc 1 227 0
 393 007e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 394 0080 002B     		cmp	r3, #0
 395 0082 33D0     		beq	.L23
 228:Generated_Source\PSoC5/Clock_QD_3.c ****             {
 229:Generated_Source\PSoC5/Clock_QD_3.c ****                 CLK_DIST_LD = 0x00u;
 396              		.loc 1 229 0
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 12


 397 0084 314B     		ldr	r3, .L30+12
 398 0086 0022     		movs	r2, #0
 399 0088 1A70     		strb	r2, [r3]
 230:Generated_Source\PSoC5/Clock_QD_3.c **** 
 231:Generated_Source\PSoC5/Clock_QD_3.c ****                 /* Clear all the mask bits except ours. */
 232:Generated_Source\PSoC5/Clock_QD_3.c **** #if defined(Clock_QD_3__CFG3)
 233:Generated_Source\PSoC5/Clock_QD_3.c ****                 CLK_DIST_AMASK = Clock_QD_3_CLKEN_MASK;
 400              		.loc 1 233 0
 401 008a 314B     		ldr	r3, .L30+16
 402 008c 0222     		movs	r2, #2
 403 008e 1A70     		strb	r2, [r3]
 234:Generated_Source\PSoC5/Clock_QD_3.c ****                 CLK_DIST_DMASK = 0x00u;
 404              		.loc 1 234 0
 405 0090 304B     		ldr	r3, .L30+20
 406 0092 0022     		movs	r2, #0
 407 0094 1A70     		strb	r2, [r3]
 235:Generated_Source\PSoC5/Clock_QD_3.c **** #else
 236:Generated_Source\PSoC5/Clock_QD_3.c ****                 CLK_DIST_DMASK = Clock_QD_3_CLKEN_MASK;
 237:Generated_Source\PSoC5/Clock_QD_3.c ****                 CLK_DIST_AMASK = 0x00u;
 238:Generated_Source\PSoC5/Clock_QD_3.c **** #endif /* Clock_QD_3__CFG3 */
 239:Generated_Source\PSoC5/Clock_QD_3.c ****                 /* Clear mask of bus clock. */
 240:Generated_Source\PSoC5/Clock_QD_3.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 408              		.loc 1 240 0
 409 0096 304A     		ldr	r2, .L30+24
 410 0098 2F4B     		ldr	r3, .L30+24
 411 009a 1B78     		ldrb	r3, [r3]
 412 009c DBB2     		uxtb	r3, r3
 413 009e 03F07F03 		and	r3, r3, #127
 414 00a2 DBB2     		uxtb	r3, r3
 415 00a4 1370     		strb	r3, [r2]
 241:Generated_Source\PSoC5/Clock_QD_3.c **** 
 242:Generated_Source\PSoC5/Clock_QD_3.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:Generated_Source\PSoC5/Clock_QD_3.c ****                 if (((Clock_QD_3_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 416              		.loc 1 243 0
 417 00a6 284B     		ldr	r3, .L30+8
 418 00a8 1B78     		ldrb	r3, [r3]
 419 00aa DBB2     		uxtb	r3, r3
 420 00ac 03F00803 		and	r3, r3, #8
 421 00b0 002B     		cmp	r3, #0
 422 00b2 02D0     		beq	.L24
 423              		.loc 1 243 0 is_stmt 0 discriminator 1
 424 00b4 FB88     		ldrh	r3, [r7, #6]
 425 00b6 002B     		cmp	r3, #0
 426 00b8 18D1     		bne	.L23
 427              	.L24:
 244:Generated_Source\PSoC5/Clock_QD_3.c ****                 {
 245:Generated_Source\PSoC5/Clock_QD_3.c **** #if HAS_CLKDIST_LD_DISABLE
 246:Generated_Source\PSoC5/Clock_QD_3.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 428              		.loc 1 246 0 is_stmt 1
 429 00ba 284A     		ldr	r2, .L30+28
 430 00bc BB89     		ldrh	r3, [r7, #12]	@ movhi
 431 00be 1380     		strh	r3, [r2]	@ movhi
 247:Generated_Source\PSoC5/Clock_QD_3.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 432              		.loc 1 247 0
 433 00c0 224B     		ldr	r3, .L30+12
 434 00c2 0722     		movs	r2, #7
 435 00c4 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 13


 248:Generated_Source\PSoC5/Clock_QD_3.c **** 
 249:Generated_Source\PSoC5/Clock_QD_3.c ****                     /* Wait for clock to be disabled */
 250:Generated_Source\PSoC5/Clock_QD_3.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 436              		.loc 1 250 0
 437 00c6 00BF     		nop
 438              	.L25:
 439              		.loc 1 250 0 is_stmt 0 discriminator 1
 440 00c8 204B     		ldr	r3, .L30+12
 441 00ca 1B78     		ldrb	r3, [r3]
 442 00cc DBB2     		uxtb	r3, r3
 443 00ce 03F00103 		and	r3, r3, #1
 444 00d2 002B     		cmp	r3, #0
 445 00d4 F8D1     		bne	.L25
 251:Generated_Source\PSoC5/Clock_QD_3.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:Generated_Source\PSoC5/Clock_QD_3.c **** 
 253:Generated_Source\PSoC5/Clock_QD_3.c ****                     Clock_QD_3_CLKEN &= (uint8)(~Clock_QD_3_CLKEN_MASK);
 446              		.loc 1 253 0 is_stmt 1
 447 00d6 1A4A     		ldr	r2, .L30
 448 00d8 194B     		ldr	r3, .L30
 449 00da 1B78     		ldrb	r3, [r3]
 450 00dc DBB2     		uxtb	r3, r3
 451 00de 23F00203 		bic	r3, r3, #2
 452 00e2 DBB2     		uxtb	r3, r3
 453 00e4 1370     		strb	r3, [r2]
 254:Generated_Source\PSoC5/Clock_QD_3.c **** 
 255:Generated_Source\PSoC5/Clock_QD_3.c **** #if HAS_CLKDIST_LD_DISABLE
 256:Generated_Source\PSoC5/Clock_QD_3.c ****                     /* Clear the disable bit */
 257:Generated_Source\PSoC5/Clock_QD_3.c ****                     CLK_DIST_LD = 0x00u;
 454              		.loc 1 257 0
 455 00e6 194B     		ldr	r3, .L30+12
 456 00e8 0022     		movs	r2, #0
 457 00ea 1A70     		strb	r2, [r3]
 458              	.L23:
 258:Generated_Source\PSoC5/Clock_QD_3.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:Generated_Source\PSoC5/Clock_QD_3.c ****                 }
 260:Generated_Source\PSoC5/Clock_QD_3.c ****             }
 261:Generated_Source\PSoC5/Clock_QD_3.c **** 
 262:Generated_Source\PSoC5/Clock_QD_3.c ****             /* Load divide value. */
 263:Generated_Source\PSoC5/Clock_QD_3.c ****             if ((Clock_QD_3_CLKEN & Clock_QD_3_CLKEN_MASK) != 0u)
 459              		.loc 1 263 0
 460 00ec 144B     		ldr	r3, .L30
 461 00ee 1B78     		ldrb	r3, [r3]
 462 00f0 DBB2     		uxtb	r3, r3
 463 00f2 03F00203 		and	r3, r3, #2
 464 00f6 002B     		cmp	r3, #0
 465 00f8 13D0     		beq	.L26
 264:Generated_Source\PSoC5/Clock_QD_3.c ****             {
 265:Generated_Source\PSoC5/Clock_QD_3.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:Generated_Source\PSoC5/Clock_QD_3.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 466              		.loc 1 266 0
 467 00fa 184A     		ldr	r2, .L30+28
 468 00fc FB88     		ldrh	r3, [r7, #6]	@ movhi
 469 00fe 1380     		strh	r3, [r2]	@ movhi
 267:Generated_Source\PSoC5/Clock_QD_3.c **** 
 268:Generated_Source\PSoC5/Clock_QD_3.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 470              		.loc 1 268 0
 471 0100 124A     		ldr	r2, .L30+12
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 14


 472 0102 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 473 0104 002B     		cmp	r3, #0
 474 0106 01D0     		beq	.L27
 475              		.loc 1 268 0 is_stmt 0 discriminator 1
 476 0108 0323     		movs	r3, #3
 477 010a 00E0     		b	.L28
 478              	.L27:
 479              		.loc 1 268 0 discriminator 2
 480 010c 0123     		movs	r3, #1
 481              	.L28:
 482              		.loc 1 268 0 discriminator 4
 483 010e 1370     		strb	r3, [r2]
 269:Generated_Source\PSoC5/Clock_QD_3.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 484              		.loc 1 269 0 is_stmt 1 discriminator 4
 485 0110 00BF     		nop
 486              	.L29:
 487              		.loc 1 269 0 is_stmt 0 discriminator 1
 488 0112 0E4B     		ldr	r3, .L30+12
 489 0114 1B78     		ldrb	r3, [r3]
 490 0116 DBB2     		uxtb	r3, r3
 491 0118 03F00103 		and	r3, r3, #1
 492 011c 002B     		cmp	r3, #0
 493 011e F8D1     		bne	.L29
 494 0120 0AE0     		b	.L17
 495              	.L26:
 270:Generated_Source\PSoC5/Clock_QD_3.c ****             }
 271:Generated_Source\PSoC5/Clock_QD_3.c ****             else
 272:Generated_Source\PSoC5/Clock_QD_3.c ****             {
 273:Generated_Source\PSoC5/Clock_QD_3.c ****                 /* If the clock is disabled, set the divider directly */
 274:Generated_Source\PSoC5/Clock_QD_3.c ****                 CY_SET_REG16(Clock_QD_3_DIV_PTR, clkDivider);
 496              		.loc 1 274 0 is_stmt 1
 497 0122 084A     		ldr	r2, .L30+4
 498 0124 FB88     		ldrh	r3, [r7, #6]	@ movhi
 499 0126 1380     		strh	r3, [r2]	@ movhi
 275:Generated_Source\PSoC5/Clock_QD_3.c **** 				Clock_QD_3_CLKEN |= enabled;
 500              		.loc 1 275 0
 501 0128 0549     		ldr	r1, .L30
 502 012a 054B     		ldr	r3, .L30
 503 012c 1B78     		ldrb	r3, [r3]
 504 012e DAB2     		uxtb	r2, r3
 505 0130 FB7A     		ldrb	r3, [r7, #11]
 506 0132 1343     		orrs	r3, r3, r2
 507 0134 DBB2     		uxtb	r3, r3
 508 0136 0B70     		strb	r3, [r1]
 509              	.L17:
 276:Generated_Source\PSoC5/Clock_QD_3.c ****             }
 277:Generated_Source\PSoC5/Clock_QD_3.c ****         }
 278:Generated_Source\PSoC5/Clock_QD_3.c ****     }
 279:Generated_Source\PSoC5/Clock_QD_3.c **** }
 510              		.loc 1 279 0
 511 0138 1037     		adds	r7, r7, #16
 512              		.cfi_def_cfa_offset 8
 513 013a BD46     		mov	sp, r7
 514              		.cfi_def_cfa_register 13
 515              		@ sp needed
 516 013c 80BD     		pop	{r7, pc}
 517              	.L31:
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 15


 518 013e 00BF     		.align	2
 519              	.L30:
 520 0140 A1430040 		.word	1073759137
 521 0144 04410040 		.word	1073758468
 522 0148 06410040 		.word	1073758470
 523 014c 01400040 		.word	1073758209
 524 0150 14400040 		.word	1073758228
 525 0154 10400040 		.word	1073758224
 526 0158 08400040 		.word	1073758216
 527 015c 02400040 		.word	1073758210
 528              		.cfi_endproc
 529              	.LFE4:
 530              		.size	Clock_QD_3_SetDividerRegister, .-Clock_QD_3_SetDividerRegister
 531              		.section	.text.Clock_QD_3_GetDividerRegister,"ax",%progbits
 532              		.align	2
 533              		.global	Clock_QD_3_GetDividerRegister
 534              		.thumb
 535              		.thumb_func
 536              		.type	Clock_QD_3_GetDividerRegister, %function
 537              	Clock_QD_3_GetDividerRegister:
 538              	.LFB5:
 280:Generated_Source\PSoC5/Clock_QD_3.c **** 
 281:Generated_Source\PSoC5/Clock_QD_3.c **** 
 282:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
 283:Generated_Source\PSoC5/Clock_QD_3.c **** * Function Name: Clock_QD_3_GetDividerRegister
 284:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
 285:Generated_Source\PSoC5/Clock_QD_3.c **** *
 286:Generated_Source\PSoC5/Clock_QD_3.c **** * Summary:
 287:Generated_Source\PSoC5/Clock_QD_3.c **** *  Gets the clock divider register value.
 288:Generated_Source\PSoC5/Clock_QD_3.c **** *
 289:Generated_Source\PSoC5/Clock_QD_3.c **** * Parameters:
 290:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
 291:Generated_Source\PSoC5/Clock_QD_3.c **** *
 292:Generated_Source\PSoC5/Clock_QD_3.c **** * Returns:
 293:Generated_Source\PSoC5/Clock_QD_3.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:Generated_Source\PSoC5/Clock_QD_3.c **** *  divide by 2, the return value will be 1.
 295:Generated_Source\PSoC5/Clock_QD_3.c **** *
 296:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
 297:Generated_Source\PSoC5/Clock_QD_3.c **** uint16 Clock_QD_3_GetDividerRegister(void) 
 298:Generated_Source\PSoC5/Clock_QD_3.c **** {
 539              		.loc 1 298 0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 1, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 544 0000 80B4     		push	{r7}
 545              		.cfi_def_cfa_offset 4
 546              		.cfi_offset 7, -4
 547 0002 00AF     		add	r7, sp, #0
 548              		.cfi_def_cfa_register 7
 299:Generated_Source\PSoC5/Clock_QD_3.c ****     return CY_GET_REG16(Clock_QD_3_DIV_PTR);
 549              		.loc 1 299 0
 550 0004 034B     		ldr	r3, .L34
 551 0006 1B88     		ldrh	r3, [r3]	@ movhi
 552 0008 9BB2     		uxth	r3, r3
 300:Generated_Source\PSoC5/Clock_QD_3.c **** }
 553              		.loc 1 300 0
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 16


 554 000a 1846     		mov	r0, r3
 555 000c BD46     		mov	sp, r7
 556              		.cfi_def_cfa_register 13
 557              		@ sp needed
 558 000e 5DF8047B 		ldr	r7, [sp], #4
 559              		.cfi_restore 7
 560              		.cfi_def_cfa_offset 0
 561 0012 7047     		bx	lr
 562              	.L35:
 563              		.align	2
 564              	.L34:
 565 0014 04410040 		.word	1073758468
 566              		.cfi_endproc
 567              	.LFE5:
 568              		.size	Clock_QD_3_GetDividerRegister, .-Clock_QD_3_GetDividerRegister
 569              		.section	.text.Clock_QD_3_SetModeRegister,"ax",%progbits
 570              		.align	2
 571              		.global	Clock_QD_3_SetModeRegister
 572              		.thumb
 573              		.thumb_func
 574              		.type	Clock_QD_3_SetModeRegister, %function
 575              	Clock_QD_3_SetModeRegister:
 576              	.LFB6:
 301:Generated_Source\PSoC5/Clock_QD_3.c **** 
 302:Generated_Source\PSoC5/Clock_QD_3.c **** 
 303:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
 304:Generated_Source\PSoC5/Clock_QD_3.c **** * Function Name: Clock_QD_3_SetModeRegister
 305:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
 306:Generated_Source\PSoC5/Clock_QD_3.c **** *
 307:Generated_Source\PSoC5/Clock_QD_3.c **** * Summary:
 308:Generated_Source\PSoC5/Clock_QD_3.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:Generated_Source\PSoC5/Clock_QD_3.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:Generated_Source\PSoC5/Clock_QD_3.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:Generated_Source\PSoC5/Clock_QD_3.c **** *  disabled before changing the mode.
 312:Generated_Source\PSoC5/Clock_QD_3.c **** *
 313:Generated_Source\PSoC5/Clock_QD_3.c **** * Parameters:
 314:Generated_Source\PSoC5/Clock_QD_3.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:Generated_Source\PSoC5/Clock_QD_3.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:Generated_Source\PSoC5/Clock_QD_3.c **** *                 occur when the divider count reaches half of the divide
 318:Generated_Source\PSoC5/Clock_QD_3.c **** *                 value.
 319:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:Generated_Source\PSoC5/Clock_QD_3.c **** *                 is asserted for approximately half of its period. When
 321:Generated_Source\PSoC5/Clock_QD_3.c **** *                 disabled, the output clock is asserted for one period of the
 322:Generated_Source\PSoC5/Clock_QD_3.c **** *                 source clock.
 323:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:Generated_Source\PSoC5/Clock_QD_3.c **** *                 be enabled for all synchronous clocks.
 325:Generated_Source\PSoC5/Clock_QD_3.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:Generated_Source\PSoC5/Clock_QD_3.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:Generated_Source\PSoC5/Clock_QD_3.c **** *
 328:Generated_Source\PSoC5/Clock_QD_3.c **** * Returns:
 329:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
 330:Generated_Source\PSoC5/Clock_QD_3.c **** *
 331:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
 332:Generated_Source\PSoC5/Clock_QD_3.c **** void Clock_QD_3_SetModeRegister(uint8 modeBitMask) 
 333:Generated_Source\PSoC5/Clock_QD_3.c **** {
 577              		.loc 1 333 0
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 17


 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 8
 580              		@ frame_needed = 1, uses_anonymous_args = 0
 581              		@ link register save eliminated.
 582 0000 80B4     		push	{r7}
 583              		.cfi_def_cfa_offset 4
 584              		.cfi_offset 7, -4
 585 0002 83B0     		sub	sp, sp, #12
 586              		.cfi_def_cfa_offset 16
 587 0004 00AF     		add	r7, sp, #0
 588              		.cfi_def_cfa_register 7
 589 0006 0346     		mov	r3, r0
 590 0008 FB71     		strb	r3, [r7, #7]
 334:Generated_Source\PSoC5/Clock_QD_3.c ****     Clock_QD_3_MOD_SRC |= modeBitMask & (uint8)Clock_QD_3_MODE_MASK;
 591              		.loc 1 334 0
 592 000a 094B     		ldr	r3, .L37
 593 000c 084A     		ldr	r2, .L37
 594 000e 1278     		ldrb	r2, [r2]
 595 0010 D2B2     		uxtb	r2, r2
 596 0012 D1B2     		uxtb	r1, r2
 597 0014 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 598 0016 22F00702 		bic	r2, r2, #7
 599 001a D2B2     		uxtb	r2, r2
 600 001c 0A43     		orrs	r2, r2, r1
 601 001e D2B2     		uxtb	r2, r2
 602 0020 D2B2     		uxtb	r2, r2
 603 0022 1A70     		strb	r2, [r3]
 335:Generated_Source\PSoC5/Clock_QD_3.c **** }
 604              		.loc 1 335 0
 605 0024 0C37     		adds	r7, r7, #12
 606              		.cfi_def_cfa_offset 4
 607 0026 BD46     		mov	sp, r7
 608              		.cfi_def_cfa_register 13
 609              		@ sp needed
 610 0028 5DF8047B 		ldr	r7, [sp], #4
 611              		.cfi_restore 7
 612              		.cfi_def_cfa_offset 0
 613 002c 7047     		bx	lr
 614              	.L38:
 615 002e 00BF     		.align	2
 616              	.L37:
 617 0030 06410040 		.word	1073758470
 618              		.cfi_endproc
 619              	.LFE6:
 620              		.size	Clock_QD_3_SetModeRegister, .-Clock_QD_3_SetModeRegister
 621              		.section	.text.Clock_QD_3_ClearModeRegister,"ax",%progbits
 622              		.align	2
 623              		.global	Clock_QD_3_ClearModeRegister
 624              		.thumb
 625              		.thumb_func
 626              		.type	Clock_QD_3_ClearModeRegister, %function
 627              	Clock_QD_3_ClearModeRegister:
 628              	.LFB7:
 336:Generated_Source\PSoC5/Clock_QD_3.c **** 
 337:Generated_Source\PSoC5/Clock_QD_3.c **** 
 338:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
 339:Generated_Source\PSoC5/Clock_QD_3.c **** * Function Name: Clock_QD_3_ClearModeRegister
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 18


 340:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
 341:Generated_Source\PSoC5/Clock_QD_3.c **** *
 342:Generated_Source\PSoC5/Clock_QD_3.c **** * Summary:
 343:Generated_Source\PSoC5/Clock_QD_3.c **** *  Clears flags that control the operating mode of the clock. This function
 344:Generated_Source\PSoC5/Clock_QD_3.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:Generated_Source\PSoC5/Clock_QD_3.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:Generated_Source\PSoC5/Clock_QD_3.c **** *  disabled before changing the mode.
 347:Generated_Source\PSoC5/Clock_QD_3.c **** *
 348:Generated_Source\PSoC5/Clock_QD_3.c **** * Parameters:
 349:Generated_Source\PSoC5/Clock_QD_3.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:Generated_Source\PSoC5/Clock_QD_3.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:Generated_Source\PSoC5/Clock_QD_3.c **** *                 occur when the divider count reaches half of the divide
 353:Generated_Source\PSoC5/Clock_QD_3.c **** *                 value.
 354:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:Generated_Source\PSoC5/Clock_QD_3.c **** *                 is asserted for approximately half of its period. When
 356:Generated_Source\PSoC5/Clock_QD_3.c **** *                 disabled, the output clock is asserted for one period of the
 357:Generated_Source\PSoC5/Clock_QD_3.c **** *                 source clock.
 358:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:Generated_Source\PSoC5/Clock_QD_3.c **** *                 be enabled for all synchronous clocks.
 360:Generated_Source\PSoC5/Clock_QD_3.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:Generated_Source\PSoC5/Clock_QD_3.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:Generated_Source\PSoC5/Clock_QD_3.c **** *
 363:Generated_Source\PSoC5/Clock_QD_3.c **** * Returns:
 364:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
 365:Generated_Source\PSoC5/Clock_QD_3.c **** *
 366:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
 367:Generated_Source\PSoC5/Clock_QD_3.c **** void Clock_QD_3_ClearModeRegister(uint8 modeBitMask) 
 368:Generated_Source\PSoC5/Clock_QD_3.c **** {
 629              		.loc 1 368 0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 8
 632              		@ frame_needed = 1, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 634 0000 80B4     		push	{r7}
 635              		.cfi_def_cfa_offset 4
 636              		.cfi_offset 7, -4
 637 0002 83B0     		sub	sp, sp, #12
 638              		.cfi_def_cfa_offset 16
 639 0004 00AF     		add	r7, sp, #0
 640              		.cfi_def_cfa_register 7
 641 0006 0346     		mov	r3, r0
 642 0008 FB71     		strb	r3, [r7, #7]
 369:Generated_Source\PSoC5/Clock_QD_3.c ****     Clock_QD_3_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(Clock_QD_3_MODE_MASK));
 643              		.loc 1 369 0
 644 000a 0949     		ldr	r1, .L40
 645 000c 084B     		ldr	r3, .L40
 646 000e 1B78     		ldrb	r3, [r3]
 647 0010 DAB2     		uxtb	r2, r3
 648 0012 FB79     		ldrb	r3, [r7, #7]
 649 0014 DB43     		mvns	r3, r3
 650 0016 DBB2     		uxtb	r3, r3
 651 0018 43F00703 		orr	r3, r3, #7
 652 001c DBB2     		uxtb	r3, r3
 653 001e 1340     		ands	r3, r3, r2
 654 0020 DBB2     		uxtb	r3, r3
 655 0022 0B70     		strb	r3, [r1]
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 19


 370:Generated_Source\PSoC5/Clock_QD_3.c **** }
 656              		.loc 1 370 0
 657 0024 0C37     		adds	r7, r7, #12
 658              		.cfi_def_cfa_offset 4
 659 0026 BD46     		mov	sp, r7
 660              		.cfi_def_cfa_register 13
 661              		@ sp needed
 662 0028 5DF8047B 		ldr	r7, [sp], #4
 663              		.cfi_restore 7
 664              		.cfi_def_cfa_offset 0
 665 002c 7047     		bx	lr
 666              	.L41:
 667 002e 00BF     		.align	2
 668              	.L40:
 669 0030 06410040 		.word	1073758470
 670              		.cfi_endproc
 671              	.LFE7:
 672              		.size	Clock_QD_3_ClearModeRegister, .-Clock_QD_3_ClearModeRegister
 673              		.section	.text.Clock_QD_3_GetModeRegister,"ax",%progbits
 674              		.align	2
 675              		.global	Clock_QD_3_GetModeRegister
 676              		.thumb
 677              		.thumb_func
 678              		.type	Clock_QD_3_GetModeRegister, %function
 679              	Clock_QD_3_GetModeRegister:
 680              	.LFB8:
 371:Generated_Source\PSoC5/Clock_QD_3.c **** 
 372:Generated_Source\PSoC5/Clock_QD_3.c **** 
 373:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/Clock_QD_3.c **** * Function Name: Clock_QD_3_GetModeRegister
 375:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
 376:Generated_Source\PSoC5/Clock_QD_3.c **** *
 377:Generated_Source\PSoC5/Clock_QD_3.c **** * Summary:
 378:Generated_Source\PSoC5/Clock_QD_3.c **** *  Gets the clock mode register value.
 379:Generated_Source\PSoC5/Clock_QD_3.c **** *
 380:Generated_Source\PSoC5/Clock_QD_3.c **** * Parameters:
 381:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
 382:Generated_Source\PSoC5/Clock_QD_3.c **** *
 383:Generated_Source\PSoC5/Clock_QD_3.c **** * Returns:
 384:Generated_Source\PSoC5/Clock_QD_3.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:Generated_Source\PSoC5/Clock_QD_3.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:Generated_Source\PSoC5/Clock_QD_3.c **** *
 387:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
 388:Generated_Source\PSoC5/Clock_QD_3.c **** uint8 Clock_QD_3_GetModeRegister(void) 
 389:Generated_Source\PSoC5/Clock_QD_3.c **** {
 681              		.loc 1 389 0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 0
 684              		@ frame_needed = 1, uses_anonymous_args = 0
 685              		@ link register save eliminated.
 686 0000 80B4     		push	{r7}
 687              		.cfi_def_cfa_offset 4
 688              		.cfi_offset 7, -4
 689 0002 00AF     		add	r7, sp, #0
 690              		.cfi_def_cfa_register 7
 390:Generated_Source\PSoC5/Clock_QD_3.c ****     return Clock_QD_3_MOD_SRC & (uint8)(Clock_QD_3_MODE_MASK);
 691              		.loc 1 390 0
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 20


 692 0004 054B     		ldr	r3, .L44
 693 0006 1B78     		ldrb	r3, [r3]
 694 0008 DBB2     		uxtb	r3, r3
 695 000a 23F00703 		bic	r3, r3, #7
 696 000e DBB2     		uxtb	r3, r3
 391:Generated_Source\PSoC5/Clock_QD_3.c **** }
 697              		.loc 1 391 0
 698 0010 1846     		mov	r0, r3
 699 0012 BD46     		mov	sp, r7
 700              		.cfi_def_cfa_register 13
 701              		@ sp needed
 702 0014 5DF8047B 		ldr	r7, [sp], #4
 703              		.cfi_restore 7
 704              		.cfi_def_cfa_offset 0
 705 0018 7047     		bx	lr
 706              	.L45:
 707 001a 00BF     		.align	2
 708              	.L44:
 709 001c 06410040 		.word	1073758470
 710              		.cfi_endproc
 711              	.LFE8:
 712              		.size	Clock_QD_3_GetModeRegister, .-Clock_QD_3_GetModeRegister
 713              		.section	.text.Clock_QD_3_SetSourceRegister,"ax",%progbits
 714              		.align	2
 715              		.global	Clock_QD_3_SetSourceRegister
 716              		.thumb
 717              		.thumb_func
 718              		.type	Clock_QD_3_SetSourceRegister, %function
 719              	Clock_QD_3_SetSourceRegister:
 720              	.LFB9:
 392:Generated_Source\PSoC5/Clock_QD_3.c **** 
 393:Generated_Source\PSoC5/Clock_QD_3.c **** 
 394:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
 395:Generated_Source\PSoC5/Clock_QD_3.c **** * Function Name: Clock_QD_3_SetSourceRegister
 396:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
 397:Generated_Source\PSoC5/Clock_QD_3.c **** *
 398:Generated_Source\PSoC5/Clock_QD_3.c **** * Summary:
 399:Generated_Source\PSoC5/Clock_QD_3.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:Generated_Source\PSoC5/Clock_QD_3.c **** *  changing the source. The old and new clock sources must be running.
 401:Generated_Source\PSoC5/Clock_QD_3.c **** *
 402:Generated_Source\PSoC5/Clock_QD_3.c **** * Parameters:
 403:Generated_Source\PSoC5/Clock_QD_3.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:Generated_Source\PSoC5/Clock_QD_3.c **** *   following input sources:
 405:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_SRC_SEL_IMO
 407:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_SRC_SEL_XTALM
 408:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_SRC_SEL_ILO
 409:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_SRC_SEL_PLL
 410:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_SRC_SEL_XTALK
 411:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:Generated_Source\PSoC5/Clock_QD_3.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:Generated_Source\PSoC5/Clock_QD_3.c **** *   See the Technical Reference Manual for details on clock sources.
 414:Generated_Source\PSoC5/Clock_QD_3.c **** *
 415:Generated_Source\PSoC5/Clock_QD_3.c **** * Returns:
 416:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
 417:Generated_Source\PSoC5/Clock_QD_3.c **** *
 418:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 21


 419:Generated_Source\PSoC5/Clock_QD_3.c **** void Clock_QD_3_SetSourceRegister(uint8 clkSource) 
 420:Generated_Source\PSoC5/Clock_QD_3.c **** {
 721              		.loc 1 420 0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 16
 724              		@ frame_needed = 1, uses_anonymous_args = 0
 725 0000 80B5     		push	{r7, lr}
 726              		.cfi_def_cfa_offset 8
 727              		.cfi_offset 7, -8
 728              		.cfi_offset 14, -4
 729 0002 84B0     		sub	sp, sp, #16
 730              		.cfi_def_cfa_offset 24
 731 0004 00AF     		add	r7, sp, #0
 732              		.cfi_def_cfa_register 7
 733 0006 0346     		mov	r3, r0
 734 0008 FB71     		strb	r3, [r7, #7]
 421:Generated_Source\PSoC5/Clock_QD_3.c ****     uint16 currDiv = Clock_QD_3_GetDividerRegister();
 735              		.loc 1 421 0
 736 000a FFF7FEFF 		bl	Clock_QD_3_GetDividerRegister
 737 000e 0346     		mov	r3, r0
 738 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 422:Generated_Source\PSoC5/Clock_QD_3.c ****     uint8 oldSrc = Clock_QD_3_GetSourceRegister();
 739              		.loc 1 422 0
 740 0012 FFF7FEFF 		bl	Clock_QD_3_GetSourceRegister
 741 0016 0346     		mov	r3, r0
 742 0018 7B73     		strb	r3, [r7, #13]
 423:Generated_Source\PSoC5/Clock_QD_3.c **** 
 424:Generated_Source\PSoC5/Clock_QD_3.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 743              		.loc 1 424 0
 744 001a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 745 001c 002B     		cmp	r3, #0
 746 001e 1BD0     		beq	.L47
 747              		.loc 1 424 0 is_stmt 0 discriminator 1
 748 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 749 0022 002B     		cmp	r3, #0
 750 0024 18D1     		bne	.L47
 425:Generated_Source\PSoC5/Clock_QD_3.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 751              		.loc 1 425 0 is_stmt 1
 752 0026 FB89     		ldrh	r3, [r7, #14]
 753 0028 002B     		cmp	r3, #0
 754 002a 15D1     		bne	.L47
 426:Generated_Source\PSoC5/Clock_QD_3.c ****     {
 427:Generated_Source\PSoC5/Clock_QD_3.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:Generated_Source\PSoC5/Clock_QD_3.c ****         /* then set the source so we are consistent.                                */
 429:Generated_Source\PSoC5/Clock_QD_3.c ****         Clock_QD_3_MOD_SRC |= CYCLK_SSS;
 755              		.loc 1 429 0
 756 002c 224A     		ldr	r2, .L50
 757 002e 224B     		ldr	r3, .L50
 758 0030 1B78     		ldrb	r3, [r3]
 759 0032 DBB2     		uxtb	r3, r3
 760 0034 43F04003 		orr	r3, r3, #64
 761 0038 DBB2     		uxtb	r3, r3
 762 003a 1370     		strb	r3, [r2]
 430:Generated_Source\PSoC5/Clock_QD_3.c ****         Clock_QD_3_MOD_SRC =
 763              		.loc 1 430 0
 764 003c 1E4B     		ldr	r3, .L50
 431:Generated_Source\PSoC5/Clock_QD_3.c ****             (Clock_QD_3_MOD_SRC & (uint8)(~Clock_QD_3_SRC_SEL_MSK)) | clkSource;
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 22


 765              		.loc 1 431 0
 766 003e 1E4A     		ldr	r2, .L50
 767 0040 1278     		ldrb	r2, [r2]
 768 0042 D2B2     		uxtb	r2, r2
 430:Generated_Source\PSoC5/Clock_QD_3.c ****         Clock_QD_3_MOD_SRC =
 769              		.loc 1 430 0
 770 0044 D2B2     		uxtb	r2, r2
 771 0046 22F00702 		bic	r2, r2, #7
 772 004a D1B2     		uxtb	r1, r2
 773 004c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 774 004e 0A43     		orrs	r2, r2, r1
 775 0050 D2B2     		uxtb	r2, r2
 776 0052 D2B2     		uxtb	r2, r2
 777 0054 1A70     		strb	r2, [r3]
 778 0056 2BE0     		b	.L46
 779              	.L47:
 432:Generated_Source\PSoC5/Clock_QD_3.c ****     }
 433:Generated_Source\PSoC5/Clock_QD_3.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 780              		.loc 1 433 0
 781 0058 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 782 005a 002B     		cmp	r3, #0
 783 005c 1BD1     		bne	.L49
 784              		.loc 1 433 0 is_stmt 0 discriminator 1
 785 005e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 786 0060 002B     		cmp	r3, #0
 787 0062 18D0     		beq	.L49
 434:Generated_Source\PSoC5/Clock_QD_3.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 788              		.loc 1 434 0 is_stmt 1
 789 0064 FB89     		ldrh	r3, [r7, #14]
 790 0066 002B     		cmp	r3, #0
 791 0068 15D1     		bne	.L49
 435:Generated_Source\PSoC5/Clock_QD_3.c ****     {
 436:Generated_Source\PSoC5/Clock_QD_3.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:Generated_Source\PSoC5/Clock_QD_3.c ****         /* lock when we clear SSS.                                                  */
 438:Generated_Source\PSoC5/Clock_QD_3.c ****         Clock_QD_3_MOD_SRC =
 792              		.loc 1 438 0
 793 006a 134B     		ldr	r3, .L50
 439:Generated_Source\PSoC5/Clock_QD_3.c ****             (Clock_QD_3_MOD_SRC & (uint8)(~Clock_QD_3_SRC_SEL_MSK)) | clkSource;
 794              		.loc 1 439 0
 795 006c 124A     		ldr	r2, .L50
 796 006e 1278     		ldrb	r2, [r2]
 797 0070 D2B2     		uxtb	r2, r2
 438:Generated_Source\PSoC5/Clock_QD_3.c ****             (Clock_QD_3_MOD_SRC & (uint8)(~Clock_QD_3_SRC_SEL_MSK)) | clkSource;
 798              		.loc 1 438 0
 799 0072 D2B2     		uxtb	r2, r2
 800 0074 22F00702 		bic	r2, r2, #7
 801 0078 D1B2     		uxtb	r1, r2
 802 007a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 803 007c 0A43     		orrs	r2, r2, r1
 804 007e D2B2     		uxtb	r2, r2
 805 0080 D2B2     		uxtb	r2, r2
 806 0082 1A70     		strb	r2, [r3]
 440:Generated_Source\PSoC5/Clock_QD_3.c ****         Clock_QD_3_MOD_SRC &= (uint8)(~CYCLK_SSS);
 807              		.loc 1 440 0
 808 0084 0C4A     		ldr	r2, .L50
 809 0086 0C4B     		ldr	r3, .L50
 810 0088 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 23


 811 008a DBB2     		uxtb	r3, r3
 812 008c 23F04003 		bic	r3, r3, #64
 813 0090 DBB2     		uxtb	r3, r3
 814 0092 1370     		strb	r3, [r2]
 815 0094 0CE0     		b	.L46
 816              	.L49:
 441:Generated_Source\PSoC5/Clock_QD_3.c ****     }
 442:Generated_Source\PSoC5/Clock_QD_3.c ****     else
 443:Generated_Source\PSoC5/Clock_QD_3.c ****     {
 444:Generated_Source\PSoC5/Clock_QD_3.c ****         Clock_QD_3_MOD_SRC =
 817              		.loc 1 444 0
 818 0096 084B     		ldr	r3, .L50
 445:Generated_Source\PSoC5/Clock_QD_3.c ****             (Clock_QD_3_MOD_SRC & (uint8)(~Clock_QD_3_SRC_SEL_MSK)) | clkSource;
 819              		.loc 1 445 0
 820 0098 074A     		ldr	r2, .L50
 821 009a 1278     		ldrb	r2, [r2]
 822 009c D2B2     		uxtb	r2, r2
 444:Generated_Source\PSoC5/Clock_QD_3.c ****             (Clock_QD_3_MOD_SRC & (uint8)(~Clock_QD_3_SRC_SEL_MSK)) | clkSource;
 823              		.loc 1 444 0
 824 009e D2B2     		uxtb	r2, r2
 825 00a0 22F00702 		bic	r2, r2, #7
 826 00a4 D1B2     		uxtb	r1, r2
 827 00a6 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 828 00a8 0A43     		orrs	r2, r2, r1
 829 00aa D2B2     		uxtb	r2, r2
 830 00ac D2B2     		uxtb	r2, r2
 831 00ae 1A70     		strb	r2, [r3]
 832              	.L46:
 446:Generated_Source\PSoC5/Clock_QD_3.c ****     }
 447:Generated_Source\PSoC5/Clock_QD_3.c **** }
 833              		.loc 1 447 0
 834 00b0 1037     		adds	r7, r7, #16
 835              		.cfi_def_cfa_offset 8
 836 00b2 BD46     		mov	sp, r7
 837              		.cfi_def_cfa_register 13
 838              		@ sp needed
 839 00b4 80BD     		pop	{r7, pc}
 840              	.L51:
 841 00b6 00BF     		.align	2
 842              	.L50:
 843 00b8 06410040 		.word	1073758470
 844              		.cfi_endproc
 845              	.LFE9:
 846              		.size	Clock_QD_3_SetSourceRegister, .-Clock_QD_3_SetSourceRegister
 847              		.section	.text.Clock_QD_3_GetSourceRegister,"ax",%progbits
 848              		.align	2
 849              		.global	Clock_QD_3_GetSourceRegister
 850              		.thumb
 851              		.thumb_func
 852              		.type	Clock_QD_3_GetSourceRegister, %function
 853              	Clock_QD_3_GetSourceRegister:
 854              	.LFB10:
 448:Generated_Source\PSoC5/Clock_QD_3.c **** 
 449:Generated_Source\PSoC5/Clock_QD_3.c **** 
 450:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
 451:Generated_Source\PSoC5/Clock_QD_3.c **** * Function Name: Clock_QD_3_GetSourceRegister
 452:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 24


 453:Generated_Source\PSoC5/Clock_QD_3.c **** *
 454:Generated_Source\PSoC5/Clock_QD_3.c **** * Summary:
 455:Generated_Source\PSoC5/Clock_QD_3.c **** *  Gets the input source of the clock.
 456:Generated_Source\PSoC5/Clock_QD_3.c **** *
 457:Generated_Source\PSoC5/Clock_QD_3.c **** * Parameters:
 458:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
 459:Generated_Source\PSoC5/Clock_QD_3.c **** *
 460:Generated_Source\PSoC5/Clock_QD_3.c **** * Returns:
 461:Generated_Source\PSoC5/Clock_QD_3.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:Generated_Source\PSoC5/Clock_QD_3.c **** *
 463:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
 464:Generated_Source\PSoC5/Clock_QD_3.c **** uint8 Clock_QD_3_GetSourceRegister(void) 
 465:Generated_Source\PSoC5/Clock_QD_3.c **** {
 855              		.loc 1 465 0
 856              		.cfi_startproc
 857              		@ args = 0, pretend = 0, frame = 0
 858              		@ frame_needed = 1, uses_anonymous_args = 0
 859              		@ link register save eliminated.
 860 0000 80B4     		push	{r7}
 861              		.cfi_def_cfa_offset 4
 862              		.cfi_offset 7, -4
 863 0002 00AF     		add	r7, sp, #0
 864              		.cfi_def_cfa_register 7
 466:Generated_Source\PSoC5/Clock_QD_3.c ****     return Clock_QD_3_MOD_SRC & Clock_QD_3_SRC_SEL_MSK;
 865              		.loc 1 466 0
 866 0004 054B     		ldr	r3, .L54
 867 0006 1B78     		ldrb	r3, [r3]
 868 0008 DBB2     		uxtb	r3, r3
 869 000a 03F00703 		and	r3, r3, #7
 870 000e DBB2     		uxtb	r3, r3
 467:Generated_Source\PSoC5/Clock_QD_3.c **** }
 871              		.loc 1 467 0
 872 0010 1846     		mov	r0, r3
 873 0012 BD46     		mov	sp, r7
 874              		.cfi_def_cfa_register 13
 875              		@ sp needed
 876 0014 5DF8047B 		ldr	r7, [sp], #4
 877              		.cfi_restore 7
 878              		.cfi_def_cfa_offset 0
 879 0018 7047     		bx	lr
 880              	.L55:
 881 001a 00BF     		.align	2
 882              	.L54:
 883 001c 06410040 		.word	1073758470
 884              		.cfi_endproc
 885              	.LFE10:
 886              		.size	Clock_QD_3_GetSourceRegister, .-Clock_QD_3_GetSourceRegister
 887              		.section	.text.Clock_QD_3_SetPhaseRegister,"ax",%progbits
 888              		.align	2
 889              		.global	Clock_QD_3_SetPhaseRegister
 890              		.thumb
 891              		.thumb_func
 892              		.type	Clock_QD_3_SetPhaseRegister, %function
 893              	Clock_QD_3_SetPhaseRegister:
 894              	.LFB11:
 468:Generated_Source\PSoC5/Clock_QD_3.c **** 
 469:Generated_Source\PSoC5/Clock_QD_3.c **** 
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 25


 470:Generated_Source\PSoC5/Clock_QD_3.c **** #if defined(Clock_QD_3__CFG3)
 471:Generated_Source\PSoC5/Clock_QD_3.c **** 
 472:Generated_Source\PSoC5/Clock_QD_3.c **** 
 473:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
 474:Generated_Source\PSoC5/Clock_QD_3.c **** * Function Name: Clock_QD_3_SetPhaseRegister
 475:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
 476:Generated_Source\PSoC5/Clock_QD_3.c **** *
 477:Generated_Source\PSoC5/Clock_QD_3.c **** * Summary:
 478:Generated_Source\PSoC5/Clock_QD_3.c **** *  Sets the phase delay of the analog clock. This function is only available
 479:Generated_Source\PSoC5/Clock_QD_3.c **** *  for analog clocks. The clock must be disabled before changing the phase
 480:Generated_Source\PSoC5/Clock_QD_3.c **** *  delay to avoid glitches.
 481:Generated_Source\PSoC5/Clock_QD_3.c **** *
 482:Generated_Source\PSoC5/Clock_QD_3.c **** * Parameters:
 483:Generated_Source\PSoC5/Clock_QD_3.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 484:Generated_Source\PSoC5/Clock_QD_3.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 485:Generated_Source\PSoC5/Clock_QD_3.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 486:Generated_Source\PSoC5/Clock_QD_3.c **** *   produces a 10ns delay.
 487:Generated_Source\PSoC5/Clock_QD_3.c **** *
 488:Generated_Source\PSoC5/Clock_QD_3.c **** * Returns:
 489:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
 490:Generated_Source\PSoC5/Clock_QD_3.c **** *
 491:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
 492:Generated_Source\PSoC5/Clock_QD_3.c **** void Clock_QD_3_SetPhaseRegister(uint8 clkPhase) 
 493:Generated_Source\PSoC5/Clock_QD_3.c **** {
 895              		.loc 1 493 0
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 8
 898              		@ frame_needed = 1, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 900 0000 80B4     		push	{r7}
 901              		.cfi_def_cfa_offset 4
 902              		.cfi_offset 7, -4
 903 0002 83B0     		sub	sp, sp, #12
 904              		.cfi_def_cfa_offset 16
 905 0004 00AF     		add	r7, sp, #0
 906              		.cfi_def_cfa_register 7
 907 0006 0346     		mov	r3, r0
 908 0008 FB71     		strb	r3, [r7, #7]
 494:Generated_Source\PSoC5/Clock_QD_3.c ****     Clock_QD_3_PHASE = clkPhase & Clock_QD_3_PHASE_MASK;
 909              		.loc 1 494 0
 910 000a 054A     		ldr	r2, .L57
 911 000c FB79     		ldrb	r3, [r7, #7]
 912 000e 03F00F03 		and	r3, r3, #15
 913 0012 DBB2     		uxtb	r3, r3
 914 0014 1370     		strb	r3, [r2]
 495:Generated_Source\PSoC5/Clock_QD_3.c **** }
 915              		.loc 1 495 0
 916 0016 0C37     		adds	r7, r7, #12
 917              		.cfi_def_cfa_offset 4
 918 0018 BD46     		mov	sp, r7
 919              		.cfi_def_cfa_register 13
 920              		@ sp needed
 921 001a 5DF8047B 		ldr	r7, [sp], #4
 922              		.cfi_restore 7
 923              		.cfi_def_cfa_offset 0
 924 001e 7047     		bx	lr
 925              	.L58:
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 26


 926              		.align	2
 927              	.L57:
 928 0020 07410040 		.word	1073758471
 929              		.cfi_endproc
 930              	.LFE11:
 931              		.size	Clock_QD_3_SetPhaseRegister, .-Clock_QD_3_SetPhaseRegister
 932              		.section	.text.Clock_QD_3_GetPhaseRegister,"ax",%progbits
 933              		.align	2
 934              		.global	Clock_QD_3_GetPhaseRegister
 935              		.thumb
 936              		.thumb_func
 937              		.type	Clock_QD_3_GetPhaseRegister, %function
 938              	Clock_QD_3_GetPhaseRegister:
 939              	.LFB12:
 496:Generated_Source\PSoC5/Clock_QD_3.c **** 
 497:Generated_Source\PSoC5/Clock_QD_3.c **** 
 498:Generated_Source\PSoC5/Clock_QD_3.c **** /*******************************************************************************
 499:Generated_Source\PSoC5/Clock_QD_3.c **** * Function Name: Clock_QD_3_GetPhase
 500:Generated_Source\PSoC5/Clock_QD_3.c **** ********************************************************************************
 501:Generated_Source\PSoC5/Clock_QD_3.c **** *
 502:Generated_Source\PSoC5/Clock_QD_3.c **** * Summary:
 503:Generated_Source\PSoC5/Clock_QD_3.c **** *  Gets the phase delay of the analog clock. This function is only available
 504:Generated_Source\PSoC5/Clock_QD_3.c **** *  for analog clocks.
 505:Generated_Source\PSoC5/Clock_QD_3.c **** *
 506:Generated_Source\PSoC5/Clock_QD_3.c **** * Parameters:
 507:Generated_Source\PSoC5/Clock_QD_3.c **** *  None
 508:Generated_Source\PSoC5/Clock_QD_3.c **** *
 509:Generated_Source\PSoC5/Clock_QD_3.c **** * Returns:
 510:Generated_Source\PSoC5/Clock_QD_3.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 511:Generated_Source\PSoC5/Clock_QD_3.c **** *
 512:Generated_Source\PSoC5/Clock_QD_3.c **** *******************************************************************************/
 513:Generated_Source\PSoC5/Clock_QD_3.c **** uint8 Clock_QD_3_GetPhaseRegister(void) 
 514:Generated_Source\PSoC5/Clock_QD_3.c **** {
 940              		.loc 1 514 0
 941              		.cfi_startproc
 942              		@ args = 0, pretend = 0, frame = 0
 943              		@ frame_needed = 1, uses_anonymous_args = 0
 944              		@ link register save eliminated.
 945 0000 80B4     		push	{r7}
 946              		.cfi_def_cfa_offset 4
 947              		.cfi_offset 7, -4
 948 0002 00AF     		add	r7, sp, #0
 949              		.cfi_def_cfa_register 7
 515:Generated_Source\PSoC5/Clock_QD_3.c ****     return Clock_QD_3_PHASE & Clock_QD_3_PHASE_MASK;
 950              		.loc 1 515 0
 951 0004 054B     		ldr	r3, .L61
 952 0006 1B78     		ldrb	r3, [r3]
 953 0008 DBB2     		uxtb	r3, r3
 954 000a 03F00F03 		and	r3, r3, #15
 955 000e DBB2     		uxtb	r3, r3
 516:Generated_Source\PSoC5/Clock_QD_3.c **** }
 956              		.loc 1 516 0
 957 0010 1846     		mov	r0, r3
 958 0012 BD46     		mov	sp, r7
 959              		.cfi_def_cfa_register 13
 960              		@ sp needed
 961 0014 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 27


 962              		.cfi_restore 7
 963              		.cfi_def_cfa_offset 0
 964 0018 7047     		bx	lr
 965              	.L62:
 966 001a 00BF     		.align	2
 967              	.L61:
 968 001c 07410040 		.word	1073758471
 969              		.cfi_endproc
 970              	.LFE12:
 971              		.size	Clock_QD_3_GetPhaseRegister, .-Clock_QD_3_GetPhaseRegister
 972              		.text
 973              	.Letext0:
 974              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 975              		.section	.debug_info,"",%progbits
 976              	.Ldebug_info0:
 977 0000 93020000 		.4byte	0x293
 978 0004 0400     		.2byte	0x4
 979 0006 00000000 		.4byte	.Ldebug_abbrev0
 980 000a 04       		.byte	0x4
 981 000b 01       		.uleb128 0x1
 982 000c A3000000 		.4byte	.LASF40
 983 0010 01       		.byte	0x1
 984 0011 B7020000 		.4byte	.LASF41
 985 0015 F6020000 		.4byte	.LASF42
 986 0019 00000000 		.4byte	.Ldebug_ranges0+0
 987 001d 00000000 		.4byte	0
 988 0021 00000000 		.4byte	.Ldebug_line0
 989 0025 02       		.uleb128 0x2
 990 0026 01       		.byte	0x1
 991 0027 06       		.byte	0x6
 992 0028 88010000 		.4byte	.LASF0
 993 002c 02       		.uleb128 0x2
 994 002d 01       		.byte	0x1
 995 002e 08       		.byte	0x8
 996 002f 6E010000 		.4byte	.LASF1
 997 0033 02       		.uleb128 0x2
 998 0034 02       		.byte	0x2
 999 0035 05       		.byte	0x5
 1000 0036 0E000000 		.4byte	.LASF2
 1001 003a 02       		.uleb128 0x2
 1002 003b 02       		.byte	0x2
 1003 003c 07       		.byte	0x7
 1004 003d D0010000 		.4byte	.LASF3
 1005 0041 02       		.uleb128 0x2
 1006 0042 04       		.byte	0x4
 1007 0043 05       		.byte	0x5
 1008 0044 E8010000 		.4byte	.LASF4
 1009 0048 02       		.uleb128 0x2
 1010 0049 04       		.byte	0x4
 1011 004a 07       		.byte	0x7
 1012 004b 6A020000 		.4byte	.LASF5
 1013 004f 02       		.uleb128 0x2
 1014 0050 08       		.byte	0x8
 1015 0051 05       		.byte	0x5
 1016 0052 95000000 		.4byte	.LASF6
 1017 0056 02       		.uleb128 0x2
 1018 0057 08       		.byte	0x8
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 28


 1019 0058 07       		.byte	0x7
 1020 0059 94010000 		.4byte	.LASF7
 1021 005d 03       		.uleb128 0x3
 1022 005e 04       		.byte	0x4
 1023 005f 05       		.byte	0x5
 1024 0060 696E7400 		.ascii	"int\000"
 1025 0064 02       		.uleb128 0x2
 1026 0065 04       		.byte	0x4
 1027 0066 07       		.byte	0x7
 1028 0067 AB010000 		.4byte	.LASF8
 1029 006b 04       		.uleb128 0x4
 1030 006c 7E000000 		.4byte	.LASF9
 1031 0070 02       		.byte	0x2
 1032 0071 C2       		.byte	0xc2
 1033 0072 2C000000 		.4byte	0x2c
 1034 0076 04       		.uleb128 0x4
 1035 0077 68000000 		.4byte	.LASF10
 1036 007b 02       		.byte	0x2
 1037 007c C3       		.byte	0xc3
 1038 007d 3A000000 		.4byte	0x3a
 1039 0081 02       		.uleb128 0x2
 1040 0082 04       		.byte	0x4
 1041 0083 04       		.byte	0x4
 1042 0084 8F000000 		.4byte	.LASF11
 1043 0088 02       		.uleb128 0x2
 1044 0089 08       		.byte	0x8
 1045 008a 04       		.byte	0x4
 1046 008b 7C020000 		.4byte	.LASF12
 1047 008f 02       		.uleb128 0x2
 1048 0090 01       		.byte	0x1
 1049 0091 08       		.byte	0x8
 1050 0092 E3010000 		.4byte	.LASF13
 1051 0096 05       		.uleb128 0x5
 1052 0097 65020000 		.4byte	.LASF14
 1053 009b 02       		.byte	0x2
 1054 009c 6C01     		.2byte	0x16c
 1055 009e A2000000 		.4byte	0xa2
 1056 00a2 06       		.uleb128 0x6
 1057 00a3 6B000000 		.4byte	0x6b
 1058 00a7 05       		.uleb128 0x5
 1059 00a8 08000000 		.4byte	.LASF15
 1060 00ac 02       		.byte	0x2
 1061 00ad 6D01     		.2byte	0x16d
 1062 00af B3000000 		.4byte	0xb3
 1063 00b3 06       		.uleb128 0x6
 1064 00b4 76000000 		.4byte	0x76
 1065 00b8 07       		.uleb128 0x7
 1066 00b9 31010000 		.4byte	.LASF16
 1067 00bd 01       		.byte	0x1
 1068 00be 2D       		.byte	0x2d
 1069 00bf 00000000 		.4byte	.LFB0
 1070 00c3 34000000 		.4byte	.LFE0-.LFB0
 1071 00c7 01       		.uleb128 0x1
 1072 00c8 9C       		.byte	0x9c
 1073 00c9 07       		.uleb128 0x7
 1074 00ca A7020000 		.4byte	.LASF17
 1075 00ce 01       		.byte	0x1
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 29


 1076 00cf 47       		.byte	0x47
 1077 00d0 00000000 		.4byte	.LFB1
 1078 00d4 34000000 		.4byte	.LFE1-.LFB1
 1079 00d8 01       		.uleb128 0x1
 1080 00d9 9C       		.byte	0x9c
 1081 00da 08       		.uleb128 0x8
 1082 00db 36000000 		.4byte	.LASF18
 1083 00df 01       		.byte	0x1
 1084 00e0 64       		.byte	0x64
 1085 00e1 00000000 		.4byte	.LFB2
 1086 00e5 B0000000 		.4byte	.LFE2-.LFB2
 1087 00e9 01       		.uleb128 0x1
 1088 00ea 9C       		.byte	0x9c
 1089 00eb 08010000 		.4byte	0x108
 1090 00ef 09       		.uleb128 0x9
 1091 00f0 14000000 		.4byte	.LBB2
 1092 00f4 70000000 		.4byte	.LBE2-.LBB2
 1093 00f8 0A       		.uleb128 0xa
 1094 00f9 20020000 		.4byte	.LASF24
 1095 00fd 01       		.byte	0x1
 1096 00fe 69       		.byte	0x69
 1097 00ff 76000000 		.4byte	0x76
 1098 0103 02       		.uleb128 0x2
 1099 0104 91       		.byte	0x91
 1100 0105 76       		.sleb128 -10
 1101 0106 00       		.byte	0
 1102 0107 00       		.byte	0
 1103 0108 08       		.uleb128 0x8
 1104 0109 B8010000 		.4byte	.LASF19
 1105 010d 01       		.byte	0x1
 1106 010e 9D       		.byte	0x9d
 1107 010f 00000000 		.4byte	.LFB3
 1108 0113 40000000 		.4byte	.LFE3-.LFB3
 1109 0117 01       		.uleb128 0x1
 1110 0118 9C       		.byte	0x9c
 1111 0119 2C010000 		.4byte	0x12c
 1112 011d 0B       		.uleb128 0xb
 1113 011e 5F010000 		.4byte	.LASF21
 1114 0122 01       		.byte	0x1
 1115 0123 9D       		.byte	0x9d
 1116 0124 6B000000 		.4byte	0x6b
 1117 0128 02       		.uleb128 0x2
 1118 0129 91       		.byte	0x91
 1119 012a 77       		.sleb128 -9
 1120 012b 00       		.byte	0
 1121 012c 0C       		.uleb128 0xc
 1122 012d 18000000 		.4byte	.LASF20
 1123 0131 01       		.byte	0x1
 1124 0132 C1       		.byte	0xc1
 1125 0133 00000000 		.4byte	.LFB4
 1126 0137 60010000 		.4byte	.LFE4-.LFB4
 1127 013b 01       		.uleb128 0x1
 1128 013c 9C       		.byte	0x9c
 1129 013d 88010000 		.4byte	0x188
 1130 0141 0B       		.uleb128 0xb
 1131 0142 84000000 		.4byte	.LASF22
 1132 0146 01       		.byte	0x1
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 30


 1133 0147 C1       		.byte	0xc1
 1134 0148 76000000 		.4byte	0x76
 1135 014c 02       		.uleb128 0x2
 1136 014d 91       		.byte	0x91
 1137 014e 6E       		.sleb128 -18
 1138 014f 0B       		.uleb128 0xb
 1139 0150 6F000000 		.4byte	.LASF23
 1140 0154 01       		.byte	0x1
 1141 0155 C1       		.byte	0xc1
 1142 0156 6B000000 		.4byte	0x6b
 1143 015a 02       		.uleb128 0x2
 1144 015b 91       		.byte	0x91
 1145 015c 6D       		.sleb128 -19
 1146 015d 0A       		.uleb128 0xa
 1147 015e 9F020000 		.4byte	.LASF25
 1148 0162 01       		.byte	0x1
 1149 0163 C4       		.byte	0xc4
 1150 0164 6B000000 		.4byte	0x6b
 1151 0168 02       		.uleb128 0x2
 1152 0169 91       		.byte	0x91
 1153 016a 73       		.sleb128 -13
 1154 016b 0A       		.uleb128 0xa
 1155 016c FB010000 		.4byte	.LASF26
 1156 0170 01       		.byte	0x1
 1157 0171 C6       		.byte	0xc6
 1158 0172 6B000000 		.4byte	0x6b
 1159 0176 02       		.uleb128 0x2
 1160 0177 91       		.byte	0x91
 1161 0178 77       		.sleb128 -9
 1162 0179 0A       		.uleb128 0xa
 1163 017a 20020000 		.4byte	.LASF24
 1164 017e 01       		.byte	0x1
 1165 017f C7       		.byte	0xc7
 1166 0180 76000000 		.4byte	0x76
 1167 0184 02       		.uleb128 0x2
 1168 0185 91       		.byte	0x91
 1169 0186 74       		.sleb128 -12
 1170 0187 00       		.byte	0
 1171 0188 0D       		.uleb128 0xd
 1172 0189 2B020000 		.4byte	.LASF30
 1173 018d 01       		.byte	0x1
 1174 018e 2901     		.2byte	0x129
 1175 0190 76000000 		.4byte	0x76
 1176 0194 00000000 		.4byte	.LFB5
 1177 0198 18000000 		.4byte	.LFE5-.LFB5
 1178 019c 01       		.uleb128 0x1
 1179 019d 9C       		.byte	0x9c
 1180 019e 0E       		.uleb128 0xe
 1181 019f 31030000 		.4byte	.LASF27
 1182 01a3 01       		.byte	0x1
 1183 01a4 4C01     		.2byte	0x14c
 1184 01a6 00000000 		.4byte	.LFB6
 1185 01aa 34000000 		.4byte	.LFE6-.LFB6
 1186 01ae 01       		.uleb128 0x1
 1187 01af 9C       		.byte	0x9c
 1188 01b0 C4010000 		.4byte	0x1c4
 1189 01b4 0F       		.uleb128 0xf
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 31


 1190 01b5 7C010000 		.4byte	.LASF28
 1191 01b9 01       		.byte	0x1
 1192 01ba 4C01     		.2byte	0x14c
 1193 01bc 6B000000 		.4byte	0x6b
 1194 01c0 02       		.uleb128 0x2
 1195 01c1 91       		.byte	0x91
 1196 01c2 77       		.sleb128 -9
 1197 01c3 00       		.byte	0
 1198 01c4 0E       		.uleb128 0xe
 1199 01c5 03020000 		.4byte	.LASF29
 1200 01c9 01       		.byte	0x1
 1201 01ca 6F01     		.2byte	0x16f
 1202 01cc 00000000 		.4byte	.LFB7
 1203 01d0 34000000 		.4byte	.LFE7-.LFB7
 1204 01d4 01       		.uleb128 0x1
 1205 01d5 9C       		.byte	0x9c
 1206 01d6 EA010000 		.4byte	0x1ea
 1207 01da 0F       		.uleb128 0xf
 1208 01db 7C010000 		.4byte	.LASF28
 1209 01df 01       		.byte	0x1
 1210 01e0 6F01     		.2byte	0x16f
 1211 01e2 6B000000 		.4byte	0x6b
 1212 01e6 02       		.uleb128 0x2
 1213 01e7 91       		.byte	0x91
 1214 01e8 77       		.sleb128 -9
 1215 01e9 00       		.byte	0
 1216 01ea 0D       		.uleb128 0xd
 1217 01eb DB020000 		.4byte	.LASF31
 1218 01ef 01       		.byte	0x1
 1219 01f0 8401     		.2byte	0x184
 1220 01f2 6B000000 		.4byte	0x6b
 1221 01f6 00000000 		.4byte	.LFB8
 1222 01fa 20000000 		.4byte	.LFE8-.LFB8
 1223 01fe 01       		.uleb128 0x1
 1224 01ff 9C       		.byte	0x9c
 1225 0200 10       		.uleb128 0x10
 1226 0201 4B000000 		.4byte	.LASF32
 1227 0205 01       		.byte	0x1
 1228 0206 A301     		.2byte	0x1a3
 1229 0208 00000000 		.4byte	.LFB9
 1230 020c BC000000 		.4byte	.LFE9-.LFB9
 1231 0210 01       		.uleb128 0x1
 1232 0211 9C       		.byte	0x9c
 1233 0212 44020000 		.4byte	0x244
 1234 0216 0F       		.uleb128 0xf
 1235 0217 F1010000 		.4byte	.LASF33
 1236 021b 01       		.byte	0x1
 1237 021c A301     		.2byte	0x1a3
 1238 021e 6B000000 		.4byte	0x6b
 1239 0222 02       		.uleb128 0x2
 1240 0223 91       		.byte	0x91
 1241 0224 6F       		.sleb128 -17
 1242 0225 11       		.uleb128 0x11
 1243 0226 00000000 		.4byte	.LASF34
 1244 022a 01       		.byte	0x1
 1245 022b A501     		.2byte	0x1a5
 1246 022d 76000000 		.4byte	0x76
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 32


 1247 0231 02       		.uleb128 0x2
 1248 0232 91       		.byte	0x91
 1249 0233 76       		.sleb128 -10
 1250 0234 11       		.uleb128 0x11
 1251 0235 77000000 		.4byte	.LASF35
 1252 0239 01       		.byte	0x1
 1253 023a A601     		.2byte	0x1a6
 1254 023c 6B000000 		.4byte	0x6b
 1255 0240 02       		.uleb128 0x2
 1256 0241 91       		.byte	0x91
 1257 0242 75       		.sleb128 -11
 1258 0243 00       		.byte	0
 1259 0244 0D       		.uleb128 0xd
 1260 0245 42010000 		.4byte	.LASF36
 1261 0249 01       		.byte	0x1
 1262 024a D001     		.2byte	0x1d0
 1263 024c 6B000000 		.4byte	0x6b
 1264 0250 00000000 		.4byte	.LFB10
 1265 0254 20000000 		.4byte	.LFE10-.LFB10
 1266 0258 01       		.uleb128 0x1
 1267 0259 9C       		.byte	0x9c
 1268 025a 0E       		.uleb128 0xe
 1269 025b 83020000 		.4byte	.LASF37
 1270 025f 01       		.byte	0x1
 1271 0260 EC01     		.2byte	0x1ec
 1272 0262 00000000 		.4byte	.LFB11
 1273 0266 24000000 		.4byte	.LFE11-.LFB11
 1274 026a 01       		.uleb128 0x1
 1275 026b 9C       		.byte	0x9c
 1276 026c 80020000 		.4byte	0x280
 1277 0270 0F       		.uleb128 0xf
 1278 0271 65010000 		.4byte	.LASF38
 1279 0275 01       		.byte	0x1
 1280 0276 EC01     		.2byte	0x1ec
 1281 0278 6B000000 		.4byte	0x6b
 1282 027c 02       		.uleb128 0x2
 1283 027d 91       		.byte	0x91
 1284 027e 77       		.sleb128 -9
 1285 027f 00       		.byte	0
 1286 0280 0D       		.uleb128 0xd
 1287 0281 49020000 		.4byte	.LASF39
 1288 0285 01       		.byte	0x1
 1289 0286 0102     		.2byte	0x201
 1290 0288 6B000000 		.4byte	0x6b
 1291 028c 00000000 		.4byte	.LFB12
 1292 0290 20000000 		.4byte	.LFE12-.LFB12
 1293 0294 01       		.uleb128 0x1
 1294 0295 9C       		.byte	0x9c
 1295 0296 00       		.byte	0
 1296              		.section	.debug_abbrev,"",%progbits
 1297              	.Ldebug_abbrev0:
 1298 0000 01       		.uleb128 0x1
 1299 0001 11       		.uleb128 0x11
 1300 0002 01       		.byte	0x1
 1301 0003 25       		.uleb128 0x25
 1302 0004 0E       		.uleb128 0xe
 1303 0005 13       		.uleb128 0x13
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 33


 1304 0006 0B       		.uleb128 0xb
 1305 0007 03       		.uleb128 0x3
 1306 0008 0E       		.uleb128 0xe
 1307 0009 1B       		.uleb128 0x1b
 1308 000a 0E       		.uleb128 0xe
 1309 000b 55       		.uleb128 0x55
 1310 000c 17       		.uleb128 0x17
 1311 000d 11       		.uleb128 0x11
 1312 000e 01       		.uleb128 0x1
 1313 000f 10       		.uleb128 0x10
 1314 0010 17       		.uleb128 0x17
 1315 0011 00       		.byte	0
 1316 0012 00       		.byte	0
 1317 0013 02       		.uleb128 0x2
 1318 0014 24       		.uleb128 0x24
 1319 0015 00       		.byte	0
 1320 0016 0B       		.uleb128 0xb
 1321 0017 0B       		.uleb128 0xb
 1322 0018 3E       		.uleb128 0x3e
 1323 0019 0B       		.uleb128 0xb
 1324 001a 03       		.uleb128 0x3
 1325 001b 0E       		.uleb128 0xe
 1326 001c 00       		.byte	0
 1327 001d 00       		.byte	0
 1328 001e 03       		.uleb128 0x3
 1329 001f 24       		.uleb128 0x24
 1330 0020 00       		.byte	0
 1331 0021 0B       		.uleb128 0xb
 1332 0022 0B       		.uleb128 0xb
 1333 0023 3E       		.uleb128 0x3e
 1334 0024 0B       		.uleb128 0xb
 1335 0025 03       		.uleb128 0x3
 1336 0026 08       		.uleb128 0x8
 1337 0027 00       		.byte	0
 1338 0028 00       		.byte	0
 1339 0029 04       		.uleb128 0x4
 1340 002a 16       		.uleb128 0x16
 1341 002b 00       		.byte	0
 1342 002c 03       		.uleb128 0x3
 1343 002d 0E       		.uleb128 0xe
 1344 002e 3A       		.uleb128 0x3a
 1345 002f 0B       		.uleb128 0xb
 1346 0030 3B       		.uleb128 0x3b
 1347 0031 0B       		.uleb128 0xb
 1348 0032 49       		.uleb128 0x49
 1349 0033 13       		.uleb128 0x13
 1350 0034 00       		.byte	0
 1351 0035 00       		.byte	0
 1352 0036 05       		.uleb128 0x5
 1353 0037 16       		.uleb128 0x16
 1354 0038 00       		.byte	0
 1355 0039 03       		.uleb128 0x3
 1356 003a 0E       		.uleb128 0xe
 1357 003b 3A       		.uleb128 0x3a
 1358 003c 0B       		.uleb128 0xb
 1359 003d 3B       		.uleb128 0x3b
 1360 003e 05       		.uleb128 0x5
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 34


 1361 003f 49       		.uleb128 0x49
 1362 0040 13       		.uleb128 0x13
 1363 0041 00       		.byte	0
 1364 0042 00       		.byte	0
 1365 0043 06       		.uleb128 0x6
 1366 0044 35       		.uleb128 0x35
 1367 0045 00       		.byte	0
 1368 0046 49       		.uleb128 0x49
 1369 0047 13       		.uleb128 0x13
 1370 0048 00       		.byte	0
 1371 0049 00       		.byte	0
 1372 004a 07       		.uleb128 0x7
 1373 004b 2E       		.uleb128 0x2e
 1374 004c 00       		.byte	0
 1375 004d 3F       		.uleb128 0x3f
 1376 004e 19       		.uleb128 0x19
 1377 004f 03       		.uleb128 0x3
 1378 0050 0E       		.uleb128 0xe
 1379 0051 3A       		.uleb128 0x3a
 1380 0052 0B       		.uleb128 0xb
 1381 0053 3B       		.uleb128 0x3b
 1382 0054 0B       		.uleb128 0xb
 1383 0055 27       		.uleb128 0x27
 1384 0056 19       		.uleb128 0x19
 1385 0057 11       		.uleb128 0x11
 1386 0058 01       		.uleb128 0x1
 1387 0059 12       		.uleb128 0x12
 1388 005a 06       		.uleb128 0x6
 1389 005b 40       		.uleb128 0x40
 1390 005c 18       		.uleb128 0x18
 1391 005d 9742     		.uleb128 0x2117
 1392 005f 19       		.uleb128 0x19
 1393 0060 00       		.byte	0
 1394 0061 00       		.byte	0
 1395 0062 08       		.uleb128 0x8
 1396 0063 2E       		.uleb128 0x2e
 1397 0064 01       		.byte	0x1
 1398 0065 3F       		.uleb128 0x3f
 1399 0066 19       		.uleb128 0x19
 1400 0067 03       		.uleb128 0x3
 1401 0068 0E       		.uleb128 0xe
 1402 0069 3A       		.uleb128 0x3a
 1403 006a 0B       		.uleb128 0xb
 1404 006b 3B       		.uleb128 0x3b
 1405 006c 0B       		.uleb128 0xb
 1406 006d 27       		.uleb128 0x27
 1407 006e 19       		.uleb128 0x19
 1408 006f 11       		.uleb128 0x11
 1409 0070 01       		.uleb128 0x1
 1410 0071 12       		.uleb128 0x12
 1411 0072 06       		.uleb128 0x6
 1412 0073 40       		.uleb128 0x40
 1413 0074 18       		.uleb128 0x18
 1414 0075 9742     		.uleb128 0x2117
 1415 0077 19       		.uleb128 0x19
 1416 0078 01       		.uleb128 0x1
 1417 0079 13       		.uleb128 0x13
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 35


 1418 007a 00       		.byte	0
 1419 007b 00       		.byte	0
 1420 007c 09       		.uleb128 0x9
 1421 007d 0B       		.uleb128 0xb
 1422 007e 01       		.byte	0x1
 1423 007f 11       		.uleb128 0x11
 1424 0080 01       		.uleb128 0x1
 1425 0081 12       		.uleb128 0x12
 1426 0082 06       		.uleb128 0x6
 1427 0083 00       		.byte	0
 1428 0084 00       		.byte	0
 1429 0085 0A       		.uleb128 0xa
 1430 0086 34       		.uleb128 0x34
 1431 0087 00       		.byte	0
 1432 0088 03       		.uleb128 0x3
 1433 0089 0E       		.uleb128 0xe
 1434 008a 3A       		.uleb128 0x3a
 1435 008b 0B       		.uleb128 0xb
 1436 008c 3B       		.uleb128 0x3b
 1437 008d 0B       		.uleb128 0xb
 1438 008e 49       		.uleb128 0x49
 1439 008f 13       		.uleb128 0x13
 1440 0090 02       		.uleb128 0x2
 1441 0091 18       		.uleb128 0x18
 1442 0092 00       		.byte	0
 1443 0093 00       		.byte	0
 1444 0094 0B       		.uleb128 0xb
 1445 0095 05       		.uleb128 0x5
 1446 0096 00       		.byte	0
 1447 0097 03       		.uleb128 0x3
 1448 0098 0E       		.uleb128 0xe
 1449 0099 3A       		.uleb128 0x3a
 1450 009a 0B       		.uleb128 0xb
 1451 009b 3B       		.uleb128 0x3b
 1452 009c 0B       		.uleb128 0xb
 1453 009d 49       		.uleb128 0x49
 1454 009e 13       		.uleb128 0x13
 1455 009f 02       		.uleb128 0x2
 1456 00a0 18       		.uleb128 0x18
 1457 00a1 00       		.byte	0
 1458 00a2 00       		.byte	0
 1459 00a3 0C       		.uleb128 0xc
 1460 00a4 2E       		.uleb128 0x2e
 1461 00a5 01       		.byte	0x1
 1462 00a6 3F       		.uleb128 0x3f
 1463 00a7 19       		.uleb128 0x19
 1464 00a8 03       		.uleb128 0x3
 1465 00a9 0E       		.uleb128 0xe
 1466 00aa 3A       		.uleb128 0x3a
 1467 00ab 0B       		.uleb128 0xb
 1468 00ac 3B       		.uleb128 0x3b
 1469 00ad 0B       		.uleb128 0xb
 1470 00ae 27       		.uleb128 0x27
 1471 00af 19       		.uleb128 0x19
 1472 00b0 11       		.uleb128 0x11
 1473 00b1 01       		.uleb128 0x1
 1474 00b2 12       		.uleb128 0x12
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 36


 1475 00b3 06       		.uleb128 0x6
 1476 00b4 40       		.uleb128 0x40
 1477 00b5 18       		.uleb128 0x18
 1478 00b6 9642     		.uleb128 0x2116
 1479 00b8 19       		.uleb128 0x19
 1480 00b9 01       		.uleb128 0x1
 1481 00ba 13       		.uleb128 0x13
 1482 00bb 00       		.byte	0
 1483 00bc 00       		.byte	0
 1484 00bd 0D       		.uleb128 0xd
 1485 00be 2E       		.uleb128 0x2e
 1486 00bf 00       		.byte	0
 1487 00c0 3F       		.uleb128 0x3f
 1488 00c1 19       		.uleb128 0x19
 1489 00c2 03       		.uleb128 0x3
 1490 00c3 0E       		.uleb128 0xe
 1491 00c4 3A       		.uleb128 0x3a
 1492 00c5 0B       		.uleb128 0xb
 1493 00c6 3B       		.uleb128 0x3b
 1494 00c7 05       		.uleb128 0x5
 1495 00c8 27       		.uleb128 0x27
 1496 00c9 19       		.uleb128 0x19
 1497 00ca 49       		.uleb128 0x49
 1498 00cb 13       		.uleb128 0x13
 1499 00cc 11       		.uleb128 0x11
 1500 00cd 01       		.uleb128 0x1
 1501 00ce 12       		.uleb128 0x12
 1502 00cf 06       		.uleb128 0x6
 1503 00d0 40       		.uleb128 0x40
 1504 00d1 18       		.uleb128 0x18
 1505 00d2 9742     		.uleb128 0x2117
 1506 00d4 19       		.uleb128 0x19
 1507 00d5 00       		.byte	0
 1508 00d6 00       		.byte	0
 1509 00d7 0E       		.uleb128 0xe
 1510 00d8 2E       		.uleb128 0x2e
 1511 00d9 01       		.byte	0x1
 1512 00da 3F       		.uleb128 0x3f
 1513 00db 19       		.uleb128 0x19
 1514 00dc 03       		.uleb128 0x3
 1515 00dd 0E       		.uleb128 0xe
 1516 00de 3A       		.uleb128 0x3a
 1517 00df 0B       		.uleb128 0xb
 1518 00e0 3B       		.uleb128 0x3b
 1519 00e1 05       		.uleb128 0x5
 1520 00e2 27       		.uleb128 0x27
 1521 00e3 19       		.uleb128 0x19
 1522 00e4 11       		.uleb128 0x11
 1523 00e5 01       		.uleb128 0x1
 1524 00e6 12       		.uleb128 0x12
 1525 00e7 06       		.uleb128 0x6
 1526 00e8 40       		.uleb128 0x40
 1527 00e9 18       		.uleb128 0x18
 1528 00ea 9742     		.uleb128 0x2117
 1529 00ec 19       		.uleb128 0x19
 1530 00ed 01       		.uleb128 0x1
 1531 00ee 13       		.uleb128 0x13
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 37


 1532 00ef 00       		.byte	0
 1533 00f0 00       		.byte	0
 1534 00f1 0F       		.uleb128 0xf
 1535 00f2 05       		.uleb128 0x5
 1536 00f3 00       		.byte	0
 1537 00f4 03       		.uleb128 0x3
 1538 00f5 0E       		.uleb128 0xe
 1539 00f6 3A       		.uleb128 0x3a
 1540 00f7 0B       		.uleb128 0xb
 1541 00f8 3B       		.uleb128 0x3b
 1542 00f9 05       		.uleb128 0x5
 1543 00fa 49       		.uleb128 0x49
 1544 00fb 13       		.uleb128 0x13
 1545 00fc 02       		.uleb128 0x2
 1546 00fd 18       		.uleb128 0x18
 1547 00fe 00       		.byte	0
 1548 00ff 00       		.byte	0
 1549 0100 10       		.uleb128 0x10
 1550 0101 2E       		.uleb128 0x2e
 1551 0102 01       		.byte	0x1
 1552 0103 3F       		.uleb128 0x3f
 1553 0104 19       		.uleb128 0x19
 1554 0105 03       		.uleb128 0x3
 1555 0106 0E       		.uleb128 0xe
 1556 0107 3A       		.uleb128 0x3a
 1557 0108 0B       		.uleb128 0xb
 1558 0109 3B       		.uleb128 0x3b
 1559 010a 05       		.uleb128 0x5
 1560 010b 27       		.uleb128 0x27
 1561 010c 19       		.uleb128 0x19
 1562 010d 11       		.uleb128 0x11
 1563 010e 01       		.uleb128 0x1
 1564 010f 12       		.uleb128 0x12
 1565 0110 06       		.uleb128 0x6
 1566 0111 40       		.uleb128 0x40
 1567 0112 18       		.uleb128 0x18
 1568 0113 9642     		.uleb128 0x2116
 1569 0115 19       		.uleb128 0x19
 1570 0116 01       		.uleb128 0x1
 1571 0117 13       		.uleb128 0x13
 1572 0118 00       		.byte	0
 1573 0119 00       		.byte	0
 1574 011a 11       		.uleb128 0x11
 1575 011b 34       		.uleb128 0x34
 1576 011c 00       		.byte	0
 1577 011d 03       		.uleb128 0x3
 1578 011e 0E       		.uleb128 0xe
 1579 011f 3A       		.uleb128 0x3a
 1580 0120 0B       		.uleb128 0xb
 1581 0121 3B       		.uleb128 0x3b
 1582 0122 05       		.uleb128 0x5
 1583 0123 49       		.uleb128 0x49
 1584 0124 13       		.uleb128 0x13
 1585 0125 02       		.uleb128 0x2
 1586 0126 18       		.uleb128 0x18
 1587 0127 00       		.byte	0
 1588 0128 00       		.byte	0
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 38


 1589 0129 00       		.byte	0
 1590              		.section	.debug_aranges,"",%progbits
 1591 0000 7C000000 		.4byte	0x7c
 1592 0004 0200     		.2byte	0x2
 1593 0006 00000000 		.4byte	.Ldebug_info0
 1594 000a 04       		.byte	0x4
 1595 000b 00       		.byte	0
 1596 000c 0000     		.2byte	0
 1597 000e 0000     		.2byte	0
 1598 0010 00000000 		.4byte	.LFB0
 1599 0014 34000000 		.4byte	.LFE0-.LFB0
 1600 0018 00000000 		.4byte	.LFB1
 1601 001c 34000000 		.4byte	.LFE1-.LFB1
 1602 0020 00000000 		.4byte	.LFB2
 1603 0024 B0000000 		.4byte	.LFE2-.LFB2
 1604 0028 00000000 		.4byte	.LFB3
 1605 002c 40000000 		.4byte	.LFE3-.LFB3
 1606 0030 00000000 		.4byte	.LFB4
 1607 0034 60010000 		.4byte	.LFE4-.LFB4
 1608 0038 00000000 		.4byte	.LFB5
 1609 003c 18000000 		.4byte	.LFE5-.LFB5
 1610 0040 00000000 		.4byte	.LFB6
 1611 0044 34000000 		.4byte	.LFE6-.LFB6
 1612 0048 00000000 		.4byte	.LFB7
 1613 004c 34000000 		.4byte	.LFE7-.LFB7
 1614 0050 00000000 		.4byte	.LFB8
 1615 0054 20000000 		.4byte	.LFE8-.LFB8
 1616 0058 00000000 		.4byte	.LFB9
 1617 005c BC000000 		.4byte	.LFE9-.LFB9
 1618 0060 00000000 		.4byte	.LFB10
 1619 0064 20000000 		.4byte	.LFE10-.LFB10
 1620 0068 00000000 		.4byte	.LFB11
 1621 006c 24000000 		.4byte	.LFE11-.LFB11
 1622 0070 00000000 		.4byte	.LFB12
 1623 0074 20000000 		.4byte	.LFE12-.LFB12
 1624 0078 00000000 		.4byte	0
 1625 007c 00000000 		.4byte	0
 1626              		.section	.debug_ranges,"",%progbits
 1627              	.Ldebug_ranges0:
 1628 0000 00000000 		.4byte	.LFB0
 1629 0004 34000000 		.4byte	.LFE0
 1630 0008 00000000 		.4byte	.LFB1
 1631 000c 34000000 		.4byte	.LFE1
 1632 0010 00000000 		.4byte	.LFB2
 1633 0014 B0000000 		.4byte	.LFE2
 1634 0018 00000000 		.4byte	.LFB3
 1635 001c 40000000 		.4byte	.LFE3
 1636 0020 00000000 		.4byte	.LFB4
 1637 0024 60010000 		.4byte	.LFE4
 1638 0028 00000000 		.4byte	.LFB5
 1639 002c 18000000 		.4byte	.LFE5
 1640 0030 00000000 		.4byte	.LFB6
 1641 0034 34000000 		.4byte	.LFE6
 1642 0038 00000000 		.4byte	.LFB7
 1643 003c 34000000 		.4byte	.LFE7
 1644 0040 00000000 		.4byte	.LFB8
 1645 0044 20000000 		.4byte	.LFE8
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 39


 1646 0048 00000000 		.4byte	.LFB9
 1647 004c BC000000 		.4byte	.LFE9
 1648 0050 00000000 		.4byte	.LFB10
 1649 0054 20000000 		.4byte	.LFE10
 1650 0058 00000000 		.4byte	.LFB11
 1651 005c 24000000 		.4byte	.LFE11
 1652 0060 00000000 		.4byte	.LFB12
 1653 0064 20000000 		.4byte	.LFE12
 1654 0068 00000000 		.4byte	0
 1655 006c 00000000 		.4byte	0
 1656              		.section	.debug_line,"",%progbits
 1657              	.Ldebug_line0:
 1658 0000 C5010000 		.section	.debug_str,"MS",%progbits,1
 1658      02004700 
 1658      00000201 
 1658      FB0E0D00 
 1658      01010101 
 1659              	.LASF34:
 1660 0000 63757272 		.ascii	"currDiv\000"
 1660      44697600 
 1661              	.LASF15:
 1662 0008 72656731 		.ascii	"reg16\000"
 1662      3600
 1663              	.LASF2:
 1664 000e 73686F72 		.ascii	"short int\000"
 1664      7420696E 
 1664      7400
 1665              	.LASF20:
 1666 0018 436C6F63 		.ascii	"Clock_QD_3_SetDividerRegister\000"
 1666      6B5F5144 
 1666      5F335F53 
 1666      65744469 
 1666      76696465 
 1667              	.LASF18:
 1668 0036 436C6F63 		.ascii	"Clock_QD_3_StopBlock\000"
 1668      6B5F5144 
 1668      5F335F53 
 1668      746F7042 
 1668      6C6F636B 
 1669              	.LASF32:
 1670 004b 436C6F63 		.ascii	"Clock_QD_3_SetSourceRegister\000"
 1670      6B5F5144 
 1670      5F335F53 
 1670      6574536F 
 1670      75726365 
 1671              	.LASF10:
 1672 0068 75696E74 		.ascii	"uint16\000"
 1672      313600
 1673              	.LASF23:
 1674 006f 72657374 		.ascii	"restart\000"
 1674      61727400 
 1675              	.LASF35:
 1676 0077 6F6C6453 		.ascii	"oldSrc\000"
 1676      726300
 1677              	.LASF9:
 1678 007e 75696E74 		.ascii	"uint8\000"
 1678      3800
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 40


 1679              	.LASF22:
 1680 0084 636C6B44 		.ascii	"clkDivider\000"
 1680      69766964 
 1680      657200
 1681              	.LASF11:
 1682 008f 666C6F61 		.ascii	"float\000"
 1682      7400
 1683              	.LASF6:
 1684 0095 6C6F6E67 		.ascii	"long long int\000"
 1684      206C6F6E 
 1684      6720696E 
 1684      7400
 1685              	.LASF40:
 1686 00a3 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1686      4320342E 
 1686      392E3320 
 1686      32303135 
 1686      30333033 
 1687 00d6 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1687      20726576 
 1687      6973696F 
 1687      6E203232 
 1687      31323230 
 1688 0109 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 1688      66756E63 
 1688      74696F6E 
 1688      2D736563 
 1688      74696F6E 
 1689              	.LASF16:
 1690 0131 436C6F63 		.ascii	"Clock_QD_3_Start\000"
 1690      6B5F5144 
 1690      5F335F53 
 1690      74617274 
 1690      00
 1691              	.LASF36:
 1692 0142 436C6F63 		.ascii	"Clock_QD_3_GetSourceRegister\000"
 1692      6B5F5144 
 1692      5F335F47 
 1692      6574536F 
 1692      75726365 
 1693              	.LASF21:
 1694 015f 73746174 		.ascii	"state\000"
 1694      6500
 1695              	.LASF38:
 1696 0165 636C6B50 		.ascii	"clkPhase\000"
 1696      68617365 
 1696      00
 1697              	.LASF1:
 1698 016e 756E7369 		.ascii	"unsigned char\000"
 1698      676E6564 
 1698      20636861 
 1698      7200
 1699              	.LASF28:
 1700 017c 6D6F6465 		.ascii	"modeBitMask\000"
 1700      4269744D 
 1700      61736B00 
 1701              	.LASF0:
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 41


 1702 0188 7369676E 		.ascii	"signed char\000"
 1702      65642063 
 1702      68617200 
 1703              	.LASF7:
 1704 0194 6C6F6E67 		.ascii	"long long unsigned int\000"
 1704      206C6F6E 
 1704      6720756E 
 1704      7369676E 
 1704      65642069 
 1705              	.LASF8:
 1706 01ab 756E7369 		.ascii	"unsigned int\000"
 1706      676E6564 
 1706      20696E74 
 1706      00
 1707              	.LASF19:
 1708 01b8 436C6F63 		.ascii	"Clock_QD_3_StandbyPower\000"
 1708      6B5F5144 
 1708      5F335F53 
 1708      74616E64 
 1708      6279506F 
 1709              	.LASF3:
 1710 01d0 73686F72 		.ascii	"short unsigned int\000"
 1710      7420756E 
 1710      7369676E 
 1710      65642069 
 1710      6E7400
 1711              	.LASF13:
 1712 01e3 63686172 		.ascii	"char\000"
 1712      00
 1713              	.LASF4:
 1714 01e8 6C6F6E67 		.ascii	"long int\000"
 1714      20696E74 
 1714      00
 1715              	.LASF33:
 1716 01f1 636C6B53 		.ascii	"clkSource\000"
 1716      6F757263 
 1716      6500
 1717              	.LASF26:
 1718 01fb 63757272 		.ascii	"currSrc\000"
 1718      53726300 
 1719              	.LASF29:
 1720 0203 436C6F63 		.ascii	"Clock_QD_3_ClearModeRegister\000"
 1720      6B5F5144 
 1720      5F335F43 
 1720      6C656172 
 1720      4D6F6465 
 1721              	.LASF24:
 1722 0220 6F6C6444 		.ascii	"oldDivider\000"
 1722      69766964 
 1722      657200
 1723              	.LASF30:
 1724 022b 436C6F63 		.ascii	"Clock_QD_3_GetDividerRegister\000"
 1724      6B5F5144 
 1724      5F335F47 
 1724      65744469 
 1724      76696465 
 1725              	.LASF39:
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 42


 1726 0249 436C6F63 		.ascii	"Clock_QD_3_GetPhaseRegister\000"
 1726      6B5F5144 
 1726      5F335F47 
 1726      65745068 
 1726      61736552 
 1727              	.LASF14:
 1728 0265 72656738 		.ascii	"reg8\000"
 1728      00
 1729              	.LASF5:
 1730 026a 6C6F6E67 		.ascii	"long unsigned int\000"
 1730      20756E73 
 1730      69676E65 
 1730      6420696E 
 1730      7400
 1731              	.LASF12:
 1732 027c 646F7562 		.ascii	"double\000"
 1732      6C6500
 1733              	.LASF37:
 1734 0283 436C6F63 		.ascii	"Clock_QD_3_SetPhaseRegister\000"
 1734      6B5F5144 
 1734      5F335F53 
 1734      65745068 
 1734      61736552 
 1735              	.LASF25:
 1736 029f 656E6162 		.ascii	"enabled\000"
 1736      6C656400 
 1737              	.LASF17:
 1738 02a7 436C6F63 		.ascii	"Clock_QD_3_Stop\000"
 1738      6B5F5144 
 1738      5F335F53 
 1738      746F7000 
 1739              	.LASF41:
 1740 02b7 47656E65 		.ascii	"Generated_Source\\PSoC5\\Clock_QD_3.c\000"
 1740      72617465 
 1740      645F536F 
 1740      75726365 
 1740      5C50536F 
 1741              	.LASF31:
 1742 02db 436C6F63 		.ascii	"Clock_QD_3_GetModeRegister\000"
 1742      6B5F5144 
 1742      5F335F47 
 1742      65744D6F 
 1742      64655265 
 1743              	.LASF42:
 1744 02f6 443A5C57 		.ascii	"D:\\Workspace\\PSoC_Creator\\Active_Load\\Active_Lo"
 1744      6F726B73 
 1744      70616365 
 1744      5C50536F 
 1744      435F4372 
 1745 0325 61645F76 		.ascii	"ad_v9.cydsn\000"
 1745      392E6379 
 1745      64736E00 
 1746              	.LASF27:
 1747 0331 436C6F63 		.ascii	"Clock_QD_3_SetModeRegister\000"
 1747      6B5F5144 
 1747      5F335F53 
 1747      65744D6F 
ARM GAS  C:\Users\KJA\AppData\Local\Temp\ccsMwRzz.s 			page 43


 1747      64655265 
 1748              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
