awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ipshared/e147/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/sim/hdmi_vga_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/hdl/hdmi_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/multiplexer/src/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/multiplexer/sim/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/binarisation_0/src/binarisation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binarisation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/binarisation_0/sim/binarisation_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binarisation_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/sim/delay_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_3_8/sim/delay_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/cb_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ipshared/8d21/src/core_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ipshared/8d21/src/center_seeker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module center_seeker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ipshared/8d21/src/draw_shape.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_shape
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ipshared/8d21/src/vb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/sim/hdmi_vga_vb_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_vb_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_vga_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ipshared/69dc/src/rgb2vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rgb2vga
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/sim/hdmi_vga_rgb2vga_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hdmi_vga_rgb2vga_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/SyncBase.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SyncBase
ERROR: [VRFC 10-149] 'syncasync' is not compiled in library xil_defaultlib [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/SyncBase.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/SyncBase.vhd:74]
INFO: [VRFC 10-240] VHDL file /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/SyncBase.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/EEPROM_8b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EEPROM_8b
ERROR: [VRFC 10-149] 'twi_slavectl' is not compiled in library xil_defaultlib [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/EEPROM_8b.vhd:127]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/EEPROM_8b.vhd:85]
INFO: [VRFC 10-240] VHDL file /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/EEPROM_8b.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/TWI_SlaveCtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TWI_SlaveCtl
ERROR: [VRFC 10-149] 'syncasync' is not compiled in library xil_defaultlib [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/TWI_SlaveCtl.vhd:105]
ERROR: [VRFC 10-149] 'syncasync' is not compiled in library xil_defaultlib [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/TWI_SlaveCtl.vhd:114]
ERROR: [VRFC 10-149] 'glitchfilter' is not compiled in library xil_defaultlib [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/TWI_SlaveCtl.vhd:125]
ERROR: [VRFC 10-149] 'glitchfilter' is not compiled in library xil_defaultlib [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/TWI_SlaveCtl.vhd:132]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/TWI_SlaveCtl.vhd:87]
INFO: [VRFC 10-240] VHDL file /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/TWI_SlaveCtl.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/GlitchFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GlitchFilter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SyncAsync
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ResetBridge
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/PhaseAlign.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PhaseAlign
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/InputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InputSERDES
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/ChannelBond.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ChannelBond
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/ResyncToBUFG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ResyncToBUFG
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/TMDS_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TMDS_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/TMDS_Clocking.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TMDS_Clocking
WARNING: [VRFC 10-280] actual for formal port arst is neither a static name nor a globally static expression [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/TMDS_Clocking.vhd:128]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/dvi2rgb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvi2rgb
WARNING: [VRFC 10-280] actual for formal port arst is neither a static name nor a globally static expression [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/dvi2rgb.vhd:158]
WARNING: [VRFC 10-280] actual for formal port potherchrdy is neither a static name nor a globally static expression [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/dvi2rgb.vhd:179]
WARNING: [VRFC 10-280] actual for formal port potherchvld is neither a static name nor a globally static expression [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bb2c/src/dvi2rgb.vhd:180]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/sim/hdmi_vga_dvi2rgb_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hdmi_vga_dvi2rgb_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/sim/sum_11s_11s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_11s_11s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_10s_10s/sim/sum_10s_10s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_10s_10s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/sim/mul_8u_11s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_8u_11s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32_20_lm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/mul_12s_12s/sim/mul_12s_12s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_12s_12s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/sub_11u_11u/sim/sub_11u_11u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_11u_11u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.ip_user_files/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/sum_24u_24u/sim/sum_24u_24u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_24u_24u
