problems solution graph cellular arrays dimensional cellular checkerboard array modules identical interconnection type cell bits cells logic memory combinational small amount mainly neighbors communicates computational array advantage chief offered improvement cellular speed arrays virtue parallel possibilities achieved cellular processing shown paper suited arrays solution inherently graph adjacency problems mapped easily matrix graph array stored matrix array element cell column operations readily typical row logic simple major challenge implemented cell effective arrays cellular problems solution graph algorithms determination exploit possibilities parallelism solutions especially problems inherently serial parallelized algorithms solution presented path problems spanning tree distance pert applications routing chart analysis wire direct networks types analysis time algorithms exhibit computation cases grows exceeding log2 rate graph straightforward number nodes known implementations cellular require serial algorithms problems noncellular implementations steps require 2 3 steps logic memory graph cellular arrays theory processing special computers parallel purpose problems spanning algorithms tree distance 