{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751446031424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751446031425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  2 11:47:11 2025 " "Processing started: Wed Jul  2 11:47:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751446031425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446031425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 04_11_sqrt_formula_distributor -c sqrt_formula_distributor " "Command: quartus_map --read_settings_files=on --write_settings_files=off 04_11_sqrt_formula_distributor -c sqrt_formula_distributor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446031425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751446031807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751446031807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 isqrt_slice_reg " "Found entity 1: isqrt_slice_reg" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751446040172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446040172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_comb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_comb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 isqrt_slice_comb " "Found entity 1: isqrt_slice_comb" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_comb.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_comb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751446040174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446040174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 isqrt " "Found entity 1: isqrt" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751446040175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446040175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formula_2_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file formula_2_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_2_top " "Found entity 1: formula_2_top" {  } { { "formula_2_top.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_2_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751446040177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446040177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formula_1_impl_2_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file formula_1_impl_2_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_1_impl_2_top " "Found entity 1: formula_1_impl_2_top" {  } { { "formula_1_impl_2_top.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_1_impl_2_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751446040179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446040179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formula_1_impl_1_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file formula_1_impl_1_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_1_impl_1_top " "Found entity 1: formula_1_impl_1_top" {  } { { "formula_1_impl_1_top.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_1_impl_1_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751446040181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446040181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formula_1_impl_1_fsm_style_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file formula_1_impl_1_fsm_style_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_1_impl_1_fsm_style_2 " "Found entity 1: formula_1_impl_1_fsm_style_2" {  } { { "formula_1_impl_1_fsm_style_2.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_1_impl_1_fsm_style_2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751446040182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446040182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formula_1_impl_1_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file formula_1_impl_1_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_1_impl_1_fsm " "Found entity 1: formula_1_impl_1_fsm" {  } { { "formula_1_impl_1_fsm.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_1_impl_1_fsm.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751446040184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446040184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "04_11_sqrt_formula_distributor.sv 1 1 " "Found 1 design units, including 1 entities, in source file 04_11_sqrt_formula_distributor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_formula_distributor " "Found entity 1: sqrt_formula_distributor" {  } { { "04_11_sqrt_formula_distributor.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/04_11_sqrt_formula_distributor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751446040186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446040186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03_05_formula_2_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file 03_05_formula_2_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_2_fsm " "Found entity 1: formula_2_fsm" {  } { { "03_05_formula_2_fsm.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/03_05_formula_2_fsm.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751446040188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446040188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03_04_formula_1_impl_2_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file 03_04_formula_1_impl_2_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_1_impl_2_fsm " "Found entity 1: formula_1_impl_2_fsm" {  } { { "03_04_formula_1_impl_2_fsm.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/03_04_formula_1_impl_2_fsm.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751446040190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446040190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sqrt_formula_distributor " "Elaborating entity \"sqrt_formula_distributor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751446040225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "formula_1_impl_1_top formula_1_impl_1_top:isqrt_spam\[0\].inst " "Elaborating entity \"formula_1_impl_1_top\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\"" {  } { { "04_11_sqrt_formula_distributor.sv" "isqrt_spam\[0\].inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/04_11_sqrt_formula_distributor.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "formula_1_impl_1_fsm formula_1_impl_1_top:isqrt_spam\[0\].inst\|formula_1_impl_1_fsm:i_formula_1_impl_1_fsm " "Elaborating entity \"formula_1_impl_1_fsm\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|formula_1_impl_1_fsm:i_formula_1_impl_1_fsm\"" {  } { { "formula_1_impl_1_top.sv" "i_formula_1_impl_1_fsm" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_1_impl_1_top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt " "Elaborating entity \"isqrt\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\"" {  } { { "formula_1_impl_1_top.sv" "i_isqrt" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_1_impl_1_top.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[0\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[0\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[0\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[1\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[1\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[1\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[2\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[2\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[2\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_reg formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[3\].slice_reg_gen.inst " "Elaborating entity \"isqrt_slice_reg\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[3\].slice_reg_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[3\].slice_reg_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[3\].slice_reg_gen.inst\|isqrt_slice_comb:inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[3\].slice_reg_gen.inst\|isqrt_slice_comb:inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" "inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[4\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[4\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[4\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[5\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[5\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[5\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[6\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[6\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[6\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_reg formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[7\].slice_reg_gen.inst " "Elaborating entity \"isqrt_slice_reg\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[7\].slice_reg_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[7\].slice_reg_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[7\].slice_reg_gen.inst\|isqrt_slice_comb:inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[7\].slice_reg_gen.inst\|isqrt_slice_comb:inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" "inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[8\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[8\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[8\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[9\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[9\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[9\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[10\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[10\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[10\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_reg formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[11\].slice_reg_gen.inst " "Elaborating entity \"isqrt_slice_reg\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[11\].slice_reg_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[11\].slice_reg_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[11\].slice_reg_gen.inst\|isqrt_slice_comb:inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[11\].slice_reg_gen.inst\|isqrt_slice_comb:inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" "inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[12\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[12\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[12\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[13\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[13\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[13\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[14\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[14\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[14\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_reg formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[15\].slice_reg_gen.inst " "Elaborating entity \"isqrt_slice_reg\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[15\].slice_reg_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[15\].slice_reg_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[15\].slice_reg_gen.inst\|isqrt_slice_comb:inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[15\].slice_reg_gen.inst\|isqrt_slice_comb:inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" "inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446040745 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751446075097 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "150 " "150 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751446091923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751446094339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751446094339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45150 " "Implemented 45150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "99 " "Implemented 99 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751446096508 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751446096508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45018 " "Implemented 45018 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751446096508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751446096508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5073 " "Peak virtual memory: 5073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751446096642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  2 11:48:16 2025 " "Processing ended: Wed Jul  2 11:48:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751446096642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751446096642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751446096642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751446096642 ""}
