Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb 27 22:13:20 2019
| Host         : PC-Bureau running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Master_control_sets_placed.rpt
| Design       : Master
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            1 |
|      5 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------+--------------------------------------+------------------+----------------+
|    Clock Signal   |       Enable Signal       |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-------------------+---------------------------+--------------------------------------+------------------+----------------+
|  inst_synch/CLK   |                           |                                      |                1 |              1 |
|  sysclk_IBUF_BUFG |                           |                                      |                1 |              1 |
|  inst_synch/CLK   | inst_aff_matrice/nbenvois | inst_aff_matrice/nbenvois[3]_i_1_n_0 |                1 |              4 |
|  sysclk_IBUF_BUFG |                           | inst_synch/eqOp__0                   |                2 |              5 |
|  inst_synch/CLK   |                           | inst_aff_matrice/eqOp                |                4 |             16 |
+-------------------+---------------------------+--------------------------------------+------------------+----------------+


