// Seed: 3918946461
module module_0 (
    output wand id_0,
    input  tri0 id_1,
    input  tri1 id_2
);
  wire id_4;
  nor primCall (id_0, id_1, id_2, id_4);
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1
);
  bit id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  always @(posedge -1) id_3 = 1;
  wire id_4;
  ;
endmodule
module module_2 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd71
);
  wire _id_1 = id_1;
  localparam id_2 = 1;
  logic id_3;
  logic [1  +  id_1 : id_2  &  id_2] id_4;
  ;
endmodule
