<def f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegBankGICombiner.inc' l='17' ll='25'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegBankGICombiner.inc' l='28'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegBankGICombiner.inc' l='31' c='_ZN12_GLOBAL__N_130AMDGPUGenRegBankCombinerHelperC1ERKNS_40AMDGPUGenRegBankCombinerHelperRuleConfigEDpOT_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp' l='45'/>
<size>32</size>
<mbr r='(anonymousnamespace)::AMDGPUGenRegBankCombinerHelperRuleConfig::DisabledRules' o='0' t='SparseBitVector&lt;&gt;'/>
<fun r='_ZN12_GLOBAL__N_140AMDGPUGenRegBankCombinerHelperRuleConfig22parseCommandLineOptionEv'/>
<fun r='_ZNK12_GLOBAL__N_140AMDGPUGenRegBankCombinerHelperRuleConfig14isRuleDisabledEj'/>
<fun r='_ZN12_GLOBAL__N_140AMDGPUGenRegBankCombinerHelperRuleConfig14setRuleEnabledEN4llvm9StringRefE'/>
<fun r='_ZN12_GLOBAL__N_140AMDGPUGenRegBankCombinerHelperRuleConfig15setRuleDisabledEN4llvm9StringRefE'/>
<fun r='_ZN12_GLOBAL__N_140AMDGPUGenRegBankCombinerHelperRuleConfig14setRuleEnabledEN4llvm9StringRefE'/>
<fun r='_ZN12_GLOBAL__N_140AMDGPUGenRegBankCombinerHelperRuleConfig15setRuleDisabledEN4llvm9StringRefE'/>
<fun r='_ZNK12_GLOBAL__N_140AMDGPUGenRegBankCombinerHelperRuleConfig14isRuleDisabledEj'/>
<fun r='_ZN12_GLOBAL__N_140AMDGPUGenRegBankCombinerHelperRuleConfig22parseCommandLineOptionEv'/>
