{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540107798421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540107798432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 21 03:43:18 2018 " "Processing started: Sun Oct 21 03:43:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540107798432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540107798432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XOR -c XOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off XOR -c XOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540107798433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540107800241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540107800242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/not/portnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/not/portnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortNot-behavior " "Found design unit 1: PortNot-behavior" {  } { { "../NOT/PortNot.vhd" "" { Text "G:/VHDL/NOT/PortNot.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540107822266 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortNot " "Found entity 1: PortNot" {  } { { "../NOT/PortNot.vhd" "" { Text "G:/VHDL/NOT/PortNot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540107822266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540107822266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/or/portor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/or/portor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortOr-behavior " "Found design unit 1: PortOr-behavior" {  } { { "../OR/PortOr.vhd" "" { Text "G:/VHDL/OR/PortOr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540107822272 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortOr " "Found entity 1: PortOr" {  } { { "../OR/PortOr.vhd" "" { Text "G:/VHDL/OR/PortOr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540107822272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540107822272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/and/qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/and/qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QAnd-behavior " "Found design unit 1: QAnd-behavior" {  } { { "../AND/QAnd.vhd" "" { Text "G:/VHDL/AND/QAnd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540107822278 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAnd " "Found entity 1: QAnd" {  } { { "../AND/QAnd.vhd" "" { Text "G:/VHDL/AND/QAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540107822278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540107822278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortXor-behavior " "Found design unit 1: PortXor-behavior" {  } { { "PortXor.vhd" "" { Text "G:/VHDL/XOR/PortXor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540107822399 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortXor " "Found entity 1: PortXor" {  } { { "PortXor.vhd" "" { Text "G:/VHDL/XOR/PortXor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540107822399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540107822399 ""}
{ "Error" "EVRFX_VHDL_1073_UNCONVERTED" "PortXor.vhd(46) " "VHDL error at PortXor.vhd(46): expected an architecture identifier in index" {  } { { "PortXor.vhd" "" { Text "G:/VHDL/XOR/PortXor.vhd" 46 0 0 } }  } 0 10777 "VHDL error at %1!s!: expected an architecture identifier in index" 0 0 "Analysis & Synthesis" 0 -1 1540107822410 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "pa PortXor.vhd(46) " "VHDL error at PortXor.vhd(46): formal port or parameter \"pa\" must have actual or default value" {  } { { "PortXor.vhd" "" { Text "G:/VHDL/XOR/PortXor.vhd" 46 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1540107822410 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "pa PortXor.vhd(34) " "HDL error at PortXor.vhd(34): see declaration for object \"pa\"" {  } { { "PortXor.vhd" "" { Text "G:/VHDL/XOR/PortXor.vhd" 34 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540107822410 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "pb PortXor.vhd(46) " "VHDL error at PortXor.vhd(46): formal port or parameter \"pb\" must have actual or default value" {  } { { "PortXor.vhd" "" { Text "G:/VHDL/XOR/PortXor.vhd" 46 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1540107822410 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "pb PortXor.vhd(34) " "HDL error at PortXor.vhd(34): see declaration for object \"pb\"" {  } { { "PortXor.vhd" "" { Text "G:/VHDL/XOR/PortXor.vhd" 34 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540107822410 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540107822848 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 21 03:43:42 2018 " "Processing ended: Sun Oct 21 03:43:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540107822848 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540107822848 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540107822848 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540107822848 ""}
