<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>layer10_out</name>
        <type>Signed</type>
        <fractionWidth>10</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>layer10_out_ap_vld</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>q_dense_3_input</name>
        <type>Signed</type>
        <fractionWidth>10</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>5</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>9</latency>
    <II>1</II>
  </modelParameters>
</AdditionalInfo>
