// Seed: 274152753
module module_0;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1'd0;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  module_0 modCall_1 ();
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
module module_2 (
    output wire id_0,
    input tri id_1,
    input supply0 id_2,
    input tri id_3,
    output tri1 id_4,
    output wor id_5,
    input tri id_6,
    input tri1 id_7,
    output tri1 id_8,
    output wand id_9,
    input tri id_10,
    input wand id_11,
    input uwire id_12,
    input wor id_13,
    inout supply0 id_14,
    input wor id_15,
    input supply0 id_16,
    input tri0 id_17,
    input wire id_18
);
  id_20(
      1
  );
  uwire id_21 = 1'b0;
  wire  id_22;
  assign id_5  = ~1;
  assign id_14 = 1;
  wire id_23;
  module_0 modCall_1 ();
  wire  id_24;
  uwire id_25 = 1'b0;
endmodule
