Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Wed Nov 22 00:17:15 2023
| Host             : BOOK-07G3AHJS47 running 64-bit major release  (build 9200)
| Command          : report_power -file xem7320_adc_power_routed.rpt -pb xem7320_adc_power_summary_routed.pb -rpx xem7320_adc_power_routed.rpx
| Design           : xem7320_adc
| Device           : xc7a75tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.571        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.469        |
| Device Static (W)        | 0.102        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.010 |       13 |       --- |             --- |
| Slice Logic              |     0.005 |     2393 |       --- |             --- |
|   LUT as Logic           |     0.004 |      915 |     47200 |            1.94 |
|   CARRY4                 |    <0.001 |       70 |     15850 |            0.44 |
|   LUT as Distributed RAM |    <0.001 |       32 |     19000 |            0.17 |
|   Register               |    <0.001 |     1075 |     94400 |            1.14 |
|   F7/F8 Muxes            |    <0.001 |       11 |     63400 |            0.02 |
|   Others                 |     0.000 |       80 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |        2 |     19000 |            0.01 |
| Signals                  |     0.005 |     2064 |       --- |             --- |
| Block RAM                |     0.005 |        4 |       105 |            3.81 |
| MMCM                     |     0.320 |        3 |         6 |           50.00 |
| I/O                      |     0.125 |       94 |       285 |           32.98 |
| Static Power             |     0.102 |          |           |                 |
| Total                    |     0.571 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.048 |       0.032 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.224 |       0.206 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.026 |       0.022 |      0.004 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.010 |       0.006 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+------------------------------------+-----------------+
| Clock              | Domain                             | Constraint (ns) |
+--------------------+------------------------------------+-----------------+
| adc_data_clk       | adc_impl/adc_dco_impl/clk_out_div  |            25.0 |
| adc_dco_p          | adc_dco_p                          |             6.3 |
| clk_out1_clk_wiz_0 | phy_pll/inst/clk_out1_clk_wiz_0    |             9.9 |
| clk_out1_enc_clk   | enc_clk_inst/inst/clk_out1_enc_clk |            25.0 |
| clk_out2_enc_clk   | enc_clk_inst/inst/clk_out2_enc_clk |             5.0 |
| clkfbout_clk_wiz_0 | phy_pll/inst/clkfbout_clk_wiz_0    |             9.9 |
| clkfbout_enc_clk   | enc_clk_inst/inst/clkfbout_enc_clk |             5.0 |
| mmcm0_clk0         | okHI/mmcm0_clk0                    |             9.9 |
| mmcm0_clkfb        | okHI/mmcm0_clkfb                   |             9.9 |
| okUH0              | okUH[0]                            |             9.9 |
| sys_clkp           | sys_clkp                           |             5.0 |
+--------------------+------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| xem7320_adc         |     0.469 |
|   adc_impl          |     0.110 |
|     adc_dco_impl    |     0.006 |
|     adc_enc_impl    |     0.037 |
|     adc_frame_impl  |     0.013 |
|     adc_phy1_impl   |     0.026 |
|     adc_phy2_impl   |     0.026 |
|   dac_io            |     0.001 |
|     inst            |     0.001 |
|   enc_clk_inst      |     0.110 |
|     inst            |     0.110 |
|   fifo              |     0.003 |
|     U0              |     0.003 |
|       inst_fifo_gen |     0.003 |
|   okHI              |     0.131 |
|     core0           |     0.014 |
|       core0         |     0.014 |
|   phy_pll           |     0.107 |
|     inst            |     0.107 |
+---------------------+-----------+


