
---------- Begin Simulation Statistics ----------
simSeconds                                   0.062793                       # Number of seconds simulated (Second)
simTicks                                  62793091000                       # Number of ticks simulated (Tick)
finalTick                                 62793091000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    336.17                       # Real time elapsed on the host (Second)
hostTickRate                                186787246                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8528532                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       94757854                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   148732                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     281871                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         62793092                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       186416293                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   154389                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      162134474                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 612523                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             91812812                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         135561589                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved              154353                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            62767014                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.583116                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.806316                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  28578139     45.53%     45.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2881181      4.59%     50.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3529039      5.62%     55.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3759217      5.99%     61.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3710041      5.91%     67.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   5696790      9.08%     76.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   7460799     11.89%     88.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   4385808      6.99%     95.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   2766000      4.41%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              62767014                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 3904186     93.30%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     13      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     47      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     8      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     93.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 177654      4.25%     97.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1358      0.03%     97.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 5      0.00%     97.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           101072      2.42%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1010607      0.62%      0.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     129051902     79.60%     80.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       230152      0.14%     80.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            36      0.00%     80.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        50759      0.03%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          126      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       276645      0.17%     80.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       573100      0.35%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     18602695     11.47%     92.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     11545709      7.12%     99.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       489020      0.30%     99.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       303723      0.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      162134474                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.582043                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             4184343                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.025808                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                388193055                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               274723077                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       150043994                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   3639771                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  3661611                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1430961                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   163462927                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1845283                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         154630906                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      17720004                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   7503566                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           28711513                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       17390667                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     10991509                       # Number of stores executed (Count)
system.cpu.numRate                           2.462546                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             451                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           26078                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      94757854                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.255862                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.255862                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.796266                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.796266                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  177357129                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 107839793                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     2113802                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    1073496                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    83415341                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   45306477                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  66212253                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       22059281                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      14455922                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       970382                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       180827                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                29446182                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          22303377                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           2911652                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4652099                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4630214                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.995296                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1673284                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect             112810                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          817422                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             140305                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           677117                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           75                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        91784782                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           2982656                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     49482739                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.914968                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.563904                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        23552319     47.60%     47.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         6100665     12.33%     59.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4652497      9.40%     69.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         5146992     10.40%     79.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         2358187      4.77%     84.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1363270      2.76%     87.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1126692      2.28%     89.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          554967      1.12%     90.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4627150      9.35%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     49482739                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               94757854                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    17616402                       # Number of memory references committed (Count)
system.cpu.commit.loads                      10653360                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          24                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   11816955                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     797407                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    93840963                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                489612                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       206365      0.22%      0.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     76071911     80.28%     80.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       230150      0.24%     80.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           28      0.00%     80.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        50759      0.05%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           98      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       113412      0.12%     80.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       468729      0.49%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     10539956     11.12%     92.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6962802      7.35%     99.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       113404      0.12%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          240      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     94757854                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4627150                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       22637696                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          22637696                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      22637696                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         22637696                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        82993                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           82993                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        82993                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          82993                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   6879320999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   6879320999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   6879320999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   6879320999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     22720689                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      22720689                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     22720689                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     22720689                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003653                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003653                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003653                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003653                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 82890.376285                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 82890.376285                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 82890.376285                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 82890.376285                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1970                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           63                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      31.269841                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        64495                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             64495                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        12913                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         12913                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        12913                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        12913                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        70080                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        70080                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        70080                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        70080                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   6161538999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   6161538999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   6161538999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   6161538999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003084                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003084                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 87921.503981                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 87921.503981                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 87921.503981                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 87921.503981                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  69568                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           12                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           12                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       138000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       138000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     15726006                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        15726006                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        31666                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         31666                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1898791000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1898791000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     15757672                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     15757672                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002010                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002010                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 59963.083433                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 59963.083433                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         9160                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         9160                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        22506                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        22506                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1371637000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1371637000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001428                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001428                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 60945.392340                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 60945.392340                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6911690                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6911690                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        51327                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        51327                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   4980529999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   4980529999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6963017                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6963017                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.007371                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.007371                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 97035.283554                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 97035.283554                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3753                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3753                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        47574                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        47574                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   4789901999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   4789901999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006832                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006832                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 100683.188275                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 100683.188275                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62793091000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.347932                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             22707800                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              70080                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             324.026826                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.347932                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998726                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998726                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          360                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           90952932                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          90952932                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62793091000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 15182356                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              12594343                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  29554669                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2451032                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                2984614                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4288955                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  5132                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              227054900                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 36707                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           18507158                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      126236090                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    29446182                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            6443803                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      40328968                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 5979394                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                76130                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        865017                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  16606872                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                694991                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           62767014                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.846202                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.676629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 26248376     41.82%     41.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1387202      2.21%     44.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2215921      3.53%     47.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1588064      2.53%     50.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2714942      4.33%     54.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1420907      2.26%     56.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1603558      2.55%     59.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1458614      2.32%     61.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 24129430     38.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             62767014                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.468940                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.010350                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       16605784                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          16605784                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      16605784                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         16605784                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1088                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1088                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1088                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1088                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     86788000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     86788000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     86788000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     86788000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     16606872                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      16606872                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     16606872                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     16606872                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000066                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000066                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000066                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000066                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 79768.382353                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 79768.382353                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 79768.382353                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 79768.382353                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          202                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      40.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          257                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           257                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          257                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          257                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          831                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          831                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          831                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          831                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     67366000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     67366000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     67366000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     67366000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000050                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000050                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000050                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000050                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 81066.185319                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 81066.185319                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 81066.185319                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 81066.185319                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    400                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     16605784                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        16605784                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1088                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1088                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     86788000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     86788000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     16606872                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     16606872                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000066                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000066                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 79768.382353                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 79768.382353                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          257                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          257                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          831                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          831                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     67366000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     67366000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000050                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000050                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 81066.185319                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 81066.185319                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62793091000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           430.301676                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             16606615                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                831                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           19983.892900                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   430.301676                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.840433                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.840433                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          431                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          427                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.841797                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           33214575                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          33214575                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62793091000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   2984614                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   10300057                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   922416                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              186570682                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  345                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 22059281                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                14455922                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 51303                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        23                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   916769                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1262                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         182905                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      3520804                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              3703709                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                153137166                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               151474955                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 108109216                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 167795982                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.412287                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.644290                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     1726545                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                11405921                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                25601                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1262                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                7492877                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     51                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           10653360                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.340725                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.718270                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               10632755     99.81%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   59      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 6447      0.06%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   12      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  617      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   15      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  175      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   32      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1993      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 8735      0.08%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 48      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1643      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                175      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 71      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 70      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 56      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 48      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 49      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 43      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               72      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              434                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             10653360                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                17745476                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                10991510                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    270984                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    179881                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62793091000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                16829123                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                    222301                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62793091000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  62793091000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                2984614                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 16851758                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                11242019                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            261                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  30077626                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1610736                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              215496506                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3525                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   3549                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1022259                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 471873                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           337951294                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   691115722                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                263593426                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   3318624                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             153396097                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                184555165                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      10                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2201951                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        231385849                       # The number of ROB reads (Count)
system.cpu.rob.writes                       386592057                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   94757854                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    59                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                23337                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          89721                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               6148                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               47574                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              47574                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           23337                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         2062                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       209728                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   211790                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        53184                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      8612800                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   8665984                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             25901                       # Total snoops (Count)
system.l2bus.snoopTraffic                     1614464                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               96812                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.004979                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.070531                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     96331     99.50%     99.50% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       480      0.50%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         1      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 96812                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  62793091000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            269869000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             2493000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           210240999                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          140879                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        69969                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               474                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          473                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               226                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             12019                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                12245                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              226                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            12019                       # number of overall hits (Count)
system.l2cache.overallHits::total               12245                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             605                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           58061                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              58666                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            605                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          58061                       # number of overall misses (Count)
system.l2cache.overallMisses::total             58666                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     60107000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   5696628000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    5756735000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     60107000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   5696628000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   5756735000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           831                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         70080                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            70911                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          831                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        70080                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           70911                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.728039                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.828496                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.827319                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.728039                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.828496                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.827319                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 99350.413223                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 98114.534713                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 98127.279855                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 99350.413223                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 98114.534713                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 98127.279855                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks           25226                       # number of writebacks (Count)
system.l2cache.writebacks::total                25226                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data             1                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total                1                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data            1                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total               1                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          605                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        58060                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          58665                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          605                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        58060                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         58665                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     48007000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   4535373000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   4583380000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     48007000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   4535373000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   4583380000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.728039                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.828482                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.827305                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.728039                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.828482                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.827305                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79350.413223                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 78115.277299                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 78128.015000                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79350.413223                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 78115.277299                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 78128.015000                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     25901                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           17                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           17                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data           354                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              354                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        47220                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          47220                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   4637606000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   4637606000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        47574                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        47574                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.992559                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.992559                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 98212.748835                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 98212.748835                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        47220                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        47220                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   3693206000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   3693206000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.992559                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.992559                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 78212.748835                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 78212.748835                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          226                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        11665                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        11891                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          605                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        10841                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        11446                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     60107000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   1059022000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   1119129000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          831                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        22506                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        23337                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.728039                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.481694                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.490466                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 99350.413223                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 97686.744765                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 97774.681111                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          605                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        10840                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        11445                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     48007000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    842167000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    890174000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.728039                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.481649                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.490423                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79350.413223                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 77690.682657                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 77778.418523                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        64495                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        64495                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        64495                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        64495                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  62793091000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse            29848.739136                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  140855                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 58669                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.400842                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     3.027653                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   119.331606                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data 29726.379876                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.003642                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.907177                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.910911                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024        32768                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0               4                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              36                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             357                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            3591                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4           28780                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1185653                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1185653                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62793091000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     25226.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       605.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     58057.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.002528328500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1419                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1419                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               158231                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               23841                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        58665                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       25226                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      58665                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     25226                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       20.39                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  58665                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 25226                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    54016                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     4311                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      326                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1218                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1221                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1344                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1417                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1421                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1421                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1427                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1425                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1421                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1432                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1427                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1423                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1474                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1427                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1441                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1428                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1424                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1419                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1419                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       41.330514                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      18.102931                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     862.118554                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023          1418     99.93%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::31744-32767            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1419                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1419                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.756871                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.740988                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.733599                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               196     13.81%     13.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      0.14%     13.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1178     83.02%     96.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                37      2.61%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 6      0.42%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1419                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  3754560                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               1614464                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               59792565.39545091                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               25710854.08106443                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    62792860000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      748505.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        38720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      3715648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      1612608                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 616628.348491396988                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 59172879.385727331042                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 25681296.689153272659                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          605                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        58060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        25226                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     16946000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   1556472750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1225951078750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28009.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26808.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  48598710.80                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        38720                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      3715840                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         3754560                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        38720                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        38720                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      1614464                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1614464                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           605                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         58060                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            58665                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        25226                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           25226                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          616628                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        59175937                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           59792565                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       616628                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         616628                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     25710854                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          25710854                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     25710854                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         616628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       59175937                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          85503419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 58662                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                25197                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          3689                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3676                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          3735                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          3651                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          3672                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          3705                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3724                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3568                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3624                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         3658                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3665                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         3726                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3650                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         3665                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1582                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1651                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1593                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1613                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1600                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1612                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1457                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1510                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1461                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1597                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1546                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1609                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1582                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1595                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                473506250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              293310000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1573418750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8071.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            26821.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                45704                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               21324                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             77.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            84.63                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        16830                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   318.885799                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   218.213425                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   290.691182                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         3403     20.22%     20.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         7366     43.77%     63.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1356      8.06%     72.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          798      4.74%     76.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          846      5.03%     81.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          633      3.76%     85.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          831      4.94%     90.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          520      3.09%     93.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1077      6.40%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        16830                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                3754368                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten             1612608                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                59.789508                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                25.681297                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.67                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.20                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                79.93                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  62793091000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         60490080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         32147445                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       210058800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       66356640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4956456960.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  14309189370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  12062703360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    31697402655                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    504.791246                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  31221983000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2096640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  29474468000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         59683260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         31722405                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       208787880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       65171700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4956456960.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  13629020910                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  12635476800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    31586319915                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    503.022218                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  32719162250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2096640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  27977288750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  62793091000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               11445                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         25226                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               218                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              47220                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             47220                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          11445                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       142774                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       142774                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  142774                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      5369024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      5369024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5369024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              58665                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    58665    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                58665                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62793091000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           185013000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          310729000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          84109                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        25444                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
