// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pynq_filters_arithm_pro (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        src_data_stream_V_V_dout,
        src_data_stream_V_V_empty_n,
        src_data_stream_V_V_read,
        dst_data_stream_V_V_din,
        dst_data_stream_V_V_full_n,
        dst_data_stream_V_V_write,
        p0
);

parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st27_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv10_280 = 10'b1010000000;
parameter    ap_const_lv10_1 = 10'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] src_data_stream_V_V_dout;
input   src_data_stream_V_V_empty_n;
output   src_data_stream_V_V_read;
output  [9:0] dst_data_stream_V_V_din;
input   dst_data_stream_V_V_full_n;
output   dst_data_stream_V_V_write;
input  [63:0] p0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_data_stream_V_V_read;
reg dst_data_stream_V_V_write;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_21;
reg    src_data_stream_V_V_blk_n;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_41;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
reg    ap_reg_ppiten_pp0_it12;
reg    ap_reg_ppiten_pp0_it13;
reg    ap_reg_ppiten_pp0_it14;
reg    ap_reg_ppiten_pp0_it15;
reg    ap_reg_ppiten_pp0_it16;
reg    ap_reg_ppiten_pp0_it17;
reg    ap_reg_ppiten_pp0_it18;
reg    ap_reg_ppiten_pp0_it19;
reg    ap_reg_ppiten_pp0_it20;
reg    ap_reg_ppiten_pp0_it21;
reg    ap_reg_ppiten_pp0_it22;
reg    ap_reg_ppiten_pp0_it23;
reg   [0:0] exitcond_reg_170;
reg    dst_data_stream_V_V_blk_n;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter22;
reg   [9:0] p_1_reg_100;
wire   [0:0] exitcond2_fu_128_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_114;
wire   [8:0] i_V_fu_134_p2;
reg   [8:0] i_V_reg_165;
wire   [0:0] exitcond_fu_140_p2;
reg    ap_sig_121;
reg    ap_sig_125;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter14;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter15;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter16;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter17;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter18;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter19;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter20;
reg   [0:0] ap_reg_ppstg_exitcond_reg_170_pp0_iter21;
wire   [9:0] j_V_fu_146_p2;
reg   [9:0] tmp_V_reg_179;
wire   [63:0] grp_fu_125_p1;
reg   [63:0] tmp_s_reg_189;
wire   [63:0] grp_fu_121_p2;
reg   [63:0] mult_t_reg_194;
wire   [63:0] grp_fu_116_p2;
reg   [63:0] sum_t_reg_199;
wire   [9:0] grp_pynq_filters_operator_s_fu_111_ap_return;
reg   [9:0] tmp_V11_reg_204;
reg    grp_pynq_filters_operator_s_fu_111_ap_ce;
reg   [8:0] p_s_reg_89;
reg    ap_sig_cseq_ST_st27_fsm_3;
reg    ap_sig_219;
wire  signed [31:0] grp_fu_125_p0;
reg    grp_fu_116_ce;
reg    grp_fu_121_ce;
reg    grp_fu_125_ce;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
#0 ap_reg_ppiten_pp0_it9 = 1'b0;
#0 ap_reg_ppiten_pp0_it10 = 1'b0;
#0 ap_reg_ppiten_pp0_it11 = 1'b0;
#0 ap_reg_ppiten_pp0_it12 = 1'b0;
#0 ap_reg_ppiten_pp0_it13 = 1'b0;
#0 ap_reg_ppiten_pp0_it14 = 1'b0;
#0 ap_reg_ppiten_pp0_it15 = 1'b0;
#0 ap_reg_ppiten_pp0_it16 = 1'b0;
#0 ap_reg_ppiten_pp0_it17 = 1'b0;
#0 ap_reg_ppiten_pp0_it18 = 1'b0;
#0 ap_reg_ppiten_pp0_it19 = 1'b0;
#0 ap_reg_ppiten_pp0_it20 = 1'b0;
#0 ap_reg_ppiten_pp0_it21 = 1'b0;
#0 ap_reg_ppiten_pp0_it22 = 1'b0;
#0 ap_reg_ppiten_pp0_it23 = 1'b0;
end

pynq_filters_operator_s grp_pynq_filters_operator_s_fu_111(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sum_t_reg_199),
    .ap_return(grp_pynq_filters_operator_s_fu_111_ap_return),
    .ap_ce(grp_pynq_filters_operator_s_fu_111_ap_ce)
);

pynq_filters_dadd_64ns_64ns_64_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
pynq_filters_dadd_64ns_64ns_64_5_full_dsp_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mult_t_reg_194),
    .din1(ap_const_lv64_0),
    .ce(grp_fu_116_ce),
    .dout(grp_fu_116_p2)
);

pynq_filters_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
pynq_filters_dmul_64ns_64ns_64_6_max_dsp_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_s_reg_189),
    .din1(p0),
    .ce(grp_fu_121_ce),
    .dout(grp_fu_121_p2)
);

pynq_filters_sitodp_32s_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
pynq_filters_sitodp_32s_64_6_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_125_p0),
    .ce(grp_fu_125_ce),
    .dout(grp_fu_125_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)) & ~(1'b0 == exitcond_fu_140_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_128_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)) & (1'b0 == exitcond_fu_140_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_128_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)) & ~(1'b0 == exitcond_fu_140_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_128_p2))) begin
            ap_reg_ppiten_pp0_it23 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)) & (1'b0 == exitcond_fu_140_p2))) begin
        p_1_reg_100 <= j_V_fu_146_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_128_p2))) begin
        p_1_reg_100 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        p_s_reg_89 <= ap_const_lv9_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_3)) begin
        p_s_reg_89 <= i_V_reg_165;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)))) begin
        ap_reg_ppstg_exitcond_reg_170_pp0_iter1 <= exitcond_reg_170;
        exitcond_reg_170 <= exitcond_fu_140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125))) begin
        ap_reg_ppstg_exitcond_reg_170_pp0_iter10 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter9;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter11 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter10;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter12 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter11;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter13 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter12;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter14 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter13;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter15 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter14;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter16 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter15;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter17 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter16;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter18 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter17;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter19 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter18;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter1;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter20 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter19;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter21 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter20;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter22 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter21;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter2;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter4 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter3;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter5 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter4;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter6 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter5;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter7 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter6;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter8 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter7;
        ap_reg_ppstg_exitcond_reg_170_pp0_iter9 <= ap_reg_ppstg_exitcond_reg_170_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_V_reg_165 <= i_V_fu_134_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)) & (1'b0 == ap_reg_ppstg_exitcond_reg_170_pp0_iter12))) begin
        mult_t_reg_194 <= grp_fu_121_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)) & (1'b0 == ap_reg_ppstg_exitcond_reg_170_pp0_iter17))) begin
        sum_t_reg_199 <= grp_fu_116_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)) & (1'b0 == ap_reg_ppstg_exitcond_reg_170_pp0_iter21))) begin
        tmp_V11_reg_204 <= grp_pynq_filters_operator_s_fu_111_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_reg_170 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)))) begin
        tmp_V_reg_179 <= src_data_stream_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)) & (1'b0 == ap_reg_ppstg_exitcond_reg_170_pp0_iter6))) begin
        tmp_s_reg_189 <= grp_fu_125_p1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond2_fu_128_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond2_fu_128_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_41) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_219) begin
        ap_sig_cseq_ST_st27_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_114) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it23) & (1'b0 == ap_reg_ppstg_exitcond_reg_170_pp0_iter22))) begin
        dst_data_stream_V_V_blk_n = dst_data_stream_V_V_full_n;
    end else begin
        dst_data_stream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it23) & (1'b0 == ap_reg_ppstg_exitcond_reg_170_pp0_iter22) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)))) begin
        dst_data_stream_V_V_write = 1'b1;
    end else begin
        dst_data_stream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)))) begin
        grp_fu_116_ce = 1'b1;
    end else begin
        grp_fu_116_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)))) begin
        grp_fu_121_ce = 1'b1;
    end else begin
        grp_fu_121_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)))) begin
        grp_fu_125_ce = 1'b1;
    end else begin
        grp_fu_125_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)))) begin
        grp_pynq_filters_operator_s_fu_111_ap_ce = 1'b1;
    end else begin
        grp_pynq_filters_operator_s_fu_111_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_170 == 1'b0))) begin
        src_data_stream_V_V_blk_n = src_data_stream_V_V_empty_n;
    end else begin
        src_data_stream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_170 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)))) begin
        src_data_stream_V_V_read = 1'b1;
    end else begin
        src_data_stream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(1'b0 == exitcond2_fu_128_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it23) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)) & ~(1'b1 == ap_reg_ppiten_pp0_it22)) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)) & ~(1'b0 == exitcond_fu_140_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it23) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)) & ~(1'b1 == ap_reg_ppiten_pp0_it22)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ap_sig_125)) & ~(1'b0 == exitcond_fu_140_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st27_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st27_fsm_3 : begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_114 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_121 = ((exitcond_reg_170 == 1'b0) & (src_data_stream_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_125 = ((1'b0 == ap_reg_ppstg_exitcond_reg_170_pp0_iter22) & (dst_data_stream_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_21 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_219 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_41 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign dst_data_stream_V_V_din = tmp_V11_reg_204;

assign exitcond2_fu_128_p2 = ((p_s_reg_89 == ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign exitcond_fu_140_p2 = ((p_1_reg_100 == ap_const_lv10_280) ? 1'b1 : 1'b0);

assign grp_fu_125_p0 = $signed(tmp_V_reg_179);

assign i_V_fu_134_p2 = (p_s_reg_89 + ap_const_lv9_1);

assign j_V_fu_146_p2 = (p_1_reg_100 + ap_const_lv10_1);

endmodule //pynq_filters_arithm_pro
