Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jan 09 19:02:31 2018
| Host         : yangz-w540 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab8_part1_wrapper_control_sets_placed.rpt
| Design       : lab8_part1_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    49 |
| Minimum Number of register sites lost to control set restrictions |   118 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             152 |           55 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             165 |           56 |
| Yes          | No                    | No                     |             433 |           99 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                           Enable Signal                                                                          |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | lab8_part1_i/UARTmodule2017winter_0/inst/TransmitUnit/kcuart/Tx_start                                                                                     |                1 |              1 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                           |                1 |              2 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | lab8_part1_i/UARTmodule2017winter_0/inst/WriteOneShotUnit/SR[0]                                                                                           |                2 |              3 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/UARTmodule2017winter_0/inst/BaudRateUnit/en_16_x_baud                                                                                               | lab8_part1_i/UARTmodule2017winter_0/inst/TransmitUnit/kcuart/Tx_start                                                                                     |                1 |              3 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                           |                1 |              4 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | lab8_part1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                                                           |                2 |              4 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | lab8_part1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                2 |              4 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/UARTmodule2017winter_0/inst/TransmitUnit/buf_0/data_present                                                                                         |                                                                                                                                                           |                1 |              4 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                           |                1 |              4 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                                                           |                2 |              4 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | lab8_part1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              5 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/UARTmodule2017winter_0/inst/BaudRateUnit/en_16_x_baud                                                                                               |                                                                                                                                                           |                3 |              6 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | lab8_part1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                2 |              6 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                   | lab8_part1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |                1 |              8 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/UARTmodule2017winter_0/inst/TransmitUnit/buf_0/valid_write                                                                                          |                                                                                                                                                           |                1 |              8 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | lab8_part1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                      |                3 |              8 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                          |                4 |              8 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                           | lab8_part1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |                2 |              8 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | lab8_part1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |                2 |              8 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | lab8_part1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             10 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                           |                5 |             11 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                           |                5 |             11 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                           |                3 |             12 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                           |                4 |             12 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                           |                3 |             12 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                           |                4 |             12 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                           |                4 |             12 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                           |                3 |             12 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                           |                4 |             13 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                           |                3 |             14 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                           |                3 |             14 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | lab8_part1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                6 |             15 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | lab8_part1_i/UARTmodule2017winter_0/inst/BaudRateUnit/baud_count[0]_i_1_n_0                                                                               |                4 |             16 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | lab8_part1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                6 |             19 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                           |                4 |             20 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | lab8_part1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                   |                7 |             22 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                           |                9 |             34 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                           |                8 |             47 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                           |                8 |             47 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                           |               10 |             48 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                           |                8 |             48 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                           |               10 |             48 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                           |                9 |             48 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | lab8_part1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               20 |             69 |
|  lab8_part1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                           |               56 |            153 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


