TEST_test_0_0.v,verilog,xil_defaultlib,../../../bd/TEST/ip/TEST_test_0_0/sim/TEST_test_0_0.v,incdir="$ref_dir/../../../../test.srcs/sources_1/bd/TEST/ipshared/b65a"incdir="../../../../test.srcs/sources_1/bd/TEST/ipshared/b65a"
TEST.v,verilog,xil_defaultlib,../../../bd/TEST/sim/TEST.v,incdir="$ref_dir/../../../../test.srcs/sources_1/bd/TEST/ipshared/b65a"incdir="../../../../test.srcs/sources_1/bd/TEST/ipshared/b65a"
TEST_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../test.srcs/sources_1/bd/TEST/ipshared/b65a"incdir="../../../../test.srcs/sources_1/bd/TEST/ipshared/b65a"
TEST_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0.v,incdir="$ref_dir/../../../../test.srcs/sources_1/bd/TEST/ipshared/b65a"incdir="../../../../test.srcs/sources_1/bd/TEST/ipshared/b65a"
glbl.v,Verilog,xil_defaultlib,glbl.v
