{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1455786367501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1455786367502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 14:36:07 2016 " "Processing started: Thu Feb 18 14:36:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1455786367502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1455786367502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1455786367502 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1455786367664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "XOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file XOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR1-Struct " "Found design unit 1: XOR1-Struct" {  } { { "XOR.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/XOR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455786368181 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR1 " "Found entity 1: XOR1" {  } { { "XOR.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/XOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455786368181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455786368181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455786368183 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455786368183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455786368183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Scan_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Scan_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "Scan_Reg.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Reg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455786368184 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "Scan_Reg.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Reg.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455786368184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455786368184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Scan_Chain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Scan_Chain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455786368185 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455786368185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455786368185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OneBitAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file OneBitAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneBitAdder-Struct " "Found design unit 1: OneBitAdder-Struct" {  } { { "OneBitAdder.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/OneBitAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455786368186 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneBitAdder " "Found entity 1: OneBitAdder" {  } { { "OneBitAdder.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/OneBitAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455786368186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455786368186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX1-Struct " "Found design unit 1: MUX1-Struct" {  } { { "mux.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/mux.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455786368187 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX1 " "Found entity 1: MUX1" {  } { { "mux.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455786368187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455786368187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightBitSubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EightBitSubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitSubtractor-Struct " "Found design unit 1: EightBitSubtractor-Struct" {  } { { "EightBitSubtractor.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitSubtractor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455786368188 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitSubtractor " "Found entity 1: EightBitSubtractor" {  } { { "EightBitSubtractor.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitSubtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455786368188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455786368188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightBitRightShift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EightBitRightShift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitRightShift-Struct " "Found design unit 1: EightBitRightShift-Struct" {  } { { "EightBitRightShift.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitRightShift.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455786368190 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitRightShift " "Found entity 1: EightBitRightShift" {  } { { "EightBitRightShift.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitRightShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455786368190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455786368190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightBitLeftShift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EightBitLeftShift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitLeftShift-Struct " "Found design unit 1: EightBitLeftShift-Struct" {  } { { "EightBitLeftShift.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitLeftShift.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455786368191 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitLeftShift " "Found entity 1: EightBitLeftShift" {  } { { "EightBitLeftShift.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitLeftShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455786368191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455786368191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightBitAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EightBitAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitAdder-Struct " "Found design unit 1: EightBitAdder-Struct" {  } { { "EightBitAdder.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455786368192 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitAdder " "Found entity 1: EightBitAdder" {  } { { "EightBitAdder.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455786368192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455786368192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ALU_Components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Components " "Found design unit 1: ALU_Components" {  } { { "ALU_Components.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU_Components.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455786368193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455786368193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "ALU.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455786368195 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455786368195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455786368195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1455786368257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "TopLevel.vhd" "scan_instance" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455786368274 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state Scan_Chain.vhd(66) " "VHDL Process Statement warning at Scan_Chain.vhd(66): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1455786368278 "|TopLevel|Scan_Chain:scan_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Scan_Chain.vhd(66) " "VHDL Process Statement warning at Scan_Chain.vhd(66): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1455786368278 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_update Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_update\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455786368279 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_shift Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_shift\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455786368279 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_capture Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_capture\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455786368280 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_DR Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_DR\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455786368280 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_idle Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_idle\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455786368280 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[0\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455786368280 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[1\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455786368280 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[2\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455786368280 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[3\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455786368281 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[4\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[4\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455786368281 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[5\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[5\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455786368281 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[6\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[6\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455786368281 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[7\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[7\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455786368281 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "Scan_Chain.vhd" "In_Reg" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455786368292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "Scan_Chain.vhd" "Out_Reg" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455786368305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:dut_instance " "Elaborating entity \"ALU\" for hierarchy \"ALU:dut_instance\"" {  } { { "TopLevel.vhd" "dut_instance" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455786368314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitAdder ALU:dut_instance\|EightBitAdder:adder1 " "Elaborating entity \"EightBitAdder\" for hierarchy \"ALU:dut_instance\|EightBitAdder:adder1\"" {  } { { "ALU.vhd" "adder1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455786368325 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t8 EightBitAdder.vhd(10) " "Verilog HDL or VHDL warning at EightBitAdder.vhd(10): object \"t8\" assigned a value but never read" {  } { { "EightBitAdder.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitAdder.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1455786368325 "|TopLevel|ALU:dut_instance|EightBitAdder:adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBitAdder ALU:dut_instance\|EightBitAdder:adder1\|OneBitAdder:add1 " "Elaborating entity \"OneBitAdder\" for hierarchy \"ALU:dut_instance\|EightBitAdder:adder1\|OneBitAdder:add1\"" {  } { { "EightBitAdder.vhd" "add1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitAdder.vhd" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455786368334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR1 ALU:dut_instance\|EightBitAdder:adder1\|OneBitAdder:add1\|XOR1:X1 " "Elaborating entity \"XOR1\" for hierarchy \"ALU:dut_instance\|EightBitAdder:adder1\|OneBitAdder:add1\|XOR1:X1\"" {  } { { "OneBitAdder.vhd" "X1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/OneBitAdder.vhd" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455786368341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitSubtractor ALU:dut_instance\|EightBitSubtractor:subtract1 " "Elaborating entity \"EightBitSubtractor\" for hierarchy \"ALU:dut_instance\|EightBitSubtractor:subtract1\"" {  } { { "ALU.vhd" "subtract1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455786368352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitLeftShift ALU:dut_instance\|EightBitLeftShift:left1 " "Elaborating entity \"EightBitLeftShift\" for hierarchy \"ALU:dut_instance\|EightBitLeftShift:left1\"" {  } { { "ALU.vhd" "left1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455786368373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1 ALU:dut_instance\|EightBitLeftShift:left1\|MUX1:m1 " "Elaborating entity \"MUX1\" for hierarchy \"ALU:dut_instance\|EightBitLeftShift:left1\|MUX1:m1\"" {  } { { "EightBitLeftShift.vhd" "m1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitLeftShift.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455786368385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitRightShift ALU:dut_instance\|EightBitRightShift:right1 " "Elaborating entity \"EightBitRightShift\" for hierarchy \"ALU:dut_instance\|EightBitRightShift:right1\"" {  } { { "ALU.vhd" "right1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455786368396 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1455786369025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1455786369533 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1455786369533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1455786369533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1455786369533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1455786369585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 14:36:09 2016 " "Processing ended: Thu Feb 18 14:36:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1455786369585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1455786369585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1455786369585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1455786369585 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1455786371388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1455786371389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 14:36:11 2016 " "Processing started: Thu Feb 18 14:36:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1455786371389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1455786371389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1455786371389 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1455786371441 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1455786371449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1455786371502 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1455786371502 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1455786371671 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1455786371680 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1455786371788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1455786371788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1455786371788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1455786371788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1455786371788 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1455786371788 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TDO " "Pin TDO not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { TDO } } } { "TopLevel.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 8 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/" { { 0 { 0 ""} 0 546 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1455786371800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TCLK " "Pin TCLK not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { TCLK } } } { "TopLevel.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 10 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { TCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/" { { 0 { 0 ""} 0 548 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1455786371800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TRST " "Pin TRST not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { TRST } } } { "TopLevel.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 11 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { TRST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/" { { 0 { 0 ""} 0 549 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1455786371800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TMS " "Pin TMS not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { TMS } } } { "TopLevel.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 9 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { TMS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/" { { 0 { 0 ""} 0 547 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1455786371800 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TDI " "Pin TDI not assigned to an exact location on the device" {  } { { "/opt/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/linux/pin_planner.ppl" { TDI } } } { "TopLevel.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 7 -1 0 } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { TDI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/" { { 0 { 0 ""} 0 545 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1455786371800 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1455786371800 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1455786371865 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1455786371866 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1455786371867 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1 1455786371873 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1 1455786371873 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1455786371874 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1455786371874 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         TCLK " "   1.000         TCLK" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1455786371874 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         TRST " "   1.000         TRST" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1455786371874 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1455786371874 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1455786371879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1455786371879 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1455786371890 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "TCLK Global clock in PIN 18 " "Automatically promoted signal \"TCLK\" to use Global clock in PIN 18" {  } { { "TopLevel.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 10 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1455786371898 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "TRST Global clock in PIN 20 " "Automatically promoted some destinations of signal \"TRST\" to use Global clock in PIN 20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\]\" may be non-global or may not use global clock" {  } { { "Scan_Reg.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Reg.vhd" 42 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455786371898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[1\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[1\]\" may be non-global or may not use global clock" {  } { { "Scan_Reg.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Reg.vhd" 42 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455786371898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[17\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[17\]\" may be non-global or may not use global clock" {  } { { "Scan_Reg.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Reg.vhd" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455786371898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[16\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[16\]\" may be non-global or may not use global clock" {  } { { "Scan_Reg.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Reg.vhd" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455786371898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\]\" may be non-global or may not use global clock" {  } { { "Scan_Reg.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Reg.vhd" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455786371898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ALU:dut_instance\|c~6 " "Destination \"ALU:dut_instance\|c~6\" may be non-global or may not use global clock" {  } { { "ALU.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 8 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455786371898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[8\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[8\]\" may be non-global or may not use global clock" {  } { { "Scan_Reg.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Reg.vhd" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455786371898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[1\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[1\]\" may be non-global or may not use global clock" {  } { { "Scan_Reg.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Reg.vhd" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455786371898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[2\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[2\]\" may be non-global or may not use global clock" {  } { { "Scan_Reg.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Reg.vhd" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455786371898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ALU:dut_instance\|c~7 " "Destination \"ALU:dut_instance\|c~7\" may be non-global or may not use global clock" {  } { { "ALU.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 8 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1455786371898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1 1455786371898 ""}  } { { "TopLevel.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 11 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1455786371898 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1455786371898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1455786371901 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1455786371916 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1 1455786371916 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1455786371942 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1455786371942 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1455786371942 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1455786371943 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1455786371944 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1455786371944 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1455786371944 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 23 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1455786371945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1455786371945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1455786371945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1455786371945 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1455786371945 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1455786371945 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1455786371954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1455786372054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1455786372333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1455786372336 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1455786372767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1455786372767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1455786372793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1455786373036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1455786373036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1455786373387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1455786373389 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1455786373389 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1455786373410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1455786373484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 14:36:13 2016 " "Processing ended: Thu Feb 18 14:36:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1455786373484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1455786373484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1455786373484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1455786373484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1455786375371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1455786375371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 14:36:15 2016 " "Processing started: Thu Feb 18 14:36:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1455786375371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1455786375371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopLevel -c TopLevel " "Command: quartus_sta TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1455786375372 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1455786375406 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1455786375495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1455786375545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1455786375545 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1455786375584 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1455786375692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1455786375693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 14:36:15 2016 " "Processing started: Thu Feb 18 14:36:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1455786375693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1455786375693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1455786375693 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1455786375980 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1455786375985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1455786376085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 14:36:16 2016 " "Processing ended: Thu Feb 18 14:36:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1455786376085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1455786376085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1455786376085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1455786376085 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1455786376221 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1455786376249 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1455786376293 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1455786376294 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TCLK TCLK " "create_clock -period 1.000 -name TCLK TCLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1455786376296 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TRST TRST " "create_clock -period 1.000 -name TRST TRST" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1455786376296 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1455786376296 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1455786376300 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1455786376310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.778 " "Worst-case setup slack is -10.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.778      -297.911 TCLK  " "  -10.778      -297.911 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.597       -15.944 TRST  " "   -3.597       -15.944 TRST " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1455786376311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.304 " "Worst-case hold slack is 1.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304         0.000 TCLK  " "    1.304         0.000 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.653         0.000 TRST  " "    1.653         0.000 TRST " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1455786376313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.864 " "Worst-case recovery slack is -0.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864        -4.320 TCLK  " "   -0.864        -4.320 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1455786376314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.810 " "Worst-case removal slack is 0.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810         0.000 TCLK  " "    0.810         0.000 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1455786376316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 TCLK  " "   -2.289        -2.289 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 TRST  " "   -2.289        -2.289 TRST " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1455786376317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1455786376317 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1455786376360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1455786376369 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1455786376369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1455786376407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 14:36:16 2016 " "Processing ended: Thu Feb 18 14:36:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1455786376407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1455786376407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1455786376407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1455786376407 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1455786377152 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1455786377152 ""}
