// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( 
    input a, 
    input b, 
    output out ) {
  
    // out = a & b;
    
    out = a & b;
}

// design the AND gate

module and_gate_1( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate_1( 
    input a, 
    input b, 
    output out ) {
  
    // out = a & b;
    
    out = a & b;
}

// design the AND gate

module and_gate_2( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate_2(endmodule
