// Seed: 2818064160
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    output reg id_7,
    input id_8,
    input id_9,
    inout id_10,
    output id_11,
    output logic id_12,
    output id_13,
    input logic id_14,
    input id_15,
    input id_16,
    input id_17
);
  always @* begin
    SystemTFIdentifier(1, id_6, id_5, id_1, 1, 1);
    if (id_8 && 1) begin
      id_11 = id_3;
      id_10 = 1'b0;
    end else begin
      id_7 <= id_16;
    end
    id_13 <= 1'h0;
  end
endmodule
