Name,Type,Page,Page Number,Schematic,PartPin,LocationX,LocationY,Zone,IREF
"FSB_BNR#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.C2","220","600","5B","[6]"
"FSB_BNR#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.U42","810","200","3D","[1]"
"PCI-E_0_RXN_[0:15]","OffPage","07 X48 PCI-X","7","SCHEMATIC1","","290","90","5D","[17]"
"PCI-E_0_RXN_[0:15]","OffPage","17 PCI Express Channel 0","17","SCHEMATIC1","","880","220","3D","[7]"
"FSB_DBI2#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1E.D19","1460","370","1C","[6]"
"FSB_DBI2#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1N.N28","1130","500","2C","[1]"
"FSB_DBI3#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1E.C20","1460","380","1C","[6]"
"FSB_DBI3#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1N.B37","1130","490","2C","[1]"
"FSB_BINIT#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.AD3","220","580","5B","Property Not Present"
"DDR_B_DQ_[0:63]","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","","540","520","4C","[15,9]"
"DDR_B_DQ_[0:63]","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","","610","470","4C","[16,9]"
"DDR_B_DQ_[0:63]","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","","920","180","3D","[15,16]"
"DDR_A_CKE_1","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2B.169","410","820","4A","[8]"
"DDR_A_CKE_1","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AY24","270","560","5B","[13]"
"DDR_A_CKE_2","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3B.50","480","540","4B","[8]"
"DDR_A_CKE_2","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.BB25","270","570","5B","[14]"
"DDR_B_CSB_0","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4B.193","440","440","4C","[9]"
"DDR_B_CSB_0","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.BA31","640","820","4A","[15]"
"DDR_A_CKE_3","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3B.169","480","530","4C","[8]"
"DDR_A_CKE_3","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.BC24","270","580","5B","[14]"
"PCI-E_0_RXP_[0:15]","OffPage","07 X48 PCI-X","7","SCHEMATIC1","","290","260","5C","[17]"
"PCI-E_0_RXP_[0:15]","OffPage","17 PCI Express Channel 0","17","SCHEMATIC1","","880","390","3C","[7]"
"DDR_B_CSB_1","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4B.76","440","430","4C","[9]"
"DDR_B_CSB_1","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.BB35","640","810","4A","[15]"
"DDR_B_CSB_2","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5B.193","450","110","4D","[9]"
"DDR_B_CSB_2","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.BC32","640","800","4B","[16]"
"DDR_A_CK_0","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2B.184","120","800","5B","[8]"
"DDR_A_CK_0","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AT33","270","600","5B","[13]"
"DDR_B_CSB_3","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5B.76","450","100","4D","[9]"
"DDR_B_CSB_3","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.BA35","640","790","4B","[16]"
"DDR_B_CB_0","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AK45","640","770","4B","Property Not Present"
"CPU_ITP_CLK0","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1C.AK3","610","980","4A","Property Not Present"
"DDR_B_CB_1","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AJ44","640","760","4B","Property Not Present"
"DDR_B_CB_2","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AG42","640","750","4B","Property Not Present"
"CPU_ITP_CLK1","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1C.AJ3","610","990","4A","Property Not Present"
"DDR_B_CB_3","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AG40","640","740","4B","Property Not Present"
"DDR_B_CB_4","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AJ42","640","730","4B","Property Not Present"
"DDR_A_CK_1","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2B.63","120","820","5A","[8]"
"DDR_A_CK_1","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AN28","270","610","5B","[13]"
"CPU_BCLK0","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1C.F28","220","980","5A","Property Not Present"
"DDR_B_CB_5","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AK42","640","720","4B","Property Not Present"
"DDR_A_CK_2","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3B.184","190","510","5C","[8]"
"DDR_A_CK_2","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AT34","270","620","5B","[14]"
"DDR_B_CB_6","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AG41","640","710","4B","Property Not Present"
"CPU_BCLK1","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1C.G28","220","990","5A","Property Not Present"
"DDR_B_CB_7","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AG44","640","700","4B","Property Not Present"
"DDR_B_CKB_5","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AY34","250","890","5A","Property Not Present"
"DDR_A_CK_5","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AT35","270","650","5B","Property Not Present"
"FSB_A20M#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1A.K3","200","320","5C","Property Not Present"
"DDR_B_CKB_4","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AY28","250","880","5A","Property Not Present"
"DDR_B_CKB_3","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5B.64","160","170","5D","[9]"
"DDR_B_CKB_3","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AP31","250","870","5A","[16]"
"FSB_AP0#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1A.U2","200","390","5C","Property Not Present"
"DDR_B_CKB_2","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5B.185","160","150","5D","[9]"
"DDR_B_CKB_2","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AW33","250","860","5A","[16]"
"DDR_B_CKB_1","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4B.64","150","500","5C","[9]"
"DDR_B_CKB_1","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AP28","250","850","5A","[15]"
"PCI-E_1_RXP_[0:15]","OffPage","07 X48 PCI-X","7","SCHEMATIC1","","290","720","5B","[18]"
"PCI-E_1_RXP_[0:15]","OffPage","18 PCI Express Channel 1","18","SCHEMATIC1","","870","410","3C","[7]"
"FSB_AP01","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1A.U3","200","400","5C","Property Not Present"
"DDR_B_CKB_0","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4B.185","150","480","5C","[9]"
"DDR_B_CKB_0","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AV30","250","840","5A","[15]"
"DDR_B_CK_5","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AW34","250","820","5A","Property Not Present"
"DDR_B_CK_4","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AY30","250","810","5A","Property Not Present"
"DDR_A_CKB_0","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2B.185","120","810","5A","[8]"
"DDR_A_CKB_0","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AR33","270","670","5B","[13]"
"DDR_B_CK_3","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5B.63","160","160","5D","[9]"
"DDR_B_CK_3","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AR31","250","800","5B","[16]"
"DDR_A_CKB_1","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2B.64","120","830","5A","[8]"
"DDR_A_CKB_1","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AM28","270","680","5B","[13]"
"DDR_B_CK_2","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5B.184","160","140","5D","[9]"
"DDR_B_CK_2","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AV33","250","790","5B","[16]"
"DDR_A_CKB_2","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3B.185","190","520","5C","[8]"
"DDR_A_CKB_2","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AV35","270","690","5B","[14]"
"DDR_B_CK_1","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4B.63","150","490","5C","[9]"
"DDR_B_CK_1","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AR28","250","780","5B","[15]"
"DDR_B_CK_0","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4B.184","150","470","5C","[9]"
"DDR_B_CK_0","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AW30","250","770","5B","[15]"
"DDR_B_CKE_3","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5B.169","450","160","4D","[9]"
"DDR_B_CKE_3","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.BA17","250","750","5B","[16]"
"DDR_A_CKB_5","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AT36","270","720","5B","Property Not Present"
"DDR_B_CKE_2","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5B.50","450","170","4D","[9]"
"DDR_B_CKE_2","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.BB17","250","740","5B","[16]"
"DDR_B_CKE_1","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4B.169","440","490","4C","[9]"
"DDR_B_CKE_1","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.BD19","250","730","5B","[15]"
"DDR_B_CKE_0","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4B.50","440","500","4C","[9]"
"DDR_B_CKE_0","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.BD17","250","720","5B","[15]"
"DDR_B_WEB","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5B.73","160","120","5D","[15,9]"
"DDR_B_WEB","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4B.73","150","450","5C","[16,9]"
"DDR_B_WEB","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.AY31","250","700","5B","[15,16]"
"DDR_B_RASB","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5B.192","160","110","5D","[15,9]"
"DDR_B_RASB","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4B.192","150","440","5C","[16,9]"
"DDR_B_RASB","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.BD31","250","690","5B","[15,16]"
"DDR_B_CASB","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5B.74","160","100","5D","[15,9]"
"DDR_B_CASB","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4B.74","150","430","5C","[16,9]"
"DDR_B_CASB","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1F.BB32","250","680","5B","[15,16]"
"FSB_ADS#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1A.D2","200","340","5C","[6]"
"FSB_ADS#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1K.U44","580","220","4D","[1]"
"DDR_A_CB_7","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AK39","660","530","3C","Property Not Present"
"PCI-E_1_TXP_[0:15]","OffPage","07 X48 PCI-X","7","SCHEMATIC1","","910","550","3B","[18]"
"PCI-E_1_TXP_[0:15]","OffPage","18 PCI Express Channel 1","18","SCHEMATIC1","","1390","240","1D","[7]"
"CPU_RESET#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.G23","610","580","4B","[6]"
"CPU_RESET#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.D35","1200","320","2C","[1]"
"DDR_A_CB_6","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AK34","660","540","3B","Property Not Present"
"DDR_A_CB_5","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AL34","660","550","3B","Property Not Present"
"FSB_ADSTB0#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1A.R6","200","360","5C","[6]"
"FSB_ADSTB0#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1K.M40","580","200","4D","[1]"
"DDR_A_CB_4","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AK33","660","560","3B","Property Not Present"
"FSB_ADSTB1#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1A.AD5","200","370","5C","[6]"
"FSB_ADSTB1#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1K.V34","580","180","4D","[1]"
"DDR_A_CB_3","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AK35","660","570","3B","Property Not Present"
"DDR_A_CB_2","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AK38","660","580","3B","Property Not Present"
"DDR_A_CB_1","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AN35","660","590","3B","Property Not Present"
"DDR_A_CB_0","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AL33","660","600","3B","Property Not Present"
"FSB_A[3:35]#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","","690","170","3D","Property Not Present"
"FSB_A[3:35]#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","","70","150","5D","Property Not Present"
"DDR_A_CSB_3","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3B.76","480","470","4C","[8]"
"DDR_A_CSB_3","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AY43","660","620","3B","[14]"
"DDR_A_CSB_2","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3B.193","480","480","4C","[8]"
"DDR_A_CSB_2","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.BB39","660","630","3B","[14]"
"DDR_A_CSB_1","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2B.76","410","760","4B","[8]"
"DDR_A_CSB_1","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.BD42","660","640","3B","[13]"
"DDR_A_CSB_0","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2B.193","410","770","4B","[8]"
"DDR_A_CSB_0","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.BA40","660","650","3B","[13]"
"PCI-E_1_TXN_[0:15]","OffPage","07 X48 PCI-X","7","SCHEMATIC1","","920","720","3B","[18]"
"PCI-E_1_TXN_[0:15]","OffPage","18 PCI Express Channel 1","18","SCHEMATIC1","","1400","410","1C","[7]"
"PCI-E_0_TXN_[0:15]","OffPage","07 X48 PCI-X","7","SCHEMATIC1","","920","260","3C","[17]"
"PCI-E_0_TXN_[0:15]","OffPage","17 PCI Express Channel 0","17","SCHEMATIC1","","1410","390","1C","[7]"
"VTT_PWR_GOOD","OffPage","04 CPU VTT","4","SCHEMATIC1","J1H.AM6","620","650","4B","Property Not Present"
"DDR_B_A_[0:14]","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","","180","300","5C","[15,9]"
"DDR_B_A_[0:14]","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","","110","120","5D","[16,9]"
"DDR_B_A_[0:14]","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","","150","210","5D","[15,16]"
"DDR_SDA","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2B.238","410","730","4B","[14,15,16]"
"DDR_SDA","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3B.238","480","440","4C","[13,15,16]"
"DDR_SDA","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5B.238","450","70","4D","[13,14,15]"
"DDR_SDA","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4B.238","440","400","4C","[13,14,16]"
"DDR_SCL","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2B.118","410","740","4B","[14,15,16]"
"DDR_SCL","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3B.118","480","450","4C","[13,15,16]"
"DDR_SCL","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5B.118","450","80","4D","[13,14,15]"
"DDR_SCL","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4B.118","440","410","4C","[13,14,16]"
"FSB_D[0:63]#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","","970","180","3D","Property Not Present"
"FSB_D[0:63]#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","","640","470","4C","Property Not Present"
"DDR_A_A_[0:14]","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","","210","70","5D","[14,8]"
"DDR_A_A_[0:14]","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","","190","40","5D","[13,8]"
"DDR_A_A_[0:14]","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","","160","130","5D","[13,14]"
"DDR_A_CK_3","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3B.63","190","530","5C","[8]"
"DDR_A_CK_3","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AV31","270","630","5B","[14]"
"DDR_A_CKB_4","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AM27","270","710","5B","Property Not Present"
"DDR_A_CKB_3","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3B.64","190","540","5B","[8]"
"DDR_A_CKB_3","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AT31","270","700","5B","[14]"
"DDR_A_CK_4","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.AN27","270","640","5B","Property Not Present"
"DDR_A_DQ_[0:63]","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","","500","600","4B","[14,8]"
"DDR_A_DQ_[0:63]","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","","750","500","3C","[13,8]"
"DDR_A_DQ_[0:63]","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","","950","100","3D","[13,14]"
"DDR_B_BA_0","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5A.71","580","410","4C","[15,9]"
"DDR_B_BA_0","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4A.71","510","230","4D","[16,9]"
"DDR_B_BA_0","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1E.BB24","260","440","5C","[15,16]"
"DDR_B_BA_1","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5A.190","580","400","4C","[15,9]"
"DDR_B_BA_1","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4A.190","510","220","4D","[16,9]"
"DDR_B_BA_1","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1E.AW23","260","450","5C","[15,16]"
"DDR_B_BA_2","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","J5A.52","580","390","4C","[15,9]"
"DDR_B_BA_2","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","J4A.52","510","210","4D","[16,9]"
"DDR_B_BA_2","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","U1E.BB18","260","460","5C","[15,16]"
"DDR_A_BA_0","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2A.71","600","180","4D","[14,8]"
"DDR_A_BA_0","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3A.71","590","150","4D","[13,8]"
"DDR_A_BA_0","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1B.BC37","270","340","5C","[13,14]"
"DDR_A_BA_1","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2A.190","600","170","4D","[14,8]"
"DDR_A_BA_1","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3A.190","590","140","4D","[13,8]"
"DDR_A_BA_1","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1B.BB36","270","350","5C","[13,14]"
"DDR_A_BA_2","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2A.52","600","160","4D","[14,8]"
"DDR_A_BA_2","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3A.52","590","130","4D","[13,8]"
"DDR_A_BA_2","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1B.BB26","270","360","5C","[13,14]"
"DDR_A_DM_[0:7]","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","","140","350","5C","[14,8]"
"DDR_A_DM_[0:7]","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","","660","210","3D","[13,8]"
"DDR_A_DM_[0:7]","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","","770","320","3C","[13,14]"
"DDR_A_DQSB_[0:8]","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","","650","410","4C","[14,8]"
"DDR_A_DQSB_[0:8]","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","","1170","270","2C","[13,8]"
"DDR_A_DQSB_[0:8]","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","","770","220","3D","[13,14]"
"FSB_REQ0#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.K4","610","600","4B","[6]"
"FSB_REQ0#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.C44","1200","240","2D","[1]"
"DDR_A_DQS_[0:8]","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","","650","320","4C","[14,8]"
"DDR_A_DQS_[0:8]","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","","1170","180","2D","[13,8]"
"DDR_A_DQS_[0:8]","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","","770","120","3D","[13,14]"
"DP0#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","","1460","300","1C","Property Not Present"
"FSB_REQ1#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.J5","610","610","4B","[6]"
"FSB_REQ1#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.G40","1200","230","2D","[1]"
"DP1#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","","1460","310","1C","Property Not Present"
"FSB_REQ2#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.M6","610","620","4B","[6]"
"FSB_REQ2#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.L39","1200","220","2D","[1]"
"PCI-E_0_TXP_[0:15]","OffPage","07 X48 PCI-X","7","SCHEMATIC1","","920","90","3D","[17]"
"PCI-E_0_TXP_[0:15]","OffPage","17 PCI Express Channel 0","17","SCHEMATIC1","","1410","220","1D","[7]"
"DP2#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","","1460","320","1C","Property Not Present"
"FSB_REQ3#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.K6","610","630","4B","[6]"
"FSB_REQ3#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.K36","1200","210","2D","[1]"
"DP3#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","","1460","330","1C","Property Not Present"
"FSB_REQ4#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.J6","610","640","4B","[6]"
"FSB_REQ4#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.H39","1200","200","2D","[1]"
"FSB_RS0#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.B3","610","760","4B","[6]"
"FSB_RS0#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1L.R44","110","640","5B","[1]"
"FSB_RS1#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.F5","610","770","4B","[6]"
"FSB_RS1#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1L.W41","110","650","5B","[1]"
"FSB_RS2#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.A3","610","780","4B","[6]"
"FSB_RS2#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1L.R41","110","660","5B","[1]"
"FSB_MSID0","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.W1","610","800","4B","Property Not Present"
"FSB_MSID1","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.V1","610","810","4A","Property Not Present"
"FSB_MCERR#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.AB3","610","830","4A","Property Not Present"
"FSB_LOCK#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.C3","610","850","4A","[6]"
"FSB_LOCK#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.T45","1200","300","2C","[1]"
"FSB_HIT#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.D4","610","870","4A","[6]"
"FSB_HIT#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.R42","810","280","3C","[1]"
"DDR_B_DM_[0:7]","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","","610","200","4D","[15,9]"
"DDR_B_DM_[0:7]","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","","620","150","4D","[16,9]"
"DDR_B_DM_[0:7]","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","","760","410","3C","[15,16]"
"FSB_HITM#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.E4","610","890","4A","[6]"
"FSB_HITM#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.V42","810","300","3C","[1]"
"FSB_RSP#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.H4","610","740","4B","Property Not Present"
"FSB_SMI#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.P2","610","720","4B","Property Not Present"
"FSB_STPCLK#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.M3","610","700","4B","Property Not Present"
"FSB_TRDY#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.E3","610","680","4B","[6]"
"FSB_TRDY#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.W40","1200","260","2C","[1]"
"FSB_TRST#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.AG1","610","660","4B","Property Not Present"
"FSB_LL_ID1","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.AA2","220","900","5A","Property Not Present"
"DDR_B_DQSB_[0:8]","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","","1120","260","2C","[15,9]"
"DDR_B_DQSB_[0:8]","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","","1130","210","2D","[16,9]"
"DDR_B_DQSB_[0:8]","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","","760","310","3C","[15,16]"
"FSB_LL_ID0","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.V2","220","890","5A","Property Not Present"
"PCI-E_1_RXN_[0:15]","OffPage","07 X48 PCI-X","7","SCHEMATIC1","","290","550","5B","[18]"
"PCI-E_1_RXN_[0:15]","OffPage","18 PCI Express Channel 1","18","SCHEMATIC1","","870","240","3D","[7]"
"FSB_LINT0","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.K1","220","860","5A","Property Not Present"
"FSB_LINT1","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.L1","220","870","5A","Property Not Present"
"FSB_INIT#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.P3","220","840","5A","Property Not Present"
"DDR_B_DQS_[0:8]","OffPage","16 DDR3 Channel 1 Slot 1","16","SCHEMATIC1","","1120","170","2D","[15,9]"
"DDR_B_DQS_[0:8]","OffPage","15 DDR3 Channel 1 Slot 0","15","SCHEMATIC1","","1130","120","2D","[16,9]"
"DDR_B_DQS_[0:8]","OffPage","09 X48 DDR3 Channel 1","9","SCHEMATIC1","","760","210","3D","[15,16]"
"FSB_IGNNE#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.N2","220","820","5A","Property Not Present"
"OFFPAGERIGHT-R","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","","400","600","4B","Property Not Present"
"OFFPAGERIGHT-R","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","","750","510","3C","Property Not Present"
"FSB_IERR#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.AB2","220","800","5B","Property Not Present"
"FSB_FERR#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.R3","220","780","5B","Property Not Present"
"FSB_DRDY#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.C1","220","760","5B","[6]"
"FSB_DRDY#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.U41","1200","280","2C","[1]"
"FSB_DEFER#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.G7","220","740","5B","[6]"
"FSB_DEFER#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.T39","810","320","3C","[1]"
"FSB_DSTBN3#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1E.A16","1460","230","1D","[6]"
"FSB_DSTBN3#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1N.D41","1130","590","2B","[1]"
"FSB_DSTBN2#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1E.G20","1460","220","1D","[6]"
"FSB_DSTBN2#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1N.M25","1130","600","2B","[1]"
"FSB_DBSY#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.B2","220","720","5B","[6]"
"FSB_DBSY#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.T42","810","260","3C","[1]"
"FSB_DSTBN1#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1E.G12","1460","210","1D","[6]"
"FSB_DSTBN1#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1N.G34","1130","610","2B","[1]"
"FSB_DSTBN0#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1E.C8","1460","200","1D","[6]"
"FSB_DSTBN0#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1N.K43","1130","620","2B","[1]"
"FSB_DBR#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.AC2","220","700","5B","Property Not Present"
"FSB_DSTBP0#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1E.B9","1460","250","1D","[6]"
"FSB_DSTBP0#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1N.J44","1130","570","2B","[1]"
"DDR_A_CASB","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2B.74","120","760","5B","[14,8]"
"DDR_A_CASB","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3B.74","190","470","5C","[13,8]"
"DDR_A_CASB","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.BB41","270","510","5C","[13,14]"
"FSB_DSTBP1#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1E.E12","1460","260","1C","[6]"
"FSB_DSTBP1#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1N.H34","1130","560","2B","[1]"
"FSB_BR0#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.F3","220","640","5B","[6]"
"FSB_BR0#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.W44","810","240","3D","[1]"
"DDR_A_RASB","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2B.192","120","770","5B","[14,8]"
"DDR_A_RASB","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3B.192","190","480","5C","[13,8]"
"DDR_A_RASB","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.BB38","270","520","5C","[13,14]"
"FSB_DSTBP2#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1E.G19","1460","270","1C","[6]"
"FSB_DSTBP2#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1N.N25","1130","550","2B","[1]"
"DDR_A_WEB","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2B.73","120","780","5B","[14,8]"
"DDR_A_WEB","OffPage","14 DDR3 Channel 0 Slot 1","14","SCHEMATIC1","J3B.73","190","490","5C","[13,8]"
"DDR_A_WEB","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.BD39","270","530","5C","[13,14]"
"FSB_DSTBP3#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1E.C17","1460","280","1C","[6]"
"FSB_DSTBP3#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1N.C40","1130","540","2B","[1]"
"FSB_BPRI#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1D.G8","220","620","5B","[6]"
"FSB_BPRI#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1M.H38","810","220","3D","[1]"
"FSB_DBI0#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1E.A8","1460","350","1C","[6]"
"FSB_DBI0#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1N.L41","1130","520","2C","[1]"
"DDR_A_CKE_0","OffPage","13 DDR3 Channel 0 Slot 0","13","SCHEMATIC1","J2B.50","410","830","4A","[8]"
"DDR_A_CKE_0","OffPage","08 X48 DDR3 Channel 0","8","SCHEMATIC1","U1C.BD25","270","550","5B","[13]"
"FSB_DBI1#","OffPage","01 CPU Front Side Bus","1","SCHEMATIC1","J1E.G11","1460","360","1C","[6]"
"FSB_DBI1#","OffPage","06 X48 Front Side Bus","6","SCHEMATIC1","U1N.E40","1130","510","2C","[1]"
