<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: lib/Conversion/ExportVerilog/PrepareForEmission.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_fb3681dc9150b247305e64d29dbc20b7.html">Conversion</a></li><li class="navelem"><a class="el" href="dir_6cce4ad78de14f95ed50a18344002879.html">ExportVerilog</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">PrepareForEmission.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombOps_8h_source.html">circt/Dialect/Comb/CombOps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LoweringOptions_8h_source.html">circt/Support/LoweringOptions.h</a>&quot;</code><br />
<code>#include &quot;mlir/IR/ImplicitLocOpBuilder.h&quot;</code><br />
<code>#include &quot;llvm/ADT/SmallPtrSet.h&quot;</code><br />
<code>#include &quot;llvm/ADT/TypeSwitch.h&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for PrepareForEmission.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="PrepareForEmission_8cpp__incl.png" border="0" usemap="#lib_2Conversion_2ExportVerilog_2PrepareForEmission_8cpp" alt=""/></div>
<map name="lib_2Conversion_2ExportVerilog_2PrepareForEmission_8cpp" id="lib_2Conversion_2ExportVerilog_2PrepareForEmission_8cpp">
<area shape="rect" title=" " alt="" coords="3374,5,3581,47"/>
<area shape="rect" href="ExportVerilogInternals_8h.html" title=" " alt="" coords="2166,95,2344,121"/>
<area shape="rect" title=" " alt="" coords="2674,177,2849,203"/>
<area shape="rect" href="CombOps_8h.html" title=" " alt="" coords="3330,169,3473,211"/>
<area shape="rect" href="LoweringOptions_8h.html" title=" " alt="" coords="3439,95,3668,121"/>
<area shape="rect" title=" " alt="" coords="3693,95,3908,121"/>
<area shape="rect" title=" " alt="" coords="3932,95,4103,121"/>
<area shape="rect" href="HWOps_8h.html" title=" " alt="" coords="1264,177,1454,203"/>
<area shape="rect" href="HWSymCache_8h.html" title=" " alt="" coords="1004,177,1239,203"/>
<area shape="rect" href="SVOps_8h.html" title=" " alt="" coords="2166,177,2344,203"/>
<area shape="rect" title=" " alt="" coords="2369,177,2536,203"/>
<area shape="rect" title=" " alt="" coords="914,177,980,203"/>
<area shape="rect" href="HWDialect_8h.html" title=" " alt="" coords="770,445,982,471"/>
<area shape="rect" href="HWTypes_8h.html" title=" " alt="" coords="1156,355,1359,382"/>
<area shape="rect" title=" " alt="" coords="2222,355,2370,382"/>
<area shape="rect" title=" " alt="" coords="2182,266,2384,293"/>
<area shape="rect" title=" " alt="" coords="1680,266,1883,293"/>
<area shape="rect" title=" " alt="" coords="351,266,564,293"/>
<area shape="rect" title=" " alt="" coords="1277,266,1441,293"/>
<area shape="rect" title=" " alt="" coords="589,259,788,300"/>
<area shape="rect" title=" " alt="" coords="2408,259,2595,300"/>
<area shape="rect" title=" " alt="" coords="812,266,989,293"/>
<area shape="rect" title=" " alt="" coords="1013,266,1201,293"/>
<area shape="rect" href="LLVM_8h.html" title=" " alt="" coords="2107,527,2262,553"/>
<area shape="rect" title=" " alt="" coords="1299,527,1486,553"/>
<area shape="rect" title=" " alt="" coords="1642,527,1769,553"/>
<area shape="rect" title=" " alt="" coords="888,527,1123,553"/>
<area shape="rect" title=" " alt="" coords="630,527,864,553"/>
<area shape="rect" title=" " alt="" coords="2007,601,2159,628"/>
<area shape="rect" title=" " alt="" coords="2183,601,2388,628"/>
<area shape="rect" title=" " alt="" coords="1258,445,1377,471"/>
<area shape="rect" title=" " alt="" coords="1007,445,1234,471"/>
<area shape="rect" href="HWAttributes_8h.html" title=" " alt="" coords="44,266,274,293"/>
<area shape="rect" title=" " alt="" coords="666,355,812,382"/>
<area shape="rect" title=" " alt="" coords="28,355,280,382"/>
<area shape="rect" href="SVDialect_8h.html" title=" " alt="" coords="1907,266,2107,293"/>
<area shape="rect" href="SVTypes_8h.html" title=" " alt="" coords="1465,266,1656,293"/>
<area shape="rect" title=" " alt="" coords="3311,259,3492,300"/>
<area shape="rect" title=" " alt="" coords="2619,266,2840,293"/>
<area shape="rect" title=" " alt="" coords="2865,266,3040,293"/>
<area shape="rect" title=" " alt="" coords="3064,266,3286,293"/>
<area shape="rect" href="CombDialect_8h.html" title=" " alt="" coords="2394,348,2537,389"/>
<area shape="rect" title=" " alt="" coords="1743,355,1900,382"/>
<area shape="rect" title=" " alt="" coords="1925,355,2148,382"/>
<area shape="rect" title=" " alt="" coords="2333,437,2478,479"/>
<area shape="rect" title=" " alt="" coords="2502,437,2645,479"/>
<area shape="rect" title=" " alt="" coords="1453,355,1668,382"/>
<area shape="rect" title=" " alt="" coords="3568,259,3710,300"/>
<area shape="rect" title=" " alt="" coords="3498,177,3655,203"/>
</map>
</div>
</div>
<p><a href="PrepareForEmission_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:af56ff23e5a71ec3dc7bbfcefb93f9d36"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="PrepareForEmission_8cpp.html#af56ff23e5a71ec3dc7bbfcefb93f9d36">shouldSpillWire</a> (Operation &amp;op, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</td></tr>
<tr class="separator:af56ff23e5a71ec3dc7bbfcefb93f9d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d7fde7fc1d69ef9b94430624d232423"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="PrepareForEmission_8cpp.html#a8d7fde7fc1d69ef9b94430624d232423">lowerBoundInstance</a> (InstanceOp op)</td></tr>
<tr class="separator:a8d7fde7fc1d69ef9b94430624d232423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7bb281f3729b938aa19a399d0e82512"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="PrepareForEmission_8cpp.html#ad7bb281f3729b938aa19a399d0e82512">onlyUseIsAssign</a> (Value v)</td></tr>
<tr class="separator:ad7bb281f3729b938aa19a399d0e82512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f7b7435e2922e2a9c164e95ed10bf8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="PrepareForEmission_8cpp.html#ad5f7b7435e2922e2a9c164e95ed10bf8">lowerInstanceResults</a> (InstanceOp op)</td></tr>
<tr class="separator:ad5f7b7435e2922e2a9c164e95ed10bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d29a97df59983cffdcf34314fe07b1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="PrepareForEmission_8cpp.html#a76d29a97df59983cffdcf34314fe07b1">lowerAlwaysInlineOperation</a> (Operation *op)</td></tr>
<tr class="separator:a76d29a97df59983cffdcf34314fe07b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a4155525d74df8ce32c558ea46cdfe"><td class="memItemLeft" align="right" valign="top">static Value&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="PrepareForEmission_8cpp.html#af4a4155525d74df8ce32c558ea46cdfe">lowerFullyAssociativeOp</a> (Operation &amp;op, OperandRange operands, SmallVector&lt; Operation * &gt; &amp;newOps)</td></tr>
<tr class="memdesc:af4a4155525d74df8ce32c558ea46cdfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a variadic fully-associative operation into an expression tree.  <a href="PrepareForEmission_8cpp.html#af4a4155525d74df8ce32c558ea46cdfe">More...</a><br /></td></tr>
<tr class="separator:af4a4155525d74df8ce32c558ea46cdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37745a9b01d72687936d3e25573ceed3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="PrepareForEmission_8cpp.html#a37745a9b01d72687936d3e25573ceed3">lowerUsersToTemporaryWire</a> (Operation &amp;op)</td></tr>
<tr class="memdesc:a37745a9b01d72687936d3e25573ceed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">When we find that an operation is used before it is defined in a graph region, we emit an explicit wire to resolve the issue.  <a href="PrepareForEmission_8cpp.html#a37745a9b01d72687936d3e25573ceed3">More...</a><br /></td></tr>
<tr class="separator:a37745a9b01d72687936d3e25573ceed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac349c7c135b136b0b3a3357ae5a8dc9"><td class="memItemLeft" align="right" valign="top">static Operation *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="PrepareForEmission_8cpp.html#aac349c7c135b136b0b3a3357ae5a8dc9">rewriteAddWithNegativeConstant</a> (comb::AddOp add, hw::ConstantOp rhsCst)</td></tr>
<tr class="memdesc:aac349c7c135b136b0b3a3357ae5a8dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transform "a + -cst" ==&gt; "a - cst" for prettier output.  <a href="PrepareForEmission_8cpp.html#aac349c7c135b136b0b3a3357ae5a8dc9">More...</a><br /></td></tr>
<tr class="separator:aac349c7c135b136b0b3a3357ae5a8dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf9b305d69234dd98e5b24bbf8632ee"><td class="memItemLeft" align="right" valign="top">static Operation *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="PrepareForEmission_8cpp.html#aaaf9b305d69234dd98e5b24bbf8632ee">findParentInNonProceduralRegion</a> (Operation *op)</td></tr>
<tr class="memdesc:aaaf9b305d69234dd98e5b24bbf8632ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an operation in a procedural region, scan up the region tree to find the first operation in a graph region (typically an always or initial op).  <a href="PrepareForEmission_8cpp.html#aaaf9b305d69234dd98e5b24bbf8632ee">More...</a><br /></td></tr>
<tr class="separator:aaaf9b305d69234dd98e5b24bbf8632ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65793ea13ce1998a7099e7a115158486"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="PrepareForEmission_8cpp.html#a65793ea13ce1998a7099e7a115158486">rewriteSideEffectingExpr</a> (Operation *op)</td></tr>
<tr class="memdesc:a65793ea13ce1998a7099e7a115158486"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is invoked on side effecting Verilog expressions when we're in 'disallowLocalVariables' mode for old Verilog clients.  <a href="PrepareForEmission_8cpp.html#a65793ea13ce1998a7099e7a115158486">More...</a><br /></td></tr>
<tr class="separator:a65793ea13ce1998a7099e7a115158486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7fb0f9ed8fe0de4482bb5d439859396"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="PrepareForEmission_8cpp.html#aa7fb0f9ed8fe0de4482bb5d439859396">hoistNonSideEffectExpr</a> (Operation *op)</td></tr>
<tr class="memdesc:aa7fb0f9ed8fe0de4482bb5d439859396"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is called for non-side-effecting Verilog expressions when we're in 'disallowLocalVariables' mode for old Verilog clients.  <a href="PrepareForEmission_8cpp.html#aa7fb0f9ed8fe0de4482bb5d439859396">More...</a><br /></td></tr>
<tr class="separator:aa7fb0f9ed8fe0de4482bb5d439859396"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="aaaf9b305d69234dd98e5b24bbf8632ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf9b305d69234dd98e5b24bbf8632ee">&#9670;&nbsp;</a></span>findParentInNonProceduralRegion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static Operation* findParentInNonProceduralRegion </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given an operation in a procedural region, scan up the region tree to find the first operation in a graph region (typically an always or initial op). </p>
<p>By looking for a graph region, we will stop at graph-region #ifdef's that may enclose this operation. </p>

<p class="definition">Definition at line <a class="el" href="PrepareForEmission_8cpp_source.html#l00274">274</a> of file <a class="el" href="PrepareForEmission_8cpp_source.html">PrepareForEmission.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00325">hoistNonSideEffectExpr()</a>, and <a class="el" href="PrepareForEmission_8cpp_source.html#l00290">rewriteSideEffectingExpr()</a>.</p>

</div>
</div>
<a id="aa7fb0f9ed8fe0de4482bb5d439859396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7fb0f9ed8fe0de4482bb5d439859396">&#9670;&nbsp;</a></span>hoistNonSideEffectExpr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hoistNonSideEffectExpr </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function is called for non-side-effecting Verilog expressions when we're in 'disallowLocalVariables' mode for old Verilog clients. </p>
<p>It hoists non-constant expressions out to the top level so they don't turn into local variable declarations. </p>

<p class="definition">Definition at line <a class="el" href="PrepareForEmission_8cpp_source.html#l00325">325</a> of file <a class="el" href="PrepareForEmission_8cpp_source.html">PrepareForEmission.cpp</a>.</p>

<p class="reference">References <a class="el" href="PrepareForEmission_8cpp_source.html#l00274">findParentInNonProceduralRegion()</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00251">circt::ExportVerilog::isExpressionAlwaysInline()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00373">circt::ExportVerilog::prepareHWModule()</a>.</p>

</div>
</div>
<a id="a76d29a97df59983cffdcf34314fe07b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d29a97df59983cffdcf34314fe07b1">&#9670;&nbsp;</a></span>lowerAlwaysInlineOperation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void lowerAlwaysInlineOperation </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PrepareForEmission_8cpp_source.html#l00146">146</a> of file <a class="el" href="PrepareForEmission_8cpp_source.html">PrepareForEmission.cpp</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogInternals_8h_source.html#l00251">circt::ExportVerilog::isExpressionAlwaysInline()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00373">circt::ExportVerilog::prepareHWModule()</a>.</p>

</div>
</div>
<a id="a8d7fde7fc1d69ef9b94430624d232423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d7fde7fc1d69ef9b94430624d232423">&#9670;&nbsp;</a></span>lowerBoundInstance()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void lowerBoundInstance </td>
          <td>(</td>
          <td class="paramtype">InstanceOp&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PrepareForEmission_8cpp_source.html#l00063">63</a> of file <a class="el" href="PrepareForEmission_8cpp_source.html">PrepareForEmission.cpp</a>.</p>

<p class="reference">References <a class="el" href="support_8py_source.html#l00037">circt.support::connect()</a>, <a class="el" href="MSFTPasses_8cpp_source.html#l00048">getModulePortInfo()</a>, and <a class="el" href="PrepareForEmission_8cpp_source.html#l00034">circt::ExportVerilog::isSimpleReadOrPort()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00373">circt::ExportVerilog::prepareHWModule()</a>.</p>

</div>
</div>
<a id="af4a4155525d74df8ce32c558ea46cdfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a4155525d74df8ce32c558ea46cdfe">&#9670;&nbsp;</a></span>lowerFullyAssociativeOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static Value lowerFullyAssociativeOp </td>
          <td>(</td>
          <td class="paramtype">Operation &amp;&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">OperandRange&#160;</td>
          <td class="paramname"><em>operands</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SmallVector&lt; Operation * &gt; &amp;&#160;</td>
          <td class="paramname"><em>newOps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a variadic fully-associative operation into an expression tree. </p>
<p>This enables long-line splitting to work with them. </p>

<p class="definition">Definition at line <a class="el" href="PrepareForEmission_8cpp_source.html#l00199">199</a> of file <a class="el" href="PrepareForEmission_8cpp_source.html">PrepareForEmission.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00373">circt::ExportVerilog::prepareHWModule()</a>.</p>

</div>
</div>
<a id="ad5f7b7435e2922e2a9c164e95ed10bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f7b7435e2922e2a9c164e95ed10bf8">&#9670;&nbsp;</a></span>lowerInstanceResults()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void lowerInstanceResults </td>
          <td>(</td>
          <td class="paramtype">InstanceOp&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PrepareForEmission_8cpp_source.html#l00104">104</a> of file <a class="el" href="PrepareForEmission_8cpp_source.html">PrepareForEmission.cpp</a>.</p>

<p class="reference">References <a class="el" href="support_8py_source.html#l00037">circt.support::connect()</a>, <a class="el" href="MSFTPasses_8cpp_source.html#l00048">getModulePortInfo()</a>, and <a class="el" href="PrepareForEmission_8cpp_source.html#l00095">onlyUseIsAssign()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00373">circt::ExportVerilog::prepareHWModule()</a>.</p>

</div>
</div>
<a id="a37745a9b01d72687936d3e25573ceed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37745a9b01d72687936d3e25573ceed3">&#9670;&nbsp;</a></span>lowerUsersToTemporaryWire()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void lowerUsersToTemporaryWire </td>
          <td>(</td>
          <td class="paramtype">Operation &amp;&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When we find that an operation is used before it is defined in a graph region, we emit an explicit wire to resolve the issue. </p>

<p class="definition">Definition at line <a class="el" href="PrepareForEmission_8cpp_source.html#l00234">234</a> of file <a class="el" href="PrepareForEmission_8cpp_source.html">PrepareForEmission.cpp</a>.</p>

<p class="reference">References <a class="el" href="support_8py_source.html#l00037">circt.support::connect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00373">circt::ExportVerilog::prepareHWModule()</a>.</p>

</div>
</div>
<a id="ad7bb281f3729b938aa19a399d0e82512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7bb281f3729b938aa19a399d0e82512">&#9670;&nbsp;</a></span>onlyUseIsAssign()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool onlyUseIsAssign </td>
          <td>(</td>
          <td class="paramtype">Value&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PrepareForEmission_8cpp_source.html#l00095">95</a> of file <a class="el" href="PrepareForEmission_8cpp_source.html">PrepareForEmission.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00104">lowerInstanceResults()</a>.</p>

</div>
</div>
<a id="aac349c7c135b136b0b3a3357ae5a8dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac349c7c135b136b0b3a3357ae5a8dc9">&#9670;&nbsp;</a></span>rewriteAddWithNegativeConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static Operation* rewriteAddWithNegativeConstant </td>
          <td>(</td>
          <td class="paramtype">comb::AddOp&#160;</td>
          <td class="paramname"><em>add</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">hw::ConstantOp&#160;</td>
          <td class="paramname"><em>rhsCst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transform "a + -cst" ==&gt; "a - cst" for prettier output. </p>
<p>This returns the first operation emitted. </p>

<p class="definition">Definition at line <a class="el" href="PrepareForEmission_8cpp_source.html#l00255">255</a> of file <a class="el" href="PrepareForEmission_8cpp_source.html">PrepareForEmission.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00373">circt::ExportVerilog::prepareHWModule()</a>.</p>

</div>
</div>
<a id="a65793ea13ce1998a7099e7a115158486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65793ea13ce1998a7099e7a115158486">&#9670;&nbsp;</a></span>rewriteSideEffectingExpr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool rewriteSideEffectingExpr </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function is invoked on side effecting Verilog expressions when we're in 'disallowLocalVariables' mode for old Verilog clients. </p>
<p>This ensures that any side effecting expressions are only used by a single BPAssign to a sv.reg operation. This ensures that the verilog emitter doesn't have to worry about spilling them.</p>
<p>This returns true if the op was rewritten, false otherwise. </p>

<p class="definition">Definition at line <a class="el" href="PrepareForEmission_8cpp_source.html#l00290">290</a> of file <a class="el" href="PrepareForEmission_8cpp_source.html">PrepareForEmission.cpp</a>.</p>

<p class="reference">References <a class="el" href="PrepareForEmission_8cpp_source.html#l00274">findParentInNonProceduralRegion()</a>, and <a class="el" href="seq_8py_source.html#l00015">seq::reg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00373">circt::ExportVerilog::prepareHWModule()</a>.</p>

</div>
</div>
<a id="af56ff23e5a71ec3dc7bbfcefb93f9d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af56ff23e5a71ec3dc7bbfcefb93f9d36">&#9670;&nbsp;</a></span>shouldSpillWire()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool shouldSpillWire </td>
          <td>(</td>
          <td class="paramtype">Operation &amp;&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;&#160;</td>
          <td class="paramname"><em>options</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PrepareForEmission_8cpp_source.html#l00050">50</a> of file <a class="el" href="PrepareForEmission_8cpp_source.html">PrepareForEmission.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00220">circt::ExportVerilog::isVerilogExpression()</a>, and <a class="el" href="LoweringOptions_8h_source.html#l00090">circt::LoweringOptions::maximumNumberOfTermsPerExpression</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrepareForEmission_8cpp_source.html#l00373">circt::ExportVerilog::prepareHWModule()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 26 2022 00:21:49 for CIRCT by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
