Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  1 17:23:46 2024
| Host         : SIEMENS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UltrasonicSpeaker_timing_summary_routed.rpt -pb UltrasonicSpeaker_timing_summary_routed.pb -rpx UltrasonicSpeaker_timing_summary_routed.rpx -warn_on_violation
| Design       : UltrasonicSpeaker
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                                   22          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.499      -75.211                     22                  148        0.104        0.000                      0                  148        2.000        0.000                       0                    94  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk                            {0.000 4.000}        8.000           125.000         
  clk_out1_combined_clock_gen  {0.000 40.678}       81.356          12.292          
  clk_out2_combined_clock_gen  {0.000 3.051}        6.102           163.889         
  clkfbout_combined_clock_gen  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_combined_clock_gen       76.953        0.000                      0                   93        0.104        0.000                      0                   93       40.178        0.000                       0                    53  
  clk_out2_combined_clock_gen        1.210        0.000                      0                   55        0.265        0.000                      0                   55        2.551        0.000                       0                    37  
  clkfbout_combined_clock_gen                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_combined_clock_gen  clk_out2_combined_clock_gen       -3.499      -75.211                     22                   22        0.162        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_combined_clock_gen                               
(none)                       clk_out2_combined_clock_gen                               
(none)                       clkfbout_combined_clock_gen                               
(none)                                                    clk_out1_combined_clock_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_combined_clock_gen
  To Clock:  clk_out1_combined_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack       76.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.953ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.839ns (22.792%)  route 2.842ns (77.208%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 79.569 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.756    -2.110    mclk_OBUF
    SLICE_X39Y47         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.691 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.928    -0.763    counter[0]
    SLICE_X39Y46         LUT3 (Prop_lut3_I2_O)        0.296    -0.467 r  counter[26]_i_3/O
                         net (fo=1, routed)           0.953     0.486    counter[26]_i_3_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124     0.610 r  counter[26]_i_1/O
                         net (fo=28, routed)          0.961     1.571    counter[26]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.563    79.569    mclk_OBUF
    SLICE_X39Y51         FDRE                                         r  counter_reg[17]/C
                         clock pessimism             -0.517    79.052    
                         clock uncertainty           -0.100    78.953    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.429    78.524    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         78.524    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 76.953    

Slack (MET) :             76.953ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.839ns (22.792%)  route 2.842ns (77.208%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 79.569 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.756    -2.110    mclk_OBUF
    SLICE_X39Y47         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.691 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.928    -0.763    counter[0]
    SLICE_X39Y46         LUT3 (Prop_lut3_I2_O)        0.296    -0.467 r  counter[26]_i_3/O
                         net (fo=1, routed)           0.953     0.486    counter[26]_i_3_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124     0.610 r  counter[26]_i_1/O
                         net (fo=28, routed)          0.961     1.571    counter[26]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.563    79.569    mclk_OBUF
    SLICE_X39Y51         FDRE                                         r  counter_reg[18]/C
                         clock pessimism             -0.517    79.052    
                         clock uncertainty           -0.100    78.953    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.429    78.524    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         78.524    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 76.953    

Slack (MET) :             76.953ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.839ns (22.792%)  route 2.842ns (77.208%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 79.569 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.756    -2.110    mclk_OBUF
    SLICE_X39Y47         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.691 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.928    -0.763    counter[0]
    SLICE_X39Y46         LUT3 (Prop_lut3_I2_O)        0.296    -0.467 r  counter[26]_i_3/O
                         net (fo=1, routed)           0.953     0.486    counter[26]_i_3_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124     0.610 r  counter[26]_i_1/O
                         net (fo=28, routed)          0.961     1.571    counter[26]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.563    79.569    mclk_OBUF
    SLICE_X39Y51         FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.517    79.052    
                         clock uncertainty           -0.100    78.953    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.429    78.524    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         78.524    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 76.953    

Slack (MET) :             76.953ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.839ns (22.792%)  route 2.842ns (77.208%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 79.569 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.756    -2.110    mclk_OBUF
    SLICE_X39Y47         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.691 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.928    -0.763    counter[0]
    SLICE_X39Y46         LUT3 (Prop_lut3_I2_O)        0.296    -0.467 r  counter[26]_i_3/O
                         net (fo=1, routed)           0.953     0.486    counter[26]_i_3_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124     0.610 r  counter[26]_i_1/O
                         net (fo=28, routed)          0.961     1.571    counter[26]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.563    79.569    mclk_OBUF
    SLICE_X39Y51         FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.517    79.052    
                         clock uncertainty           -0.100    78.953    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.429    78.524    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         78.524    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 76.953    

Slack (MET) :             77.208ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.839ns (23.346%)  route 2.755ns (76.654%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 79.586 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.756    -2.110    mclk_OBUF
    SLICE_X39Y47         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.691 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.928    -0.763    counter[0]
    SLICE_X39Y46         LUT3 (Prop_lut3_I2_O)        0.296    -0.467 r  counter[26]_i_3/O
                         net (fo=1, routed)           0.953     0.486    counter[26]_i_3_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124     0.610 r  counter[26]_i_1/O
                         net (fo=28, routed)          0.874     1.484    counter[26]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.579    79.586    mclk_OBUF
    SLICE_X39Y48         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.365    79.221    
                         clock uncertainty           -0.100    79.121    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    78.692    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         78.692    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                 77.208    

Slack (MET) :             77.208ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.839ns (23.346%)  route 2.755ns (76.654%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 79.586 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.756    -2.110    mclk_OBUF
    SLICE_X39Y47         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.691 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.928    -0.763    counter[0]
    SLICE_X39Y46         LUT3 (Prop_lut3_I2_O)        0.296    -0.467 r  counter[26]_i_3/O
                         net (fo=1, routed)           0.953     0.486    counter[26]_i_3_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124     0.610 r  counter[26]_i_1/O
                         net (fo=28, routed)          0.874     1.484    counter[26]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.579    79.586    mclk_OBUF
    SLICE_X39Y48         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.365    79.221    
                         clock uncertainty           -0.100    79.121    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    78.692    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         78.692    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                 77.208    

Slack (MET) :             77.208ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.839ns (23.346%)  route 2.755ns (76.654%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 79.586 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.756    -2.110    mclk_OBUF
    SLICE_X39Y47         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.691 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.928    -0.763    counter[0]
    SLICE_X39Y46         LUT3 (Prop_lut3_I2_O)        0.296    -0.467 r  counter[26]_i_3/O
                         net (fo=1, routed)           0.953     0.486    counter[26]_i_3_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124     0.610 r  counter[26]_i_1/O
                         net (fo=28, routed)          0.874     1.484    counter[26]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.579    79.586    mclk_OBUF
    SLICE_X39Y48         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.365    79.221    
                         clock uncertainty           -0.100    79.121    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    78.692    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         78.692    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                 77.208    

Slack (MET) :             77.208ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.839ns (23.346%)  route 2.755ns (76.654%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 79.586 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.756    -2.110    mclk_OBUF
    SLICE_X39Y47         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.691 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.928    -0.763    counter[0]
    SLICE_X39Y46         LUT3 (Prop_lut3_I2_O)        0.296    -0.467 r  counter[26]_i_3/O
                         net (fo=1, routed)           0.953     0.486    counter[26]_i_3_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124     0.610 r  counter[26]_i_1/O
                         net (fo=28, routed)          0.874     1.484    counter[26]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.579    79.586    mclk_OBUF
    SLICE_X39Y48         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.365    79.221    
                         clock uncertainty           -0.100    79.121    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    78.692    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         78.692    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                 77.208    

Slack (MET) :             77.248ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.839ns (24.790%)  route 2.545ns (75.210%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 79.568 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.756    -2.110    mclk_OBUF
    SLICE_X39Y47         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.691 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.928    -0.763    counter[0]
    SLICE_X39Y46         LUT3 (Prop_lut3_I2_O)        0.296    -0.467 r  counter[26]_i_3/O
                         net (fo=1, routed)           0.953     0.486    counter[26]_i_3_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124     0.610 r  counter[26]_i_1/O
                         net (fo=28, routed)          0.664     1.274    counter[26]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.562    79.568    mclk_OBUF
    SLICE_X39Y53         FDRE                                         r  counter_reg[25]/C
                         clock pessimism             -0.517    79.051    
                         clock uncertainty           -0.100    78.952    
    SLICE_X39Y53         FDRE (Setup_fdre_C_R)       -0.429    78.523    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         78.523    
                         arrival time                          -1.274    
  -------------------------------------------------------------------
                         slack                                 77.248    

Slack (MET) :             77.248ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.839ns (24.790%)  route 2.545ns (75.210%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 79.568 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.756    -2.110    mclk_OBUF
    SLICE_X39Y47         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.691 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.928    -0.763    counter[0]
    SLICE_X39Y46         LUT3 (Prop_lut3_I2_O)        0.296    -0.467 r  counter[26]_i_3/O
                         net (fo=1, routed)           0.953     0.486    counter[26]_i_3_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124     0.610 r  counter[26]_i_1/O
                         net (fo=28, routed)          0.664     1.274    counter[26]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.562    79.568    mclk_OBUF
    SLICE_X39Y53         FDRE                                         r  counter_reg[26]/C
                         clock pessimism             -0.517    79.051    
                         clock uncertainty           -0.100    78.952    
    SLICE_X39Y53         FDRE (Setup_fdre_C_R)       -0.429    78.523    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         78.523    
                         arrival time                          -1.274    
  -------------------------------------------------------------------
                         slack                                 77.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.157    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.003 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.004    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.058 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.058    plusOp[13]
    SLICE_X39Y50         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y50         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.157    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.003 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.004    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.069 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.069    plusOp[15]
    SLICE_X39Y50         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y50         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.157    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.003 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.004    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.094 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.094    plusOp[14]
    SLICE_X39Y50         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y50         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.157    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.003 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.004    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.094 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.094    plusOp[16]
    SLICE_X39Y50         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y50         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.157    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.003 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.004    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.043 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.043    counter_reg[16]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.097 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.097    plusOp[17]
    SLICE_X39Y51         FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y51         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.157    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.003 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.004    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.043 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.043    counter_reg[16]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.108 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.108    plusOp[19]
    SLICE_X39Y51         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y51         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.157    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.003 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.004    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.043 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.043    counter_reg[16]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.133 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.133    plusOp[18]
    SLICE_X39Y51         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y51         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.157    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.003 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.004    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.043 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.043    counter_reg[16]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.133 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.133    plusOp[20]
    SLICE_X39Y51         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y51         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.433ns (78.598%)  route 0.118ns (21.402%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.157    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.003 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.004    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.043 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.043    counter_reg[16]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.082 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.082    counter_reg[20]_i_1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.136 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.136    plusOp[21]
    SLICE_X39Y52         FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y52         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.444ns (79.017%)  route 0.118ns (20.983%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.157    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.003 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.004    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.043 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.043    counter_reg[16]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.082 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.082    counter_reg[20]_i_1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.147 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.147    plusOp[23]
    SLICE_X39Y52         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y52         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_combined_clock_gen
Waveform(ns):       { 0.000 40.678 }
Period(ns):         81.356
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.356      79.201     BUFGCTRL_X0Y16  clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.356      80.107     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X38Y48    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X38Y46    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X36Y46    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y47    counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y49    counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y49    counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y49    counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y50    counter_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.356      78.644     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X38Y48    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X38Y48    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X38Y46    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X38Y46    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X36Y46    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X36Y46    FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y47    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y47    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y49    counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y49    counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X38Y48    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X38Y48    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X38Y46    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X38Y46    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X36Y46    FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X36Y46    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y47    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y47    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y49    counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y49    counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_combined_clock_gen
  To Clock:  clk_out2_combined_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack        1.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 sound_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.525ns (35.525%)  route 2.768ns (64.475%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 4.330 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.756    -2.110    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.592 r  sound_counter_reg[16]/Q
                         net (fo=8, routed)           1.556    -0.036    sound_counter_reg[16]
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.088 r  audio_input[11]_i_9/O
                         net (fo=1, routed)           0.000     0.088    audio_input[11]_i_9_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     0.658 f  audio_input_reg[11]_i_2/CO[2]
                         net (fo=4, routed)           0.819     1.477    audio_input_reg[11]_i_2_n_1
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.313     1.790 r  sound_counter[0]_i_1/O
                         net (fo=4, routed)           0.393     2.183    sound_counter[0]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578     4.330    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[16]/C
                         clock pessimism             -0.339     3.991    
                         clock uncertainty           -0.075     3.917    
    SLICE_X42Y42         FDRE (Setup_fdre_C_R)       -0.524     3.393    sound_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 sound_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.525ns (35.525%)  route 2.768ns (64.475%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 4.330 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.756    -2.110    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.592 r  sound_counter_reg[16]/Q
                         net (fo=8, routed)           1.556    -0.036    sound_counter_reg[16]
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.088 r  audio_input[11]_i_9/O
                         net (fo=1, routed)           0.000     0.088    audio_input[11]_i_9_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     0.658 f  audio_input_reg[11]_i_2/CO[2]
                         net (fo=4, routed)           0.819     1.477    audio_input_reg[11]_i_2_n_1
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.313     1.790 r  sound_counter[0]_i_1/O
                         net (fo=4, routed)           0.393     2.183    sound_counter[0]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578     4.330    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[17]/C
                         clock pessimism             -0.339     3.991    
                         clock uncertainty           -0.075     3.917    
    SLICE_X42Y42         FDRE (Setup_fdre_C_R)       -0.524     3.393    sound_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 sound_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.525ns (35.525%)  route 2.768ns (64.475%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 4.330 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.756    -2.110    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.592 r  sound_counter_reg[16]/Q
                         net (fo=8, routed)           1.556    -0.036    sound_counter_reg[16]
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.088 r  audio_input[11]_i_9/O
                         net (fo=1, routed)           0.000     0.088    audio_input[11]_i_9_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     0.658 f  audio_input_reg[11]_i_2/CO[2]
                         net (fo=4, routed)           0.819     1.477    audio_input_reg[11]_i_2_n_1
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.313     1.790 r  sound_counter[0]_i_1/O
                         net (fo=4, routed)           0.393     2.183    sound_counter[0]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578     4.330    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[18]/C
                         clock pessimism             -0.339     3.991    
                         clock uncertainty           -0.075     3.917    
    SLICE_X42Y42         FDRE (Setup_fdre_C_R)       -0.524     3.393    sound_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 sound_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.525ns (35.525%)  route 2.768ns (64.475%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 4.330 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.756    -2.110    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.592 r  sound_counter_reg[16]/Q
                         net (fo=8, routed)           1.556    -0.036    sound_counter_reg[16]
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.088 r  audio_input[11]_i_9/O
                         net (fo=1, routed)           0.000     0.088    audio_input[11]_i_9_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     0.658 f  audio_input_reg[11]_i_2/CO[2]
                         net (fo=4, routed)           0.819     1.477    audio_input_reg[11]_i_2_n_1
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.313     1.790 r  sound_counter[0]_i_1/O
                         net (fo=4, routed)           0.393     2.183    sound_counter[0]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578     4.330    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[9]/C
                         clock pessimism             -0.339     3.991    
                         clock uncertainty           -0.075     3.917    
    SLICE_X42Y42         FDRE (Setup_fdre_C_R)       -0.524     3.393    sound_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          3.393    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 sound_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.164ns (26.802%)  route 3.179ns (73.198%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 4.331 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.756    -2.110    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.592 f  sound_counter_reg[17]/Q
                         net (fo=8, routed)           1.581    -0.012    sound_counter_reg[17]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124     0.112 r  audio_input[11]_i_22/O
                         net (fo=1, routed)           0.000     0.112    audio_input[11]_i_22_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.510 f  audio_input_reg[11]_i_4/CO[3]
                         net (fo=4, routed)           1.107     1.617    audio_input_reg[11]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.741 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492     2.233    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579     4.331    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[0]/C
                         clock pessimism             -0.364     3.967    
                         clock uncertainty           -0.075     3.893    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429     3.464    sound_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -2.233    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 sound_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.164ns (26.802%)  route 3.179ns (73.198%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 4.331 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.756    -2.110    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.592 f  sound_counter_reg[17]/Q
                         net (fo=8, routed)           1.581    -0.012    sound_counter_reg[17]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124     0.112 r  audio_input[11]_i_22/O
                         net (fo=1, routed)           0.000     0.112    audio_input[11]_i_22_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.510 f  audio_input_reg[11]_i_4/CO[3]
                         net (fo=4, routed)           1.107     1.617    audio_input_reg[11]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.741 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492     2.233    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579     4.331    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[10]/C
                         clock pessimism             -0.364     3.967    
                         clock uncertainty           -0.075     3.893    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429     3.464    sound_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -2.233    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 sound_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.164ns (26.802%)  route 3.179ns (73.198%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 4.331 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.756    -2.110    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.592 f  sound_counter_reg[17]/Q
                         net (fo=8, routed)           1.581    -0.012    sound_counter_reg[17]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124     0.112 r  audio_input[11]_i_22/O
                         net (fo=1, routed)           0.000     0.112    audio_input[11]_i_22_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.510 f  audio_input_reg[11]_i_4/CO[3]
                         net (fo=4, routed)           1.107     1.617    audio_input_reg[11]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.741 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492     2.233    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579     4.331    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[11]/C
                         clock pessimism             -0.364     3.967    
                         clock uncertainty           -0.075     3.893    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429     3.464    sound_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -2.233    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 sound_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.164ns (26.802%)  route 3.179ns (73.198%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 4.331 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.756    -2.110    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.592 f  sound_counter_reg[17]/Q
                         net (fo=8, routed)           1.581    -0.012    sound_counter_reg[17]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124     0.112 r  audio_input[11]_i_22/O
                         net (fo=1, routed)           0.000     0.112    audio_input[11]_i_22_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.510 f  audio_input_reg[11]_i_4/CO[3]
                         net (fo=4, routed)           1.107     1.617    audio_input_reg[11]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.741 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492     2.233    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579     4.331    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[1]/C
                         clock pessimism             -0.364     3.967    
                         clock uncertainty           -0.075     3.893    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429     3.464    sound_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -2.233    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 sound_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.164ns (26.802%)  route 3.179ns (73.198%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 4.331 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.756    -2.110    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.592 f  sound_counter_reg[17]/Q
                         net (fo=8, routed)           1.581    -0.012    sound_counter_reg[17]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124     0.112 r  audio_input[11]_i_22/O
                         net (fo=1, routed)           0.000     0.112    audio_input[11]_i_22_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.510 f  audio_input_reg[11]_i_4/CO[3]
                         net (fo=4, routed)           1.107     1.617    audio_input_reg[11]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.741 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492     2.233    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579     4.331    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[2]/C
                         clock pessimism             -0.364     3.967    
                         clock uncertainty           -0.075     3.893    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429     3.464    sound_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -2.233    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 sound_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.164ns (26.802%)  route 3.179ns (73.198%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 4.331 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.756    -2.110    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518    -1.592 f  sound_counter_reg[17]/Q
                         net (fo=8, routed)           1.581    -0.012    sound_counter_reg[17]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124     0.112 r  audio_input[11]_i_22/O
                         net (fo=1, routed)           0.000     0.112    audio_input[11]_i_22_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.510 f  audio_input_reg[11]_i_4/CO[3]
                         net (fo=4, routed)           1.107     1.617    audio_input_reg[11]_i_4_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.741 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492     2.233    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579     4.331    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[3]/C
                         clock pessimism             -0.364     3.967    
                         clock uncertainty           -0.075     3.893    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429     3.464    sound_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -2.233    
  -------------------------------------------------------------------
                         slack                                  1.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.125    -0.124    pwm_counter_reg[6]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.014 r  pwm_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.014    pwm_counter_reg[4]_i_1_n_5
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[6]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pwm_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.124    pwm_counter_reg[10]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.014 r  pwm_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.014    pwm_counter_reg[8]_i_1_n_5
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[10]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.123    pwm_counter_reg[2]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.013 r  pwm_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.013    pwm_counter_reg[0]_i_1_n_5
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[2]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.125    -0.124    pwm_counter_reg[6]
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.022 r  pwm_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.022    pwm_counter_reg[4]_i_1_n_4
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y48         FDRE                                         r  pwm_counter_reg[7]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 pwm_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.124    pwm_counter_reg[10]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.022 r  pwm_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.022    pwm_counter_reg[8]_i_1_n_4
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y49         FDRE                                         r  pwm_counter_reg[11]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.123    pwm_counter_reg[2]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.023 r  pwm_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.023    pwm_counter_reg[0]_i_1_n_4
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[3]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 sound_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.594    -0.414    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  sound_counter_reg[3]/Q
                         net (fo=1, routed)           0.161    -0.112    sound_counter_reg_n_0_[3]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.004 r  sound_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.004    sound_counter_reg[0]_i_2_n_4
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.179    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[3]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.105    -0.309    sound_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.249 f  pwm_counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.074    pwm_counter_reg[0]
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045    -0.029 r  pwm_counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.029    pwm_counter[0]_i_2_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.041 r  pwm_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.041    pwm_counter_reg[0]_i_1_n_7
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[0]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 sound_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.594    -0.414    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.273 f  sound_counter_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.101    sound_counter_reg_n_0_[0]
    SLICE_X40Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.056 r  sound_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.056    sound_counter[0]_i_3_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.014 r  sound_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.014    sound_counter_reg[0]_i_2_n_7
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.179    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[0]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.105    -0.309    sound_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 audio_input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            audio_input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.592    -0.416    pwm_clock
    SLICE_X39Y46         FDRE                                         r  audio_input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.275 r  audio_input_reg[11]/Q
                         net (fo=4, routed)           0.231    -0.044    audio_input_reg_n_0_[11]
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.001 r  audio_input[11]_i_1/O
                         net (fo=1, routed)           0.000     0.001    audio_input[11]_i_1_n_0
    SLICE_X39Y46         FDRE                                         r  audio_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.861    -0.181    pwm_clock
    SLICE_X39Y46         FDRE                                         r  audio_input_reg[11]/C
                         clock pessimism             -0.236    -0.416    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.092    -0.324    audio_input_reg[11]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_combined_clock_gen
Waveform(ns):       { 0.000 3.051 }
Period(ns):         6.102
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.102       3.946      BUFGCTRL_X0Y17  clk_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.102       4.853      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X38Y47    audio_input_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X39Y46    audio_input_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X43Y44    modulated_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y47    pwm_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y49    pwm_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y49    pwm_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y47    pwm_counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y47    pwm_counter_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.102       153.898    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X38Y47    audio_input_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X38Y47    audio_input_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X39Y46    audio_input_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X39Y46    audio_input_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X43Y44    modulated_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X43Y44    modulated_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y47    pwm_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y47    pwm_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y49    pwm_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y49    pwm_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X38Y47    audio_input_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X38Y47    audio_input_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X39Y46    audio_input_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X39Y46    audio_input_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X43Y44    modulated_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X43Y44    modulated_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y47    pwm_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y47    pwm_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y49    pwm_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y49    pwm_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_combined_clock_gen
  To Clock:  clkfbout_combined_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_combined_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_combined_clock_gen
  To Clock:  clk_out2_combined_clock_gen

Setup :           22  Failing Endpoints,  Worst Slack       -3.499ns,  Total Violation      -75.211ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.499ns  (required time - arrival time)
  Source:                 state_generated_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        4.554ns  (logic 2.021ns (44.377%)  route 2.533ns (55.623%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 162.975 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.127ns = ( 160.585 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.739   160.585    mclk_OBUF
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456   161.041 r  state_generated_value_reg[13]/Q
                         net (fo=9, routed)           0.817   161.858    state_generated_value_reg_n_0_[13]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124   161.982 r  audio_input[11]_i_36/O
                         net (fo=1, routed)           0.000   161.982    audio_input[11]_i_36_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   162.380 r  audio_input_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000   162.380    audio_input_reg[11]_i_32_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   162.602 r  audio_input_reg[11]_i_31/O[0]
                         net (fo=2, routed)           0.582   163.184    sound_counter2[17]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299   163.483 r  audio_input[11]_i_15/O
                         net (fo=1, routed)           0.000   163.483    audio_input[11]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   163.881 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.642   164.523    audio_input_reg[11]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124   164.647 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492   165.139    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579   162.975    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[0]/C
                         clock pessimism             -0.686   162.289    
                         clock uncertainty           -0.220   162.069    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429   161.640    sound_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        161.640    
                         arrival time                        -165.139    
  -------------------------------------------------------------------
                         slack                                 -3.499    

Slack (VIOLATED) :        -3.499ns  (required time - arrival time)
  Source:                 state_generated_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        4.554ns  (logic 2.021ns (44.377%)  route 2.533ns (55.623%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 162.975 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.127ns = ( 160.585 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.739   160.585    mclk_OBUF
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456   161.041 r  state_generated_value_reg[13]/Q
                         net (fo=9, routed)           0.817   161.858    state_generated_value_reg_n_0_[13]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124   161.982 r  audio_input[11]_i_36/O
                         net (fo=1, routed)           0.000   161.982    audio_input[11]_i_36_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   162.380 r  audio_input_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000   162.380    audio_input_reg[11]_i_32_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   162.602 r  audio_input_reg[11]_i_31/O[0]
                         net (fo=2, routed)           0.582   163.184    sound_counter2[17]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299   163.483 r  audio_input[11]_i_15/O
                         net (fo=1, routed)           0.000   163.483    audio_input[11]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   163.881 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.642   164.523    audio_input_reg[11]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124   164.647 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492   165.139    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579   162.975    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[10]/C
                         clock pessimism             -0.686   162.289    
                         clock uncertainty           -0.220   162.069    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429   161.640    sound_counter_reg[10]
  -------------------------------------------------------------------
                         required time                        161.640    
                         arrival time                        -165.139    
  -------------------------------------------------------------------
                         slack                                 -3.499    

Slack (VIOLATED) :        -3.499ns  (required time - arrival time)
  Source:                 state_generated_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        4.554ns  (logic 2.021ns (44.377%)  route 2.533ns (55.623%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 162.975 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.127ns = ( 160.585 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.739   160.585    mclk_OBUF
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456   161.041 r  state_generated_value_reg[13]/Q
                         net (fo=9, routed)           0.817   161.858    state_generated_value_reg_n_0_[13]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124   161.982 r  audio_input[11]_i_36/O
                         net (fo=1, routed)           0.000   161.982    audio_input[11]_i_36_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   162.380 r  audio_input_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000   162.380    audio_input_reg[11]_i_32_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   162.602 r  audio_input_reg[11]_i_31/O[0]
                         net (fo=2, routed)           0.582   163.184    sound_counter2[17]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299   163.483 r  audio_input[11]_i_15/O
                         net (fo=1, routed)           0.000   163.483    audio_input[11]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   163.881 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.642   164.523    audio_input_reg[11]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124   164.647 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492   165.139    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579   162.975    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[11]/C
                         clock pessimism             -0.686   162.289    
                         clock uncertainty           -0.220   162.069    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429   161.640    sound_counter_reg[11]
  -------------------------------------------------------------------
                         required time                        161.640    
                         arrival time                        -165.139    
  -------------------------------------------------------------------
                         slack                                 -3.499    

Slack (VIOLATED) :        -3.499ns  (required time - arrival time)
  Source:                 state_generated_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        4.554ns  (logic 2.021ns (44.377%)  route 2.533ns (55.623%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 162.975 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.127ns = ( 160.585 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.739   160.585    mclk_OBUF
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456   161.041 r  state_generated_value_reg[13]/Q
                         net (fo=9, routed)           0.817   161.858    state_generated_value_reg_n_0_[13]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124   161.982 r  audio_input[11]_i_36/O
                         net (fo=1, routed)           0.000   161.982    audio_input[11]_i_36_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   162.380 r  audio_input_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000   162.380    audio_input_reg[11]_i_32_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   162.602 r  audio_input_reg[11]_i_31/O[0]
                         net (fo=2, routed)           0.582   163.184    sound_counter2[17]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299   163.483 r  audio_input[11]_i_15/O
                         net (fo=1, routed)           0.000   163.483    audio_input[11]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   163.881 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.642   164.523    audio_input_reg[11]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124   164.647 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492   165.139    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579   162.975    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[1]/C
                         clock pessimism             -0.686   162.289    
                         clock uncertainty           -0.220   162.069    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429   161.640    sound_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        161.640    
                         arrival time                        -165.139    
  -------------------------------------------------------------------
                         slack                                 -3.499    

Slack (VIOLATED) :        -3.499ns  (required time - arrival time)
  Source:                 state_generated_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        4.554ns  (logic 2.021ns (44.377%)  route 2.533ns (55.623%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 162.975 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.127ns = ( 160.585 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.739   160.585    mclk_OBUF
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456   161.041 r  state_generated_value_reg[13]/Q
                         net (fo=9, routed)           0.817   161.858    state_generated_value_reg_n_0_[13]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124   161.982 r  audio_input[11]_i_36/O
                         net (fo=1, routed)           0.000   161.982    audio_input[11]_i_36_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   162.380 r  audio_input_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000   162.380    audio_input_reg[11]_i_32_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   162.602 r  audio_input_reg[11]_i_31/O[0]
                         net (fo=2, routed)           0.582   163.184    sound_counter2[17]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299   163.483 r  audio_input[11]_i_15/O
                         net (fo=1, routed)           0.000   163.483    audio_input[11]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   163.881 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.642   164.523    audio_input_reg[11]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124   164.647 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492   165.139    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579   162.975    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[2]/C
                         clock pessimism             -0.686   162.289    
                         clock uncertainty           -0.220   162.069    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429   161.640    sound_counter_reg[2]
  -------------------------------------------------------------------
                         required time                        161.640    
                         arrival time                        -165.139    
  -------------------------------------------------------------------
                         slack                                 -3.499    

Slack (VIOLATED) :        -3.499ns  (required time - arrival time)
  Source:                 state_generated_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        4.554ns  (logic 2.021ns (44.377%)  route 2.533ns (55.623%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 162.975 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.127ns = ( 160.585 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.739   160.585    mclk_OBUF
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456   161.041 r  state_generated_value_reg[13]/Q
                         net (fo=9, routed)           0.817   161.858    state_generated_value_reg_n_0_[13]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124   161.982 r  audio_input[11]_i_36/O
                         net (fo=1, routed)           0.000   161.982    audio_input[11]_i_36_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   162.380 r  audio_input_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000   162.380    audio_input_reg[11]_i_32_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   162.602 r  audio_input_reg[11]_i_31/O[0]
                         net (fo=2, routed)           0.582   163.184    sound_counter2[17]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299   163.483 r  audio_input[11]_i_15/O
                         net (fo=1, routed)           0.000   163.483    audio_input[11]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   163.881 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.642   164.523    audio_input_reg[11]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124   164.647 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492   165.139    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579   162.975    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[3]/C
                         clock pessimism             -0.686   162.289    
                         clock uncertainty           -0.220   162.069    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429   161.640    sound_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        161.640    
                         arrival time                        -165.139    
  -------------------------------------------------------------------
                         slack                                 -3.499    

Slack (VIOLATED) :        -3.499ns  (required time - arrival time)
  Source:                 state_generated_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        4.554ns  (logic 2.021ns (44.377%)  route 2.533ns (55.623%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 162.975 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.127ns = ( 160.585 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.739   160.585    mclk_OBUF
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456   161.041 r  state_generated_value_reg[13]/Q
                         net (fo=9, routed)           0.817   161.858    state_generated_value_reg_n_0_[13]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124   161.982 r  audio_input[11]_i_36/O
                         net (fo=1, routed)           0.000   161.982    audio_input[11]_i_36_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   162.380 r  audio_input_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000   162.380    audio_input_reg[11]_i_32_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   162.602 r  audio_input_reg[11]_i_31/O[0]
                         net (fo=2, routed)           0.582   163.184    sound_counter2[17]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299   163.483 r  audio_input[11]_i_15/O
                         net (fo=1, routed)           0.000   163.483    audio_input[11]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   163.881 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.642   164.523    audio_input_reg[11]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124   164.647 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492   165.139    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579   162.975    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[7]/C
                         clock pessimism             -0.686   162.289    
                         clock uncertainty           -0.220   162.069    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429   161.640    sound_counter_reg[7]
  -------------------------------------------------------------------
                         required time                        161.640    
                         arrival time                        -165.139    
  -------------------------------------------------------------------
                         slack                                 -3.499    

Slack (VIOLATED) :        -3.499ns  (required time - arrival time)
  Source:                 state_generated_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        4.554ns  (logic 2.021ns (44.377%)  route 2.533ns (55.623%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 162.975 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.127ns = ( 160.585 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.739   160.585    mclk_OBUF
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456   161.041 r  state_generated_value_reg[13]/Q
                         net (fo=9, routed)           0.817   161.858    state_generated_value_reg_n_0_[13]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124   161.982 r  audio_input[11]_i_36/O
                         net (fo=1, routed)           0.000   161.982    audio_input[11]_i_36_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   162.380 r  audio_input_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000   162.380    audio_input_reg[11]_i_32_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   162.602 r  audio_input_reg[11]_i_31/O[0]
                         net (fo=2, routed)           0.582   163.184    sound_counter2[17]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299   163.483 r  audio_input[11]_i_15/O
                         net (fo=1, routed)           0.000   163.483    audio_input[11]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   163.881 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.642   164.523    audio_input_reg[11]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124   164.647 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.492   165.139    sound_counter[0]_i_1_n_0_repN
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579   162.975    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[8]/C
                         clock pessimism             -0.686   162.289    
                         clock uncertainty           -0.220   162.069    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429   161.640    sound_counter_reg[8]
  -------------------------------------------------------------------
                         required time                        161.640    
                         arrival time                        -165.139    
  -------------------------------------------------------------------
                         slack                                 -3.499    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 state_generated_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        4.550ns  (logic 2.021ns (44.419%)  route 2.529ns (55.581%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 162.975 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.127ns = ( 160.585 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.739   160.585    mclk_OBUF
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456   161.041 r  state_generated_value_reg[13]/Q
                         net (fo=9, routed)           0.817   161.858    state_generated_value_reg_n_0_[13]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124   161.982 r  audio_input[11]_i_36/O
                         net (fo=1, routed)           0.000   161.982    audio_input[11]_i_36_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   162.380 r  audio_input_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000   162.380    audio_input_reg[11]_i_32_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   162.602 r  audio_input_reg[11]_i_31/O[0]
                         net (fo=2, routed)           0.582   163.184    sound_counter2[17]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299   163.483 r  audio_input[11]_i_15/O
                         net (fo=1, routed)           0.000   163.483    audio_input[11]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   163.881 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.642   164.523    audio_input_reg[11]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124   164.647 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.487   165.134    sound_counter[0]_i_1_n_0_repN
    SLICE_X41Y46         FDRE                                         r  sound_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579   162.975    pwm_clock
    SLICE_X41Y46         FDRE                                         r  sound_counter_reg[12]/C
                         clock pessimism             -0.686   162.289    
                         clock uncertainty           -0.220   162.069    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429   161.640    sound_counter_reg[12]
  -------------------------------------------------------------------
                         required time                        161.640    
                         arrival time                        -165.134    
  -------------------------------------------------------------------
                         slack                                 -3.494    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 state_generated_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        4.550ns  (logic 2.021ns (44.419%)  route 2.529ns (55.581%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 162.975 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.127ns = ( 160.585 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.739   160.585    mclk_OBUF
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456   161.041 r  state_generated_value_reg[13]/Q
                         net (fo=9, routed)           0.817   161.858    state_generated_value_reg_n_0_[13]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.124   161.982 r  audio_input[11]_i_36/O
                         net (fo=1, routed)           0.000   161.982    audio_input[11]_i_36_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   162.380 r  audio_input_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000   162.380    audio_input_reg[11]_i_32_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   162.602 r  audio_input_reg[11]_i_31/O[0]
                         net (fo=2, routed)           0.582   163.184    sound_counter2[17]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299   163.483 r  audio_input[11]_i_15/O
                         net (fo=1, routed)           0.000   163.483    audio_input[11]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   163.881 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.642   164.523    audio_input_reg[11]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124   164.647 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.487   165.134    sound_counter[0]_i_1_n_0_repN
    SLICE_X41Y46         FDRE                                         r  sound_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579   162.975    pwm_clock
    SLICE_X41Y46         FDRE                                         r  sound_counter_reg[13]/C
                         clock pessimism             -0.686   162.289    
                         clock uncertainty           -0.220   162.069    
    SLICE_X41Y46         FDRE (Setup_fdre_C_R)       -0.429   161.640    sound_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        161.640    
                         arrival time                        -165.134    
  -------------------------------------------------------------------
                         slack                                 -3.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 state_generated_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            audio_input_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.422ns (51.346%)  route 0.400ns (48.654%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  state_generated_value_reg[14]/Q
                         net (fo=9, routed)           0.205    -0.069    state_generated_value_reg_n_0_[14]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.049    -0.020 r  audio_input[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.020    audio_input[11]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     0.102 f  audio_input_reg[11]_i_2/CO[2]
                         net (fo=4, routed)           0.195     0.296    audio_input_reg[11]_i_2_n_1
    SLICE_X38Y47         LUT5 (Prop_lut5_I1_O)        0.110     0.406 r  audio_input[10]_i_1/O
                         net (fo=1, routed)           0.000     0.406    audio_input[10]_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  audio_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.180    pwm_clock
    SLICE_X38Y47         FDRE                                         r  audio_input_reg[10]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.121     0.245    audio_input_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 state_generated_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            audio_input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.422ns (46.171%)  route 0.492ns (53.829%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  state_generated_value_reg[14]/Q
                         net (fo=9, routed)           0.205    -0.069    state_generated_value_reg_n_0_[14]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.049    -0.020 r  audio_input[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.020    audio_input[11]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     0.102 f  audio_input_reg[11]_i_2/CO[2]
                         net (fo=4, routed)           0.287     0.389    audio_input_reg[11]_i_2_n_1
    SLICE_X39Y46         LUT5 (Prop_lut5_I1_O)        0.110     0.499 r  audio_input[11]_i_1/O
                         net (fo=1, routed)           0.000     0.499    audio_input[11]_i_1_n_0
    SLICE_X39Y46         FDRE                                         r  audio_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.861    -0.181    pwm_clock
    SLICE_X39Y46         FDRE                                         r  audio_input_reg[11]/C
                         clock pessimism              0.084    -0.097    
                         clock uncertainty            0.220     0.123    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.092     0.215    audio_input_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 state_generated_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.364ns (35.826%)  route 0.652ns (64.174%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X37Y48         FDRE                                         r  state_generated_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  state_generated_value_reg[12]/Q
                         net (fo=8, routed)           0.279     0.004    state_generated_value_reg_n_0_[12]
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.046     0.050 r  audio_input[11]_i_13/O
                         net (fo=1, routed)           0.000     0.050    audio_input[11]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.182 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.234     0.417    audio_input_reg[11]_i_3_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.462 r  sound_counter[0]_i_1/O
                         net (fo=4, routed)           0.139     0.601    sound_counter[0]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.180    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[16]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X42Y42         FDRE (Hold_fdre_C_R)         0.009     0.133    sound_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 state_generated_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.364ns (35.826%)  route 0.652ns (64.174%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X37Y48         FDRE                                         r  state_generated_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  state_generated_value_reg[12]/Q
                         net (fo=8, routed)           0.279     0.004    state_generated_value_reg_n_0_[12]
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.046     0.050 r  audio_input[11]_i_13/O
                         net (fo=1, routed)           0.000     0.050    audio_input[11]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.182 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.234     0.417    audio_input_reg[11]_i_3_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.462 r  sound_counter[0]_i_1/O
                         net (fo=4, routed)           0.139     0.601    sound_counter[0]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.180    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[17]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X42Y42         FDRE (Hold_fdre_C_R)         0.009     0.133    sound_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 state_generated_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.364ns (35.826%)  route 0.652ns (64.174%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X37Y48         FDRE                                         r  state_generated_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  state_generated_value_reg[12]/Q
                         net (fo=8, routed)           0.279     0.004    state_generated_value_reg_n_0_[12]
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.046     0.050 r  audio_input[11]_i_13/O
                         net (fo=1, routed)           0.000     0.050    audio_input[11]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.182 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.234     0.417    audio_input_reg[11]_i_3_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.462 r  sound_counter[0]_i_1/O
                         net (fo=4, routed)           0.139     0.601    sound_counter[0]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.180    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[18]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X42Y42         FDRE (Hold_fdre_C_R)         0.009     0.133    sound_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 state_generated_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.364ns (35.826%)  route 0.652ns (64.174%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X37Y48         FDRE                                         r  state_generated_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  state_generated_value_reg[12]/Q
                         net (fo=8, routed)           0.279     0.004    state_generated_value_reg_n_0_[12]
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.046     0.050 r  audio_input[11]_i_13/O
                         net (fo=1, routed)           0.000     0.050    audio_input[11]_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.182 f  audio_input_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.234     0.417    audio_input_reg[11]_i_3_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.462 r  sound_counter[0]_i_1/O
                         net (fo=4, routed)           0.139     0.601    sound_counter[0]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.180    pwm_clock
    SLICE_X42Y42         FDRE                                         r  sound_counter_reg[9]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X42Y42         FDRE (Hold_fdre_C_R)         0.009     0.133    sound_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 state_generated_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.422ns (40.669%)  route 0.616ns (59.331%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  state_generated_value_reg[14]/Q
                         net (fo=9, routed)           0.205    -0.069    state_generated_value_reg_n_0_[14]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.049    -0.020 r  audio_input[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.020    audio_input[11]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     0.102 f  audio_input_reg[11]_i_2/CO[2]
                         net (fo=4, routed)           0.237     0.339    audio_input_reg[11]_i_2_n_1
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.110     0.449 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.173     0.622    sound_counter[0]_i_1_n_0_repN
    SLICE_X41Y46         FDRE                                         r  sound_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.179    pwm_clock
    SLICE_X41Y46         FDRE                                         r  sound_counter_reg[12]/C
                         clock pessimism              0.084    -0.095    
                         clock uncertainty            0.220     0.125    
    SLICE_X41Y46         FDRE (Hold_fdre_C_R)        -0.018     0.107    sound_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 state_generated_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.422ns (40.669%)  route 0.616ns (59.331%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  state_generated_value_reg[14]/Q
                         net (fo=9, routed)           0.205    -0.069    state_generated_value_reg_n_0_[14]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.049    -0.020 r  audio_input[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.020    audio_input[11]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     0.102 f  audio_input_reg[11]_i_2/CO[2]
                         net (fo=4, routed)           0.237     0.339    audio_input_reg[11]_i_2_n_1
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.110     0.449 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.173     0.622    sound_counter[0]_i_1_n_0_repN
    SLICE_X41Y46         FDRE                                         r  sound_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.179    pwm_clock
    SLICE_X41Y46         FDRE                                         r  sound_counter_reg[13]/C
                         clock pessimism              0.084    -0.095    
                         clock uncertainty            0.220     0.125    
    SLICE_X41Y46         FDRE (Hold_fdre_C_R)        -0.018     0.107    sound_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 state_generated_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.422ns (40.669%)  route 0.616ns (59.331%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  state_generated_value_reg[14]/Q
                         net (fo=9, routed)           0.205    -0.069    state_generated_value_reg_n_0_[14]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.049    -0.020 r  audio_input[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.020    audio_input[11]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     0.102 f  audio_input_reg[11]_i_2/CO[2]
                         net (fo=4, routed)           0.237     0.339    audio_input_reg[11]_i_2_n_1
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.110     0.449 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.173     0.622    sound_counter[0]_i_1_n_0_repN
    SLICE_X41Y46         FDRE                                         r  sound_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.179    pwm_clock
    SLICE_X41Y46         FDRE                                         r  sound_counter_reg[14]/C
                         clock pessimism              0.084    -0.095    
                         clock uncertainty            0.220     0.125    
    SLICE_X41Y46         FDRE (Hold_fdre_C_R)        -0.018     0.107    sound_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 state_generated_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.422ns (40.669%)  route 0.616ns (59.331%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  state_generated_value_reg[14]/Q
                         net (fo=9, routed)           0.205    -0.069    state_generated_value_reg_n_0_[14]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.049    -0.020 r  audio_input[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.020    audio_input[11]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     0.102 f  audio_input_reg[11]_i_2/CO[2]
                         net (fo=4, routed)           0.237     0.339    audio_input_reg[11]_i_2_n_1
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.110     0.449 r  sound_counter[0]_i_1_replica/O
                         net (fo=16, routed)          0.173     0.622    sound_counter[0]_i_1_n_0_repN
    SLICE_X41Y46         FDRE                                         r  sound_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.179    pwm_clock
    SLICE_X41Y46         FDRE                                         r  sound_counter_reg[15]/C
                         clock pessimism              0.084    -0.095    
                         clock uncertainty            0.220     0.125    
    SLICE_X41Y46         FDRE (Hold_fdre_C_R)        -0.018     0.107    sound_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.515    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_combined_clock_gen
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_combined_clock_gen'  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.413ns  (logic 3.603ns (42.820%)  route 4.811ns (57.180%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen fall edge)
                                                     40.678    40.678 f  
    K17                                               0.000    40.678 f  clk (IN)
                         net (fo=0)                   0.000    40.678    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    42.170 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    43.476    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    34.957 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    36.711    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    36.812 f  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          3.057    39.869    mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.502    43.370 f  mclk_OBUF_inst/O
                         net (fo=0)                   0.000    43.370    mclk
    R17                                                               f  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.300ns  (logic 4.356ns (52.478%)  route 3.944ns (47.522%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.758    -2.108    mic_codec/clk_out1
    SLICE_X43Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.419    -1.689 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.449    -1.240    mic_codec/bclk_cnt_reg[1]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.299    -0.941 r  mic_codec/pbdat_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433    -0.508    mic_codec/pbdat_OBUF_inst_i_2_n_0
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.124    -0.384 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.062     2.678    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.514     6.192 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.192    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.072ns  (logic 4.111ns (67.698%)  route 1.961ns (32.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.755    -2.111    mic_codec/clk_out1
    SLICE_X43Y10         FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.692 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           1.961     0.269    reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.692     3.961 r  pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     3.961    pblrc
    T19                                                               r  pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.043ns  (logic 4.144ns (68.578%)  route 1.899ns (31.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.755    -2.111    mic_codec/clk_out1
    SLICE_X43Y10         FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.419    -1.692 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           1.899     0.207    reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.725     3.932 r  reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     3.932    reclrc
    Y18                                                               r  reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.709ns  (logic 4.008ns (70.213%)  route 1.700ns (29.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.741    -2.125    mic_codec/clk_out1
    SLICE_X43Y50         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.669 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           1.700     0.031    bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.552     3.583 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.583    bclk
    R19                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_combined_clock_gen'  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.229ns (49.708%)  route 1.243ns (50.292%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.746    -0.262    mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.203     0.941 r  mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.941    mclk
    R17                                                               r  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.394ns (79.863%)  route 0.351ns (20.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.589    -0.419    mic_codec/clk_out1
    SLICE_X43Y50         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           0.351     0.073    bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.253     1.326 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.326    bclk
    R19                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.435ns (76.131%)  route 0.450ns (23.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.592    -0.416    mic_codec/clk_out1
    SLICE_X43Y10         FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.288 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.450     0.161    reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.307     1.468 r  reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.468    reclrc
    Y18                                                               r  reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.402ns (74.238%)  route 0.486ns (25.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.592    -0.416    mic_codec/clk_out1
    SLICE_X43Y10         FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.288 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.486     0.198    reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.274     1.472 r  pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.472    pblrc
    T19                                                               r  pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.441ns (57.905%)  route 1.047ns (42.095%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.595    -0.413    mic_codec/clk_out1
    SLICE_X43Y47         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.285 r  mic_codec/bclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.101    -0.184    mic_codec/bclk_cnt_reg[4]
    SLICE_X43Y47         LUT4 (Prop_lut4_I1_O)        0.098    -0.086 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.946     0.860    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.215     2.075 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     2.075    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_combined_clock_gen
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio_input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.689ns  (logic 4.218ns (48.538%)  route 4.472ns (51.462%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.755    -2.111    pwm_clock
    SLICE_X39Y46         FDRE                                         r  audio_input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.655 r  audio_input_reg[11]/Q
                         net (fo=4, routed)           0.977    -0.679    mic_codec/pbdat_OBUF_inst_i_1_0
    SLICE_X43Y47         LUT4 (Prop_lut4_I0_O)        0.124    -0.555 r  mic_codec/pbdat_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433    -0.121    mic_codec/pbdat_OBUF_inst_i_2_n_0
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.124     0.003 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.062     3.065    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.514     6.578 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.578    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modulated_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            modulated
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.853ns  (logic 4.043ns (69.085%)  route 1.809ns (30.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.757    -2.109    pwm_clock
    SLICE_X43Y44         FDRE                                         r  modulated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.653 r  modulated_reg/Q
                         net (fo=1, routed)           1.809     0.156    modulated_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.587     3.744 r  modulated_OBUF_inst/O
                         net (fo=0)                   0.000     3.744    modulated
    V12                                                               r  modulated (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modulated_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            modulated
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.429ns (78.452%)  route 0.392ns (21.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.594    -0.414    pwm_clock
    SLICE_X43Y44         FDRE                                         r  modulated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  modulated_reg/Q
                         net (fo=1, routed)           0.392     0.119    modulated_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.288     1.407 r  modulated_OBUF_inst/O
                         net (fo=0)                   0.000     1.407    modulated
    V12                                                               r  modulated (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_input_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.841ns  (logic 1.469ns (51.696%)  route 1.372ns (48.304%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.593    -0.415    pwm_clock
    SLICE_X38Y47         FDRE                                         r  audio_input_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.251 r  audio_input_reg[10]/Q
                         net (fo=4, routed)           0.289     0.038    mic_codec/pbdat_OBUF_inst_i_1_1
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.045     0.083 r  mic_codec/pbdat_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.137     0.220    mic_codec/pbdat_OBUF_inst_i_2_n_0
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.265 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.946     1.211    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.215     2.426 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     2.426    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_combined_clock_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_combined_clock_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.029ns (2.091%)  route 1.358ns (97.909%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_combined_clock_gen fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    20.447 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.928    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.543    18.385 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    18.929    clk_gen/inst/clkfbout_combined_clock_gen
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    18.958 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.814    19.772    clk_gen/inst/clkfbout_buf_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_combined_clock_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.181ns  (logic 0.091ns (2.861%)  route 3.090ns (97.139%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clkfbout_combined_clock_gen
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.496    -1.854    clk_gen/inst/clkfbout_buf_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_combined_clock_gen

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_generated_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 1.576ns (33.437%)  route 3.138ns (66.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           2.271     3.724    start_IBUF
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.848 r  state_generated_value[12]_i_1/O
                         net (fo=2, routed)           0.867     4.714    state_generated_value[12]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  state_generated_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.579    -1.770    mclk_OBUF
    SLICE_X37Y48         FDRE                                         r  state_generated_value_reg[12]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_generated_value_reg[12]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.428ns  (logic 1.576ns (35.602%)  route 2.851ns (64.398%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           2.271     3.724    start_IBUF
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.848 r  state_generated_value[12]_i_1/O
                         net (fo=2, routed)           0.580     4.428    state_generated_value[12]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  state_generated_value_reg[12]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.579    -1.770    mclk_OBUF
    SLICE_X37Y47         FDRE                                         r  state_generated_value_reg[12]_replica/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_generated_value_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 1.576ns (38.414%)  route 2.527ns (61.586%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           1.821     3.273    start_IBUF
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     3.397 r  FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.706     4.104    state
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.563    -1.787    mclk_OBUF
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.576ns (40.579%)  route 2.308ns (59.421%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           1.821     3.273    start_IBUF
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     3.397 r  FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.488     3.885    state
    SLICE_X36Y46         FDRE                                         r  FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.578    -1.771    mclk_OBUF
    SLICE_X36Y46         FDRE                                         r  FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_generated_value_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.771ns  (logic 1.576ns (41.802%)  route 2.195ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           1.821     3.273    start_IBUF
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     3.397 r  FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.374     3.771    state
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.579    -1.770    mclk_OBUF
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[14]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_generated_value_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.771ns  (logic 1.576ns (41.802%)  route 2.195ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           1.821     3.273    start_IBUF
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     3.397 r  FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.374     3.771    state
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.579    -1.770    mclk_OBUF
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[15]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.752ns  (logic 1.576ns (42.017%)  route 2.175ns (57.983%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=2, routed)           1.821     3.273    start_IBUF
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     3.397 r  FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.355     3.752    state
    SLICE_X38Y48         FDRE                                         r  FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.579    -1.770    mclk_OBUF
    SLICE_X38Y48         FDRE                                         r  FSM_sequential_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_generated_value_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.265ns (23.957%)  route 0.843ns (76.043%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.708     0.928    start_IBUF
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.045     0.973 r  FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.135     1.108    state
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.862    -0.180    mclk_OBUF
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[14]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_generated_value_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.265ns (23.957%)  route 0.843ns (76.043%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.708     0.928    start_IBUF
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.045     0.973 r  FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.135     1.108    state
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.862    -0.180    mclk_OBUF
    SLICE_X36Y48         FDRE                                         r  state_generated_value_reg[15]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.265ns (23.942%)  route 0.843ns (76.058%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.708     0.928    start_IBUF
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.045     0.973 r  FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.136     1.109    state
    SLICE_X38Y48         FDRE                                         r  FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.862    -0.180    mclk_OBUF
    SLICE_X38Y48         FDRE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.265ns (23.070%)  route 0.885ns (76.930%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.708     0.928    start_IBUF
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.045     0.973 r  FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.178     1.151    state
    SLICE_X36Y46         FDRE                                         r  FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.861    -0.181    mclk_OBUF
    SLICE_X36Y46         FDRE                                         r  FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_generated_value_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.265ns (21.607%)  route 0.963ns (78.393%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.708     0.928    start_IBUF
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.045     0.973 r  FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.255     1.229    state
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X37Y50         FDRE                                         r  state_generated_value_reg[13]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_generated_value_reg[12]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.265ns (18.413%)  route 1.176ns (81.587%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.988     1.209    start_IBUF
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.254 r  state_generated_value[12]_i_1/O
                         net (fo=2, routed)           0.188     1.442    state_generated_value[12]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  state_generated_value_reg[12]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.862    -0.180    mclk_OBUF
    SLICE_X37Y47         FDRE                                         r  state_generated_value_reg[12]_replica/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_generated_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.265ns (17.155%)  route 1.282ns (82.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.988     1.209    start_IBUF
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.254 r  state_generated_value[12]_i_1/O
                         net (fo=2, routed)           0.294     1.548    state_generated_value[12]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  state_generated_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.862    -0.180    mclk_OBUF
    SLICE_X37Y48         FDRE                                         r  state_generated_value_reg[12]/C





