\hypertarget{group___s_i_m___peripheral___access___layer}{}\doxysection{SIM Peripheral Access Layer}
\label{group___s_i_m___peripheral___access___layer}\index{SIM Peripheral Access Layer@{SIM Peripheral Access Layer}}
Collaboration diagram for SIM Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s_i_m___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___s_i_m___register___masks}{SIM Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_i_m___type}{SIM\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em SIM -\/ Size of Registers Arrays. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gac19eb52a6abc43fbf4a6883351cde6c1}{SIM\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the SIM module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}{SIM\+\_\+\+BASE}}~(0x40048000u)
\begin{DoxyCompactList}\small\item\em Peripheral SIM base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{SIM}}~((\mbox{\hyperlink{struct_s_i_m___type}{SIM\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}{SIM\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral SIM base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gad0dfdd9f125421e6e0387da3fce02a5d}{SIM\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}{SIM\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of SIM peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_ga2fd213a3b9fc7d761ab0cdeb74c34f91}{SIM\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{SIM}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of SIM peripheral base pointers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_s_i_m___type}{SIM\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_ga6b1611de1c2f6ea4b04ac7475d128850}{SIM\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_i_m___peripheral___access___layer_ga3dd2f4c4bfb41778902b4b5350143d9e}\label{group___s_i_m___peripheral___access___layer_ga3dd2f4c4bfb41778902b4b5350143d9e}} 
\index{SIM Peripheral Access Layer@{SIM Peripheral Access Layer}!SIM@{SIM}}
\index{SIM@{SIM}!SIM Peripheral Access Layer@{SIM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SIM}{SIM}}
{\footnotesize\ttfamily \#define SIM~((\mbox{\hyperlink{struct_s_i_m___type}{SIM\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}{SIM\+\_\+\+BASE}})}



Peripheral SIM base pointer. 

\mbox{\Hypertarget{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}\label{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}} 
\index{SIM Peripheral Access Layer@{SIM Peripheral Access Layer}!SIM\_BASE@{SIM\_BASE}}
\index{SIM\_BASE@{SIM\_BASE}!SIM Peripheral Access Layer@{SIM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SIM\_BASE}{SIM\_BASE}}
{\footnotesize\ttfamily \#define SIM\+\_\+\+BASE~(0x40048000u)}



Peripheral SIM base address. 

\mbox{\Hypertarget{group___s_i_m___peripheral___access___layer_gad0dfdd9f125421e6e0387da3fce02a5d}\label{group___s_i_m___peripheral___access___layer_gad0dfdd9f125421e6e0387da3fce02a5d}} 
\index{SIM Peripheral Access Layer@{SIM Peripheral Access Layer}!SIM\_BASE\_ADDRS@{SIM\_BASE\_ADDRS}}
\index{SIM\_BASE\_ADDRS@{SIM\_BASE\_ADDRS}!SIM Peripheral Access Layer@{SIM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SIM\_BASE\_ADDRS}{SIM\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define SIM\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_gace1d6947a3e5c9530f00f8c22adcd700}{SIM\+\_\+\+BASE}} \}}



Array initializer of SIM peripheral base addresses. 

\mbox{\Hypertarget{group___s_i_m___peripheral___access___layer_ga2fd213a3b9fc7d761ab0cdeb74c34f91}\label{group___s_i_m___peripheral___access___layer_ga2fd213a3b9fc7d761ab0cdeb74c34f91}} 
\index{SIM Peripheral Access Layer@{SIM Peripheral Access Layer}!SIM\_BASE\_PTRS@{SIM\_BASE\_PTRS}}
\index{SIM\_BASE\_PTRS@{SIM\_BASE\_PTRS}!SIM Peripheral Access Layer@{SIM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SIM\_BASE\_PTRS}{SIM\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define SIM\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{SIM}} \}}



Array initializer of SIM peripheral base pointers. 

\mbox{\Hypertarget{group___s_i_m___peripheral___access___layer_gac19eb52a6abc43fbf4a6883351cde6c1}\label{group___s_i_m___peripheral___access___layer_gac19eb52a6abc43fbf4a6883351cde6c1}} 
\index{SIM Peripheral Access Layer@{SIM Peripheral Access Layer}!SIM\_INSTANCE\_COUNT@{SIM\_INSTANCE\_COUNT}}
\index{SIM\_INSTANCE\_COUNT@{SIM\_INSTANCE\_COUNT}!SIM Peripheral Access Layer@{SIM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SIM\_INSTANCE\_COUNT}{SIM\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define SIM\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the SIM module. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___s_i_m___peripheral___access___layer_ga6b1611de1c2f6ea4b04ac7475d128850}\label{group___s_i_m___peripheral___access___layer_ga6b1611de1c2f6ea4b04ac7475d128850}} 
\index{SIM Peripheral Access Layer@{SIM Peripheral Access Layer}!SIM\_MemMapPtr@{SIM\_MemMapPtr}}
\index{SIM\_MemMapPtr@{SIM\_MemMapPtr}!SIM Peripheral Access Layer@{SIM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SIM\_MemMapPtr}{SIM\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_s_i_m___type}{SIM\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___s_i_m___peripheral___access___layer_ga6b1611de1c2f6ea4b04ac7475d128850}{SIM\+\_\+\+Mem\+Map\+Ptr}}}

