#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 27 01:39:39 2019
# Process ID: 15892
# Current directory: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log vga_syncIndex.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_syncIndex.tcl
# Log file: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/synth_1/vga_syncIndex.vds
# Journal file: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_syncIndex.tcl -notrace
Command: synth_design -top vga_syncIndex -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 802.848 ; gain = 177.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_syncIndex' [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:97]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/synth_1/.Xil/Vivado-15892-LAPTOP-SR0LD7J6/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/synth_1/.Xil/Vivado-15892-LAPTOP-SR0LD7J6/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:57]
	Parameter div_value bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:57]
INFO: [Synth 8-6157] synthesizing module 'refreshcounter' [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:10]
INFO: [Synth 8-6155] done synthesizing module 'refreshcounter' (3#1) [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:10]
INFO: [Synth 8-6157] synthesizing module 'anode_control' [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:18]
INFO: [Synth 8-6155] done synthesizing module 'anode_control' (4#1) [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:18]
INFO: [Synth 8-6157] synthesizing module 'BCD_control' [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:75]
WARNING: [Synth 8-567] referenced signal 'digit1' should be on the sensitivity list [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:84]
WARNING: [Synth 8-567] referenced signal 'digit2' should be on the sensitivity list [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:84]
WARNING: [Synth 8-567] referenced signal 'digit3' should be on the sensitivity list [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:84]
WARNING: [Synth 8-567] referenced signal 'digit4' should be on the sensitivity list [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:84]
INFO: [Synth 8-6155] done synthesizing module 'BCD_control' (5#1) [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'digit1' does not match port width (5) of module 'BCD_control' [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:296]
WARNING: [Synth 8-689] width (32) of port connection 'digit2' does not match port width (5) of module 'BCD_control' [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:296]
WARNING: [Synth 8-689] width (32) of port connection 'digit4' does not match port width (5) of module 'BCD_control' [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:296]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_cathodes' [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:34]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_cathodes' (6#1) [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:34]
WARNING: [Synth 8-6014] Unused sequential element val_reg was removed.  [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:205]
WARNING: [Synth 8-6014] Unused sequential element curr_pixel_reg was removed.  [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:206]
INFO: [Synth 8-6155] done synthesizing module 'vga_syncIndex' (7#1) [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:97]
WARNING: [Synth 8-3331] design vga_syncIndex has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 869.246 ; gain = 243.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 869.246 ; gain = 243.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 869.246 ; gain = 243.500
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst1'
Finished Parsing XDC File [c:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst1'
Parsing XDC File [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc]
WARNING: [Vivado 12-584] No ports matched 'in[0]'. [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'in[0]'. [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'in[1]'. [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'in[1]'. [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'in[2]'. [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'in[2]'. [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'in[3]'. [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'in[3]'. [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'in[4]'. [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'in[4]'. [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc:24]
Finished Parsing XDC File [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vga_syncIndex_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/constrs_1/new/constr1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_syncIndex_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_syncIndex_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 981.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 981.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 981.246 ; gain = 355.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 981.246 ; gain = 355.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 981.246 ; gain = 355.500
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "led" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 981.246 ; gain = 355.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_syncIndex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module refreshcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module anode_control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module BCD_control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module BCD_to_cathodes 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'r_reg' into 'r_reg' [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:210]
INFO: [Synth 8-4471] merging register 'top_most_reg[16:0]' into 'top_most_reg[16:0]' [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:211]
INFO: [Synth 8-4471] merging register 'r_reg' into 'r_reg' [C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/new/Image.v:210]
WARNING: [Synth 8-3331] design vga_syncIndex has unconnected port reset
INFO: [Synth 8-3333] propagating constant 0 across sequential element (read_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flag_reg)
INFO: [Synth 8-3886] merging instance 'in_reg[0]' (FDSE) to 'in_reg[1]'
INFO: [Synth 8-3886] merging instance 'in_reg[1]' (FDSE) to 'in_reg[2]'
INFO: [Synth 8-3886] merging instance 'in_reg[2]' (FDSE) to 'in_reg[3]'
INFO: [Synth 8-3886] merging instance 'in_reg[3]' (FDSE) to 'in_reg[4]'
INFO: [Synth 8-3886] merging instance 'in_reg[4]' (FDSE) to 'in_reg[5]'
INFO: [Synth 8-3886] merging instance 'in_reg[7]' (FDSE) to 'in_reg[5]'
INFO: [Synth 8-3886] merging instance 'in_reg[6]' (FDSE) to 'in_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\temp_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_reg[5] )
INFO: [Synth 8-3886] merging instance 'temp1_reg[0]' (FDE) to 'temp1_reg[1]'
INFO: [Synth 8-3886] merging instance 'temp1_reg[1]' (FDE) to 'temp1_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp1_reg[2]' (FDE) to 'temp1_reg[3]'
INFO: [Synth 8-3886] merging instance 'temp1_reg[3]' (FDE) to 'temp1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\temp1_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 981.246 ; gain = 355.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 981.246 ; gain = 355.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 981.246 ; gain = 355.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 981.246 ; gain = 355.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 988.000 ; gain = 362.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 988.000 ; gain = 362.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 988.000 ; gain = 362.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 988.000 ; gain = 362.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 988.000 ; gain = 362.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 988.000 ; gain = 362.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     2|
|3     |CARRY4        |    13|
|4     |LUT1          |     4|
|5     |LUT2          |     5|
|6     |LUT4          |     6|
|7     |LUT5          |     7|
|8     |LUT6          |     1|
|9     |FDRE          |    53|
|10    |IBUF          |     1|
|11    |OBUF          |    11|
+------+--------------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   111|
|2     |  a      |clock_divider  |    52|
|3     |  b      |refreshcounter |     4|
|4     |  c      |anode_control  |     4|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 988.000 ; gain = 362.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 988.000 ; gain = 250.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 988.000 ; gain = 362.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.078 ; gain = 617.285
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/synth_1/vga_syncIndex.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_syncIndex_utilization_synth.rpt -pb vga_syncIndex_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 01:40:16 2019...
