Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f159710040d04fc9a3ef53d47fec5df5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gradation_sim_behav xil_defaultlib.gradation_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/gradation.v" Line 6. Module gradation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/syncgen.v" Line 6. Module syncgen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/pckgen.v" Line 7. Module pckgen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=25.0,...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=25.0...
Compiling module xil_defaultlib.pckgen
Compiling module xil_defaultlib.syncgen
Compiling module xil_defaultlib.gradation
Compiling module xil_defaultlib.gradation_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot gradation_sim_behav
