Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon May  2 14:39:59 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (13089)
8. checking generated_clocks (0)
9. checking loops (41)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13089)
----------------------------------
 There are 13089 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (41)
----------------------
 There are 41 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.436       -1.436                      1                29898        0.011        0.000                      0                29882        3.000        0.000                       0                 13097  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 92.574}       185.149         5.401           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 92.574}       185.149         5.401           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         10.820        0.000                      0                18551        0.215        0.000                      0                18551       18.822        0.000                       0                  9332  
  o_clk_5mhz_clk_wiz_0          31.420        0.000                      0                10755        0.045        0.000                      0                10755       28.211        0.000                       0                  3761  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       10.826        0.000                      0                18551        0.215        0.000                      0                18551       18.822        0.000                       0                  9332  
  o_clk_5mhz_clk_wiz_0_1        31.429        0.000                      0                10755        0.054        0.000                      0                10755       28.211        0.000                       0                  3761  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        183.633        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         10.820        0.000                      0                18551        0.077        0.000                      0                18551  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        183.633        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          -1.436       -1.436                      1                    9        0.144        0.000                      0                    1  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          -1.436       -1.436                      1                    9        0.144        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          31.420        0.000                      0                10755        0.011        0.000                      0                10755  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       10.820        0.000                      0                18551        0.077        0.000                      0                18551  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      183.633        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      183.633        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        -1.427       -1.427                      1                    9        0.153        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        31.420        0.000                      0                10755        0.011        0.000                      0                10755  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        -1.427       -1.427                      1                    9        0.153        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         35.212        0.000                      0                   71        0.611        0.000                      0                   71  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         35.212        0.000                      0                   71        0.473        0.000                      0                   71  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       35.212        0.000                      0                   71        0.473        0.000                      0                   71  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       35.217        0.000                      0                   71        0.611        0.000                      0                   71  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          82.930        0.000                      0                  504        1.821        0.000                      0                  504  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          82.930        0.000                      0                  504        1.638        0.000                      0                  504  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        82.930        0.000                      0                  504        1.638        0.000                      0                  504  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        82.939        0.000                      0                  504        1.821        0.000                      0                  504  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.820ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[56][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.373ns  (logic 2.454ns (8.649%)  route 25.919ns (91.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.077 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.919    27.518    debuggerTop/video_output/D[9]
    SLICE_X13Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[56][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.494    38.077    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[56][21]/C
                         clock pessimism              0.480    38.558    
                         clock uncertainty           -0.138    38.420    
    SLICE_X13Y122        FDCE (Setup_fdce_C_D)       -0.081    38.339    debuggerTop/video_output/r_linebuffer2_reg[56][21]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                         -27.518    
  -------------------------------------------------------------------
                         slack                                 10.820    

Slack (MET) :             10.885ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[57][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.344ns  (logic 2.454ns (8.658%)  route 25.890ns (91.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.077 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.890    27.489    debuggerTop/video_output/D[9]
    SLICE_X12Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[57][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.494    38.077    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[57][21]/C
                         clock pessimism              0.480    38.558    
                         clock uncertainty           -0.138    38.420    
    SLICE_X12Y122        FDCE (Setup_fdce_C_D)       -0.045    38.375    debuggerTop/video_output/r_linebuffer2_reg[57][21]
  -------------------------------------------------------------------
                         required time                         38.375    
                         arrival time                         -27.489    
  -------------------------------------------------------------------
                         slack                                 10.885    

Slack (MET) :             10.892ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[52][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.339ns  (logic 2.454ns (8.659%)  route 25.885ns (91.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.885    27.485    debuggerTop/video_output/D[9]
    SLICE_X14Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[52][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[52][21]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X14Y121        FDCE (Setup_fdce_C_D)       -0.045    38.377    debuggerTop/video_output/r_linebuffer2_reg[52][21]
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                         -27.485    
  -------------------------------------------------------------------
                         slack                                 10.892    

Slack (MET) :             10.998ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[50][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.186ns  (logic 2.454ns (8.706%)  route 25.732ns (91.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.732    27.332    debuggerTop/video_output/D[9]
    SLICE_X15Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X15Y120        FDCE (Setup_fdce_C_D)       -0.093    38.330    debuggerTop/video_output/r_linebuffer2_reg[50][21]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                         -27.332    
  -------------------------------------------------------------------
                         slack                                 10.998    

Slack (MET) :             11.001ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[48][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.182ns  (logic 2.454ns (8.708%)  route 25.728ns (91.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.728    27.327    debuggerTop/video_output/D[9]
    SLICE_X13Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[48][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[48][21]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X13Y121        FDCE (Setup_fdce_C_D)       -0.093    38.329    debuggerTop/video_output/r_linebuffer2_reg[48][21]
  -------------------------------------------------------------------
                         required time                         38.329    
                         arrival time                         -27.327    
  -------------------------------------------------------------------
                         slack                                 11.001    

Slack (MET) :             11.013ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[60][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.171ns  (logic 2.454ns (8.711%)  route 25.717ns (91.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.717    27.317    debuggerTop/video_output/D[9]
    SLICE_X13Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[60][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[60][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X13Y119        FDCE (Setup_fdce_C_D)       -0.093    38.330    debuggerTop/video_output/r_linebuffer2_reg[60][21]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                         -27.317    
  -------------------------------------------------------------------
                         slack                                 11.013    

Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[53][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.169ns  (logic 2.454ns (8.712%)  route 25.715ns (91.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.715    27.314    debuggerTop/video_output/D[9]
    SLICE_X11Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[53][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.500    38.083    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[53][21]/C
                         clock pessimism              0.480    38.564    
                         clock uncertainty           -0.138    38.426    
    SLICE_X11Y120        FDCE (Setup_fdce_C_D)       -0.093    38.333    debuggerTop/video_output/r_linebuffer2_reg[53][21]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                         -27.314    
  -------------------------------------------------------------------
                         slack                                 11.018    

Slack (MET) :             11.034ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[49][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.198ns  (logic 2.454ns (8.703%)  route 25.744ns (91.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.744    27.344    debuggerTop/video_output/D[9]
    SLICE_X14Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[49][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[49][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X14Y120        FDCE (Setup_fdce_C_D)       -0.045    38.378    debuggerTop/video_output/r_linebuffer2_reg[49][21]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                         -27.344    
  -------------------------------------------------------------------
                         slack                                 11.034    

Slack (MET) :             11.129ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[58][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.067ns  (logic 2.454ns (8.743%)  route 25.613ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.613    27.213    debuggerTop/video_output/D[9]
    SLICE_X15Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[58][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[58][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X15Y119        FDCE (Setup_fdce_C_D)       -0.081    38.342    debuggerTop/video_output/r_linebuffer2_reg[58][21]
  -------------------------------------------------------------------
                         required time                         38.342    
                         arrival time                         -27.213    
  -------------------------------------------------------------------
                         slack                                 11.129    

Slack (MET) :             11.194ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[62][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.002ns  (logic 2.454ns (8.764%)  route 25.548ns (91.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.548    27.148    debuggerTop/video_output/D[9]
    SLICE_X9Y120         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[62][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y120         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[62][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X9Y120         FDCE (Setup_fdce_C_D)       -0.081    38.342    debuggerTop/video_output/r_linebuffer2_reg[62][21]
  -------------------------------------------------------------------
                         required time                         38.342    
                         arrival time                         -27.148    
  -------------------------------------------------------------------
                         slack                                 11.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.833%)  route 0.136ns (42.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.136    -0.321    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[6]
    SLICE_X31Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.276 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[6]
    SLICE_X31Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.837    -0.836    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X31Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.092    -0.490    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.124%)  route 0.140ns (42.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.140    -0.316    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.271 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X31Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.837    -0.836    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.092    -0.490    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.350    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X30Y87         LUT3 (Prop_lut3_I2_O)        0.099    -0.251 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.838    -0.835    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.121    -0.475    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_read_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_read_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.587%)  route 0.131ns (41.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.558    -0.606    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y138        FDCE                                         r  debuggerTop/video_output/r_linebuffer_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  debuggerTop/video_output/r_linebuffer_read_reg[0]/Q
                         net (fo=21, routed)          0.131    -0.334    debuggerTop/video_output/r_linebuffer_read_reg_n_2_[0]
    SLICE_X49Y138        LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  debuggerTop/video_output/r_linebuffer_read[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    debuggerTop/video_output/r_linebuffer_read[0]_i_1_n_2
    SLICE_X49Y138        FDCE                                         r  debuggerTop/video_output/r_linebuffer_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.829    -0.844    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y138        FDCE                                         r  debuggerTop/video_output/r_linebuffer_read_reg[0]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X49Y138        FDCE (Hold_fdce_C_D)         0.092    -0.514    debuggerTop/video_output/r_linebuffer_read_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.570    -0.594    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.347    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X32Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.841    -0.832    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.017    -0.577    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.346    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X28Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.841    -0.832    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X28Y90         FDRE (Hold_fdre_C_D)         0.017    -0.576    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.108    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.099    -0.242 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.838    -0.835    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.121    -0.475    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.088%)  route 0.185ns (49.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/vga_generator/r_y_reg[2]/Q
                         net (fo=10, routed)          0.185    -0.286    debuggerTop/vga_generator/r_y_reg[10]_0[1]
    SLICE_X58Y130        LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  debuggerTop/vga_generator/r_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    debuggerTop/vga_generator/r_y[3]_i_1_n_2
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X58Y130        FDCE (Hold_fdce_C_D)         0.120    -0.479    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.509%)  route 0.235ns (62.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.573    -0.591    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.235    -0.215    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X14Y92         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.845    -0.828    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X14Y92         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X14Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.457    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.573    -0.591    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=1, routed)           0.158    -0.292    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/POR_B
    SLICE_X15Y88         LUT2 (Prop_lut2_I1_O)        0.043    -0.249 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           0.000    -0.249    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.844    -0.829    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism              0.238    -0.591    
    SLICE_X15Y88         FDRE (Hold_fdre_C_D)         0.100    -0.491    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y34     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X28Y155    debuggerTop/video_output/r_linebuffer0_reg[225][7]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X20Y156    debuggerTop/video_output/r_linebuffer0_reg[226][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X20Y156    debuggerTop/video_output/r_linebuffer0_reg[226][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X21Y157    debuggerTop/video_output/r_linebuffer0_reg[226][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X20Y156    debuggerTop/video_output/r_linebuffer0_reg[226][21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y127    debuggerTop/vga_generator/r_x_reg[4]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X58Y129    debuggerTop/vga_generator/r_y_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/vga_generator/r_y_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/vga_generator/r_y_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y124    debuggerTop/video_output/r_linebuffer0_reg[48][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y124    debuggerTop/video_output/r_linebuffer0_reg[48][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y124    debuggerTop/video_output/r_linebuffer0_reg[48][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y124    debuggerTop/video_output/r_linebuffer0_reg[48][20]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X15Y135    debuggerTop/video_output/r_linebuffer1_reg[19][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X15Y135    debuggerTop/video_output/r_linebuffer1_reg[19][21]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.420ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        60.253ns  (logic 10.095ns (16.754%)  route 50.157ns (83.245%))
  Logic Levels:           65  (LUT2=4 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 183.773 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.805   148.058    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.118   148.176 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.436   148.613    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.326   148.939 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          3.152   152.091    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.645   183.773    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.260    
                         clock uncertainty           -0.183   184.077    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.511    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.511    
                         arrival time                        -152.091    
  -------------------------------------------------------------------
                         slack                                 31.420    

Slack (MET) :             31.759ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.914ns  (logic 10.095ns (16.849%)  route 49.819ns (83.151%))
  Logic Levels:           65  (LUT2=4 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 183.774 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.805   148.058    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.118   148.176 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.436   148.613    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.326   148.939 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.814   151.753    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.646   183.774    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.261    
                         clock uncertainty           -0.183   184.078    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.512    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.512    
                         arrival time                        -151.753    
  -------------------------------------------------------------------
                         slack                                 31.759    

Slack (MET) :             32.012ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.569ns  (logic 9.899ns (16.618%)  route 49.669ns (83.382%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 183.681 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.346   151.407    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.553   183.681    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.168    
                         clock uncertainty           -0.183   183.985    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.419    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.419    
                         arrival time                        -151.407    
  -------------------------------------------------------------------
                         slack                                 32.012    

Slack (MET) :             32.131ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.463ns  (logic 9.899ns (16.647%)  route 49.564ns (83.353%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.240   151.301    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.566   183.694    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.183   183.998    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.432    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -151.301    
  -------------------------------------------------------------------
                         slack                                 32.131    

Slack (MET) :             32.351ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.231ns  (logic 9.899ns (16.713%)  route 49.331ns (83.287%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.008   151.069    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.183   183.986    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.420    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.420    
                         arrival time                        -151.069    
  -------------------------------------------------------------------
                         slack                                 32.351    

Slack (MET) :             32.470ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.125ns  (logic 9.899ns (16.743%)  route 49.226ns (83.257%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 183.695 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          1.902   150.963    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.567   183.695    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.182    
                         clock uncertainty           -0.183   183.999    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.433    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.433    
                         arrival time                        -150.963    
  -------------------------------------------------------------------
                         slack                                 32.470    

Slack (MET) :             32.507ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.087ns  (logic 9.775ns (16.543%)  route 49.312ns (83.456%))
  Logic Levels:           64  (LUT2=3 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.853   148.106    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124   148.230 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          2.695   150.925    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.566   183.694    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.183   183.998    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.432    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -150.925    
  -------------------------------------------------------------------
                         slack                                 32.507    

Slack (MET) :             32.587ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.219ns  (logic 9.899ns (16.716%)  route 49.320ns (83.284%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 183.897 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          1.997   151.057    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.769   183.897    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.393    
                         clock uncertainty           -0.183   184.210    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.644    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.644    
                         arrival time                        -151.058    
  -------------------------------------------------------------------
                         slack                                 32.587    

Slack (MET) :             32.605ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.202ns  (logic 9.899ns (16.721%)  route 49.303ns (83.279%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 183.898 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          1.980   151.040    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y9          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.770   183.898    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.394    
                         clock uncertainty           -0.183   184.211    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.645    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.645    
                         arrival time                        -151.041    
  -------------------------------------------------------------------
                         slack                                 32.605    

Slack (MET) :             32.658ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        58.937ns  (logic 9.775ns (16.585%)  route 49.162ns (83.414%))
  Logic Levels:           64  (LUT2=3 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 183.695 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.853   148.106    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124   148.230 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          2.546   150.776    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.567   183.695    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.182    
                         clock uncertainty           -0.183   183.999    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.433    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.433    
                         arrival time                        -150.776    
  -------------------------------------------------------------------
                         slack                                 32.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.808ns  (logic 0.116ns (6.415%)  route 1.692ns (93.586%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 91.811 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.776    92.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.045    92.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_3/O
                         net (fo=1, routed)           0.417    92.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_5
    SLICE_X22Y15         LUT6 (Prop_lut6_I4_O)        0.045    92.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.694    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_2
    SLICE_X22Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.910    91.811    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X22Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.368    
                         clock uncertainty            0.183    92.551    
    SLICE_X22Y15         FDCE (Hold_fdce_C_D)         0.098    92.649    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.649    
                         arrival time                          92.694    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.116ns (6.326%)  route 1.718ns (93.674%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.707    -0.457    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X22Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.412 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3/O
                         net (fo=8, routed)           0.512     0.100    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3_n_2
    SLICE_X23Y17         LUT5 (Prop_lut5_I4_O)        0.045     0.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.145    debuggerTop/nes/cpu2A03/cpu6502/alu/D[0]
    SLICE_X23Y17         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X23Y17         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.183    -0.026    
    SLICE_X23Y17         FDCE (Hold_fdce_C_D)         0.091     0.065    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.116ns (6.317%)  route 1.720ns (93.683%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.707    -0.457    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X22Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.412 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3/O
                         net (fo=8, routed)           0.514     0.103    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3_n_2
    SLICE_X25Y17         LUT5 (Prop_lut5_I4_O)        0.045     0.148 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[3]_i_1/O
                         net (fo=1, routed)           0.000     0.148    debuggerTop/nes/cpu2A03/cpu6502/alu/D[3]
    SLICE_X25Y17         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.907    -0.766    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X25Y17         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.183    -0.027    
    SLICE_X25Y17         FDCE (Hold_fdce_C_D)         0.092     0.065    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.116ns (6.268%)  route 1.735ns (93.732%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.707    -0.457    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X22Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.412 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3/O
                         net (fo=8, routed)           0.529     0.117    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3_n_2
    SLICE_X23Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.162 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_1/O
                         net (fo=1, routed)           0.000     0.162    debuggerTop/nes/cpu2A03/cpu6502/alu/D[5]
    SLICE_X23Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.907    -0.766    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X23Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.183    -0.027    
    SLICE_X23Y18         FDCE (Hold_fdce_C_D)         0.091     0.064    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.116ns (6.273%)  route 1.733ns (93.727%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.856    -0.308    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X31Y19         LUT5 (Prop_lut5_I1_O)        0.045    -0.263 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.178    -0.085    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.040 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.200     0.160    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X35Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X35Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.557    -0.215    
                         clock uncertainty            0.183    -0.032    
    SLICE_X35Y18         FDCE (Hold_fdce_C_D)         0.070     0.038    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.866ns  (logic 0.116ns (6.217%)  route 1.750ns (93.783%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 91.806 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.851    92.261    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y20         LUT5 (Prop_lut5_I1_O)        0.045    92.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.212    92.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X31Y17         LUT6 (Prop_lut6_I4_O)        0.045    92.564 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=6, routed)           0.188    92.751    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[5]
    SLICE_X31Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.905    91.806    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X31Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.363    
                         clock uncertainty            0.183    92.546    
    SLICE_X31Y16         FDCE (Hold_fdce_C_D)         0.077    92.623    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.623    
                         arrival time                          92.751    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.866ns  (logic 0.116ns (6.217%)  route 1.750ns (93.783%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 91.806 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.851    92.261    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y20         LUT5 (Prop_lut5_I1_O)        0.045    92.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.212    92.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X31Y17         LUT6 (Prop_lut6_I4_O)        0.045    92.564 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=6, routed)           0.188    92.751    debuggerTop/nes/cpu2A03/cpu6502/x/D[5]
    SLICE_X30Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.905    91.806    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X30Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.363    
                         clock uncertainty            0.183    92.546    
    SLICE_X30Y16         FDCE (Hold_fdce_C_D)         0.067    92.613    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.613    
                         arrival time                          92.751    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.116ns (6.163%)  route 1.766ns (93.837%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.852    -0.312    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X28Y20         LUT5 (Prop_lut5_I1_O)        0.045    -0.267 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.285     0.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.045     0.063 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.130     0.194    debuggerTop/nes/cpu2A03/cpu6502/abh/D[0]
    SLICE_X32Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.557    -0.215    
                         clock uncertainty            0.183    -0.032    
    SLICE_X32Y19         FDCE (Hold_fdce_C_D)         0.070     0.038    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.878ns  (logic 0.116ns (6.177%)  route 1.762ns (93.823%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 91.804 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.856    92.266    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X31Y19         LUT5 (Prop_lut5_I1_O)        0.045    92.311 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.228    92.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.045    92.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.179    92.763    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[3]
    SLICE_X30Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    91.804    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X30Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.361    
                         clock uncertainty            0.183    92.544    
    SLICE_X30Y18         FDCE (Hold_fdce_C_D)         0.063    92.607    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.607    
                         arrival time                          92.763    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.116ns (6.179%)  route 1.761ns (93.821%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.856    -0.308    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.045    -0.263 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.263     0.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.045 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=4, routed)           0.144     0.189    debuggerTop/nes/cpu2A03/cpu6502/abh/D[1]
    SLICE_X34Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.557    -0.216    
                         clock uncertainty            0.183    -0.033    
    SLICE_X34Y19         FDCE (Hold_fdce_C_D)         0.059     0.026    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y15     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y17     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y11     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y15     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y9      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y5      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y3      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y3      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y18     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y12     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X32Y45     debuggerTop/nes/ppu/r_oam_reg[102][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X32Y45     debuggerTop/nes/ppu/r_oam_reg[102][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X34Y47     debuggerTop/nes/ppu/r_oam_reg[103][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X34Y47     debuggerTop/nes/ppu/r_oam_reg[103][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X34Y47     debuggerTop/nes/ppu/r_oam_reg[103][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X34Y47     debuggerTop/nes/ppu/r_oam_reg[103][4]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X32Y47     debuggerTop/nes/ppu/r_oam_reg[104][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X31Y47     debuggerTop/nes/ppu/r_oam_reg[105][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X31Y47     debuggerTop/nes/ppu/r_oam_reg[105][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X31Y47     debuggerTop/nes/ppu/r_oam_reg[105][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X12Y26     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[7][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X12Y26     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[7][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.826ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[56][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.373ns  (logic 2.454ns (8.649%)  route 25.919ns (91.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.077 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.919    27.518    debuggerTop/video_output/D[9]
    SLICE_X13Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[56][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.494    38.077    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[56][21]/C
                         clock pessimism              0.480    38.558    
                         clock uncertainty           -0.132    38.425    
    SLICE_X13Y122        FDCE (Setup_fdce_C_D)       -0.081    38.344    debuggerTop/video_output/r_linebuffer2_reg[56][21]
  -------------------------------------------------------------------
                         required time                         38.344    
                         arrival time                         -27.518    
  -------------------------------------------------------------------
                         slack                                 10.826    

Slack (MET) :             10.891ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[57][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.344ns  (logic 2.454ns (8.658%)  route 25.890ns (91.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.077 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.890    27.489    debuggerTop/video_output/D[9]
    SLICE_X12Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[57][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.494    38.077    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[57][21]/C
                         clock pessimism              0.480    38.558    
                         clock uncertainty           -0.132    38.425    
    SLICE_X12Y122        FDCE (Setup_fdce_C_D)       -0.045    38.380    debuggerTop/video_output/r_linebuffer2_reg[57][21]
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                         -27.489    
  -------------------------------------------------------------------
                         slack                                 10.891    

Slack (MET) :             10.897ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[52][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.339ns  (logic 2.454ns (8.659%)  route 25.885ns (91.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.885    27.485    debuggerTop/video_output/D[9]
    SLICE_X14Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[52][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[52][21]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.132    38.427    
    SLICE_X14Y121        FDCE (Setup_fdce_C_D)       -0.045    38.382    debuggerTop/video_output/r_linebuffer2_reg[52][21]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                         -27.485    
  -------------------------------------------------------------------
                         slack                                 10.897    

Slack (MET) :             11.003ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[50][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.186ns  (logic 2.454ns (8.706%)  route 25.732ns (91.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.732    27.332    debuggerTop/video_output/D[9]
    SLICE_X15Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.132    38.428    
    SLICE_X15Y120        FDCE (Setup_fdce_C_D)       -0.093    38.335    debuggerTop/video_output/r_linebuffer2_reg[50][21]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                         -27.332    
  -------------------------------------------------------------------
                         slack                                 11.003    

Slack (MET) :             11.007ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[48][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.182ns  (logic 2.454ns (8.708%)  route 25.728ns (91.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.728    27.327    debuggerTop/video_output/D[9]
    SLICE_X13Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[48][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[48][21]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.132    38.427    
    SLICE_X13Y121        FDCE (Setup_fdce_C_D)       -0.093    38.334    debuggerTop/video_output/r_linebuffer2_reg[48][21]
  -------------------------------------------------------------------
                         required time                         38.334    
                         arrival time                         -27.327    
  -------------------------------------------------------------------
                         slack                                 11.007    

Slack (MET) :             11.019ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[60][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.171ns  (logic 2.454ns (8.711%)  route 25.717ns (91.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.717    27.317    debuggerTop/video_output/D[9]
    SLICE_X13Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[60][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[60][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.132    38.428    
    SLICE_X13Y119        FDCE (Setup_fdce_C_D)       -0.093    38.335    debuggerTop/video_output/r_linebuffer2_reg[60][21]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                         -27.317    
  -------------------------------------------------------------------
                         slack                                 11.019    

Slack (MET) :             11.024ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[53][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.169ns  (logic 2.454ns (8.712%)  route 25.715ns (91.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.715    27.314    debuggerTop/video_output/D[9]
    SLICE_X11Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[53][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.500    38.083    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[53][21]/C
                         clock pessimism              0.480    38.564    
                         clock uncertainty           -0.132    38.431    
    SLICE_X11Y120        FDCE (Setup_fdce_C_D)       -0.093    38.338    debuggerTop/video_output/r_linebuffer2_reg[53][21]
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                         -27.314    
  -------------------------------------------------------------------
                         slack                                 11.024    

Slack (MET) :             11.039ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[49][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.198ns  (logic 2.454ns (8.703%)  route 25.744ns (91.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.744    27.344    debuggerTop/video_output/D[9]
    SLICE_X14Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[49][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[49][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.132    38.428    
    SLICE_X14Y120        FDCE (Setup_fdce_C_D)       -0.045    38.383    debuggerTop/video_output/r_linebuffer2_reg[49][21]
  -------------------------------------------------------------------
                         required time                         38.383    
                         arrival time                         -27.344    
  -------------------------------------------------------------------
                         slack                                 11.039    

Slack (MET) :             11.134ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[58][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.067ns  (logic 2.454ns (8.743%)  route 25.613ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.613    27.213    debuggerTop/video_output/D[9]
    SLICE_X15Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[58][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[58][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.132    38.428    
    SLICE_X15Y119        FDCE (Setup_fdce_C_D)       -0.081    38.347    debuggerTop/video_output/r_linebuffer2_reg[58][21]
  -------------------------------------------------------------------
                         required time                         38.347    
                         arrival time                         -27.213    
  -------------------------------------------------------------------
                         slack                                 11.134    

Slack (MET) :             11.199ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[62][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.002ns  (logic 2.454ns (8.764%)  route 25.548ns (91.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.548    27.148    debuggerTop/video_output/D[9]
    SLICE_X9Y120         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[62][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y120         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[62][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.132    38.428    
    SLICE_X9Y120         FDCE (Setup_fdce_C_D)       -0.081    38.347    debuggerTop/video_output/r_linebuffer2_reg[62][21]
  -------------------------------------------------------------------
                         required time                         38.347    
                         arrival time                         -27.148    
  -------------------------------------------------------------------
                         slack                                 11.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.833%)  route 0.136ns (42.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.136    -0.321    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[6]
    SLICE_X31Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.276 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[6]
    SLICE_X31Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.837    -0.836    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X31Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.092    -0.490    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.124%)  route 0.140ns (42.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.140    -0.316    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.271 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X31Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.837    -0.836    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.092    -0.490    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.350    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X30Y87         LUT3 (Prop_lut3_I2_O)        0.099    -0.251 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.838    -0.835    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.121    -0.475    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_read_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_read_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.587%)  route 0.131ns (41.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.558    -0.606    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y138        FDCE                                         r  debuggerTop/video_output/r_linebuffer_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  debuggerTop/video_output/r_linebuffer_read_reg[0]/Q
                         net (fo=21, routed)          0.131    -0.334    debuggerTop/video_output/r_linebuffer_read_reg_n_2_[0]
    SLICE_X49Y138        LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  debuggerTop/video_output/r_linebuffer_read[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    debuggerTop/video_output/r_linebuffer_read[0]_i_1_n_2
    SLICE_X49Y138        FDCE                                         r  debuggerTop/video_output/r_linebuffer_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.829    -0.844    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y138        FDCE                                         r  debuggerTop/video_output/r_linebuffer_read_reg[0]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X49Y138        FDCE (Hold_fdce_C_D)         0.092    -0.514    debuggerTop/video_output/r_linebuffer_read_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.570    -0.594    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.347    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X32Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.841    -0.832    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.017    -0.577    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.346    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X28Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.841    -0.832    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X28Y90         FDRE (Hold_fdre_C_D)         0.017    -0.576    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.108    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.099    -0.242 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.838    -0.835    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.121    -0.475    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.088%)  route 0.185ns (49.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/vga_generator/r_y_reg[2]/Q
                         net (fo=10, routed)          0.185    -0.286    debuggerTop/vga_generator/r_y_reg[10]_0[1]
    SLICE_X58Y130        LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  debuggerTop/vga_generator/r_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    debuggerTop/vga_generator/r_y[3]_i_1_n_2
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X58Y130        FDCE (Hold_fdce_C_D)         0.120    -0.479    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.509%)  route 0.235ns (62.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.573    -0.591    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.235    -0.215    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X14Y92         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.845    -0.828    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X14Y92         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X14Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.457    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.573    -0.591    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=1, routed)           0.158    -0.292    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/POR_B
    SLICE_X15Y88         LUT2 (Prop_lut2_I1_O)        0.043    -0.249 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           0.000    -0.249    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.844    -0.829    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism              0.238    -0.591    
    SLICE_X15Y88         FDRE (Hold_fdre_C_D)         0.100    -0.491    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y34     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X28Y155    debuggerTop/video_output/r_linebuffer0_reg[225][7]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X20Y156    debuggerTop/video_output/r_linebuffer0_reg[226][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X20Y156    debuggerTop/video_output/r_linebuffer0_reg[226][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X21Y157    debuggerTop/video_output/r_linebuffer0_reg[226][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X20Y156    debuggerTop/video_output/r_linebuffer0_reg[226][21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y127    debuggerTop/vga_generator/r_x_reg[4]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X58Y129    debuggerTop/vga_generator/r_y_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/vga_generator/r_y_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y129    debuggerTop/vga_generator/r_y_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y124    debuggerTop/video_output/r_linebuffer0_reg[48][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y124    debuggerTop/video_output/r_linebuffer0_reg[48][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y124    debuggerTop/video_output/r_linebuffer0_reg[48][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y124    debuggerTop/video_output/r_linebuffer0_reg[48][20]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X31Y157    debuggerTop/video_output/r_linebuffer0_reg[226][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X15Y135    debuggerTop/video_output/r_linebuffer1_reg[19][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X15Y135    debuggerTop/video_output/r_linebuffer1_reg[19][21]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.429ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        60.253ns  (logic 10.095ns (16.754%)  route 50.157ns (83.245%))
  Logic Levels:           65  (LUT2=4 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 183.773 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.805   148.058    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.118   148.176 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.436   148.613    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.326   148.939 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          3.152   152.091    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.645   183.773    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.260    
                         clock uncertainty           -0.174   184.086    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.520    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.520    
                         arrival time                        -152.091    
  -------------------------------------------------------------------
                         slack                                 31.429    

Slack (MET) :             31.768ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.914ns  (logic 10.095ns (16.849%)  route 49.819ns (83.151%))
  Logic Levels:           65  (LUT2=4 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 183.774 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.805   148.058    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.118   148.176 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.436   148.613    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.326   148.939 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.814   151.753    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.646   183.774    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.261    
                         clock uncertainty           -0.174   184.087    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.521    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.521    
                         arrival time                        -151.753    
  -------------------------------------------------------------------
                         slack                                 31.768    

Slack (MET) :             32.021ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.569ns  (logic 9.899ns (16.618%)  route 49.669ns (83.382%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 183.681 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.346   151.407    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.553   183.681    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.168    
                         clock uncertainty           -0.174   183.994    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.428    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.428    
                         arrival time                        -151.407    
  -------------------------------------------------------------------
                         slack                                 32.021    

Slack (MET) :             32.140ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.463ns  (logic 9.899ns (16.647%)  route 49.564ns (83.353%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.240   151.301    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.566   183.694    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.174   184.007    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.441    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.441    
                         arrival time                        -151.301    
  -------------------------------------------------------------------
                         slack                                 32.140    

Slack (MET) :             32.360ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.231ns  (logic 9.899ns (16.713%)  route 49.331ns (83.287%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.008   151.069    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.174   183.995    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.429    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.429    
                         arrival time                        -151.069    
  -------------------------------------------------------------------
                         slack                                 32.360    

Slack (MET) :             32.479ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.125ns  (logic 9.899ns (16.743%)  route 49.226ns (83.257%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 183.695 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          1.902   150.963    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.567   183.695    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.182    
                         clock uncertainty           -0.174   184.008    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.442    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.442    
                         arrival time                        -150.963    
  -------------------------------------------------------------------
                         slack                                 32.479    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.087ns  (logic 9.775ns (16.543%)  route 49.312ns (83.456%))
  Logic Levels:           64  (LUT2=3 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.853   148.106    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124   148.230 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          2.695   150.925    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.566   183.694    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.174   184.007    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.441    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.441    
                         arrival time                        -150.925    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.596ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.219ns  (logic 9.899ns (16.716%)  route 49.320ns (83.284%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 183.897 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          1.997   151.057    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.769   183.897    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.393    
                         clock uncertainty           -0.174   184.219    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.653    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.653    
                         arrival time                        -151.058    
  -------------------------------------------------------------------
                         slack                                 32.596    

Slack (MET) :             32.614ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.202ns  (logic 9.899ns (16.721%)  route 49.303ns (83.279%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 183.898 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          1.980   151.040    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y9          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.770   183.898    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.394    
                         clock uncertainty           -0.174   184.220    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.654    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.654    
                         arrival time                        -151.041    
  -------------------------------------------------------------------
                         slack                                 32.614    

Slack (MET) :             32.667ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        58.937ns  (logic 9.775ns (16.585%)  route 49.162ns (83.414%))
  Logic Levels:           64  (LUT2=3 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 183.695 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.853   148.106    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124   148.230 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          2.546   150.776    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.567   183.695    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.182    
                         clock uncertainty           -0.174   184.008    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.442    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.442    
                         arrival time                        -150.776    
  -------------------------------------------------------------------
                         slack                                 32.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.808ns  (logic 0.116ns (6.415%)  route 1.692ns (93.586%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 91.811 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.776    92.186    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X22Y15         LUT6 (Prop_lut6_I3_O)        0.045    92.231 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_3/O
                         net (fo=1, routed)           0.417    92.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_5
    SLICE_X22Y15         LUT6 (Prop_lut6_I4_O)        0.045    92.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.694    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_2
    SLICE_X22Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.910    91.811    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X22Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.368    
                         clock uncertainty            0.174    92.542    
    SLICE_X22Y15         FDCE (Hold_fdce_C_D)         0.098    92.640    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.640    
                         arrival time                          92.694    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.116ns (6.326%)  route 1.718ns (93.674%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.707    -0.457    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X22Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.412 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3/O
                         net (fo=8, routed)           0.512     0.100    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3_n_2
    SLICE_X23Y17         LUT5 (Prop_lut5_I4_O)        0.045     0.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.145    debuggerTop/nes/cpu2A03/cpu6502/alu/D[0]
    SLICE_X23Y17         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X23Y17         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.174    -0.035    
    SLICE_X23Y17         FDCE (Hold_fdce_C_D)         0.091     0.056    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.116ns (6.317%)  route 1.720ns (93.683%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.707    -0.457    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X22Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.412 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3/O
                         net (fo=8, routed)           0.514     0.103    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3_n_2
    SLICE_X25Y17         LUT5 (Prop_lut5_I4_O)        0.045     0.148 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[3]_i_1/O
                         net (fo=1, routed)           0.000     0.148    debuggerTop/nes/cpu2A03/cpu6502/alu/D[3]
    SLICE_X25Y17         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.907    -0.766    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X25Y17         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.174    -0.036    
    SLICE_X25Y17         FDCE (Hold_fdce_C_D)         0.092     0.056    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.116ns (6.268%)  route 1.735ns (93.732%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.707    -0.457    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X22Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.412 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3/O
                         net (fo=8, routed)           0.529     0.117    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_3_n_2
    SLICE_X23Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.162 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[5]_i_1/O
                         net (fo=1, routed)           0.000     0.162    debuggerTop/nes/cpu2A03/cpu6502/alu/D[5]
    SLICE_X23Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.907    -0.766    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X23Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.174    -0.036    
    SLICE_X23Y18         FDCE (Hold_fdce_C_D)         0.091     0.055    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.116ns (6.273%)  route 1.733ns (93.727%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.856    -0.308    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X31Y19         LUT5 (Prop_lut5_I1_O)        0.045    -0.263 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.178    -0.085    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.040 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.200     0.160    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X35Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X35Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.557    -0.215    
                         clock uncertainty            0.174    -0.041    
    SLICE_X35Y18         FDCE (Hold_fdce_C_D)         0.070     0.029    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.866ns  (logic 0.116ns (6.217%)  route 1.750ns (93.783%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 91.806 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.851    92.261    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y20         LUT5 (Prop_lut5_I1_O)        0.045    92.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.212    92.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X31Y17         LUT6 (Prop_lut6_I4_O)        0.045    92.564 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=6, routed)           0.188    92.751    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[5]
    SLICE_X31Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.905    91.806    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X31Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.363    
                         clock uncertainty            0.174    92.537    
    SLICE_X31Y16         FDCE (Hold_fdce_C_D)         0.077    92.614    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.614    
                         arrival time                          92.751    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.866ns  (logic 0.116ns (6.217%)  route 1.750ns (93.783%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 91.806 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.851    92.261    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y20         LUT5 (Prop_lut5_I1_O)        0.045    92.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.212    92.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X31Y17         LUT6 (Prop_lut6_I4_O)        0.045    92.564 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=6, routed)           0.188    92.751    debuggerTop/nes/cpu2A03/cpu6502/x/D[5]
    SLICE_X30Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.905    91.806    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X30Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.363    
                         clock uncertainty            0.174    92.537    
    SLICE_X30Y16         FDCE (Hold_fdce_C_D)         0.067    92.604    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.604    
                         arrival time                          92.751    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.116ns (6.163%)  route 1.766ns (93.837%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.852    -0.312    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X28Y20         LUT5 (Prop_lut5_I1_O)        0.045    -0.267 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.285     0.018    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.045     0.063 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.130     0.194    debuggerTop/nes/cpu2A03/cpu6502/abh/D[0]
    SLICE_X32Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.557    -0.215    
                         clock uncertainty            0.174    -0.041    
    SLICE_X32Y19         FDCE (Hold_fdce_C_D)         0.070     0.029    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.878ns  (logic 0.116ns (6.177%)  route 1.762ns (93.823%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 91.804 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.856    92.266    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X31Y19         LUT5 (Prop_lut5_I1_O)        0.045    92.311 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.228    92.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.045    92.584 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.179    92.763    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[3]
    SLICE_X30Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    91.804    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X30Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.361    
                         clock uncertainty            0.174    92.535    
    SLICE_X30Y18         FDCE (Hold_fdce_C_D)         0.063    92.598    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.598    
                         arrival time                          92.763    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.116ns (6.179%)  route 1.761ns (93.821%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.856    -0.308    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X34Y18         LUT5 (Prop_lut5_I1_O)        0.045    -0.263 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.263     0.000    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.045 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=4, routed)           0.144     0.189    debuggerTop/nes/cpu2A03/cpu6502/abh/D[1]
    SLICE_X34Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.557    -0.216    
                         clock uncertainty            0.174    -0.042    
    SLICE_X34Y19         FDCE (Hold_fdce_C_D)         0.059     0.017    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y15     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y17     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y11     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y15     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y9      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y5      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y3      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y3      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y18     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y12     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X32Y45     debuggerTop/nes/ppu/r_oam_reg[102][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X32Y45     debuggerTop/nes/ppu/r_oam_reg[102][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X34Y47     debuggerTop/nes/ppu/r_oam_reg[103][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X34Y47     debuggerTop/nes/ppu/r_oam_reg[103][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X34Y47     debuggerTop/nes/ppu/r_oam_reg[103][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X34Y47     debuggerTop/nes/ppu/r_oam_reg[103][4]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y87     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X32Y47     debuggerTop/nes/ppu/r_oam_reg[104][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X31Y47     debuggerTop/nes/ppu/r_oam_reg[105][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X31Y47     debuggerTop/nes/ppu/r_oam_reg[105][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X31Y47     debuggerTop/nes/ppu/r_oam_reg[105][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X12Y26     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[7][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X12Y26     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[7][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.633ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.633ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.235ns  (logic 0.419ns (33.914%)  route 0.816ns (66.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.816     1.235    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X29Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y86         FDRE (Setup_fdre_C_D)       -0.281   184.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.868    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                183.633    

Slack (MET) :             183.852ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.731%)  route 0.610ns (59.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.610     1.029    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X31Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                183.852    

Slack (MET) :             183.961ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.974ns  (logic 0.478ns (49.084%)  route 0.496ns (50.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.496     0.974    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)       -0.214   184.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.935    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                183.961    

Slack (MET) :             183.977ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.342%)  route 0.621ns (57.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.621     1.077    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X31Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                183.977    

Slack (MET) :             183.989ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.995%)  route 0.473ns (53.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                183.989    

Slack (MET) :             183.996ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.839%)  route 0.588ns (53.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                183.996    

Slack (MET) :             184.054ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.618%)  route 0.544ns (54.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.544     1.000    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                184.054    

Slack (MET) :             184.154ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.534%)  route 0.446ns (49.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.446     0.902    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                184.154    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.820ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[56][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.373ns  (logic 2.454ns (8.649%)  route 25.919ns (91.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.077 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.919    27.518    debuggerTop/video_output/D[9]
    SLICE_X13Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[56][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.494    38.077    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[56][21]/C
                         clock pessimism              0.480    38.558    
                         clock uncertainty           -0.138    38.420    
    SLICE_X13Y122        FDCE (Setup_fdce_C_D)       -0.081    38.339    debuggerTop/video_output/r_linebuffer2_reg[56][21]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                         -27.518    
  -------------------------------------------------------------------
                         slack                                 10.820    

Slack (MET) :             10.885ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[57][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.344ns  (logic 2.454ns (8.658%)  route 25.890ns (91.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.077 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.890    27.489    debuggerTop/video_output/D[9]
    SLICE_X12Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[57][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.494    38.077    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[57][21]/C
                         clock pessimism              0.480    38.558    
                         clock uncertainty           -0.138    38.420    
    SLICE_X12Y122        FDCE (Setup_fdce_C_D)       -0.045    38.375    debuggerTop/video_output/r_linebuffer2_reg[57][21]
  -------------------------------------------------------------------
                         required time                         38.375    
                         arrival time                         -27.489    
  -------------------------------------------------------------------
                         slack                                 10.885    

Slack (MET) :             10.892ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[52][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.339ns  (logic 2.454ns (8.659%)  route 25.885ns (91.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.885    27.485    debuggerTop/video_output/D[9]
    SLICE_X14Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[52][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[52][21]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X14Y121        FDCE (Setup_fdce_C_D)       -0.045    38.377    debuggerTop/video_output/r_linebuffer2_reg[52][21]
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                         -27.485    
  -------------------------------------------------------------------
                         slack                                 10.892    

Slack (MET) :             10.998ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[50][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.186ns  (logic 2.454ns (8.706%)  route 25.732ns (91.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.732    27.332    debuggerTop/video_output/D[9]
    SLICE_X15Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X15Y120        FDCE (Setup_fdce_C_D)       -0.093    38.330    debuggerTop/video_output/r_linebuffer2_reg[50][21]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                         -27.332    
  -------------------------------------------------------------------
                         slack                                 10.998    

Slack (MET) :             11.001ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[48][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.182ns  (logic 2.454ns (8.708%)  route 25.728ns (91.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.728    27.327    debuggerTop/video_output/D[9]
    SLICE_X13Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[48][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[48][21]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X13Y121        FDCE (Setup_fdce_C_D)       -0.093    38.329    debuggerTop/video_output/r_linebuffer2_reg[48][21]
  -------------------------------------------------------------------
                         required time                         38.329    
                         arrival time                         -27.327    
  -------------------------------------------------------------------
                         slack                                 11.001    

Slack (MET) :             11.013ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[60][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.171ns  (logic 2.454ns (8.711%)  route 25.717ns (91.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.717    27.317    debuggerTop/video_output/D[9]
    SLICE_X13Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[60][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[60][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X13Y119        FDCE (Setup_fdce_C_D)       -0.093    38.330    debuggerTop/video_output/r_linebuffer2_reg[60][21]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                         -27.317    
  -------------------------------------------------------------------
                         slack                                 11.013    

Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[53][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.169ns  (logic 2.454ns (8.712%)  route 25.715ns (91.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.715    27.314    debuggerTop/video_output/D[9]
    SLICE_X11Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[53][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.500    38.083    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[53][21]/C
                         clock pessimism              0.480    38.564    
                         clock uncertainty           -0.138    38.426    
    SLICE_X11Y120        FDCE (Setup_fdce_C_D)       -0.093    38.333    debuggerTop/video_output/r_linebuffer2_reg[53][21]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                         -27.314    
  -------------------------------------------------------------------
                         slack                                 11.018    

Slack (MET) :             11.034ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[49][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.198ns  (logic 2.454ns (8.703%)  route 25.744ns (91.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.744    27.344    debuggerTop/video_output/D[9]
    SLICE_X14Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[49][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[49][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X14Y120        FDCE (Setup_fdce_C_D)       -0.045    38.378    debuggerTop/video_output/r_linebuffer2_reg[49][21]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                         -27.344    
  -------------------------------------------------------------------
                         slack                                 11.034    

Slack (MET) :             11.129ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[58][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.067ns  (logic 2.454ns (8.743%)  route 25.613ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.613    27.213    debuggerTop/video_output/D[9]
    SLICE_X15Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[58][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[58][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X15Y119        FDCE (Setup_fdce_C_D)       -0.081    38.342    debuggerTop/video_output/r_linebuffer2_reg[58][21]
  -------------------------------------------------------------------
                         required time                         38.342    
                         arrival time                         -27.213    
  -------------------------------------------------------------------
                         slack                                 11.129    

Slack (MET) :             11.194ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[62][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.002ns  (logic 2.454ns (8.764%)  route 25.548ns (91.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.548    27.148    debuggerTop/video_output/D[9]
    SLICE_X9Y120         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[62][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y120         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[62][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X9Y120         FDCE (Setup_fdce_C_D)       -0.081    38.342    debuggerTop/video_output/r_linebuffer2_reg[62][21]
  -------------------------------------------------------------------
                         required time                         38.342    
                         arrival time                         -27.148    
  -------------------------------------------------------------------
                         slack                                 11.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.833%)  route 0.136ns (42.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.136    -0.321    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[6]
    SLICE_X31Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.276 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[6]
    SLICE_X31Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.837    -0.836    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X31Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.138    -0.445    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.092    -0.353    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.124%)  route 0.140ns (42.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.140    -0.316    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.271 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X31Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.837    -0.836    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.138    -0.445    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.092    -0.353    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.350    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X30Y87         LUT3 (Prop_lut3_I2_O)        0.099    -0.251 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.838    -0.835    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.138    -0.459    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.121    -0.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_read_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_read_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.587%)  route 0.131ns (41.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.558    -0.606    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y138        FDCE                                         r  debuggerTop/video_output/r_linebuffer_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  debuggerTop/video_output/r_linebuffer_read_reg[0]/Q
                         net (fo=21, routed)          0.131    -0.334    debuggerTop/video_output/r_linebuffer_read_reg_n_2_[0]
    SLICE_X49Y138        LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  debuggerTop/video_output/r_linebuffer_read[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    debuggerTop/video_output/r_linebuffer_read[0]_i_1_n_2
    SLICE_X49Y138        FDCE                                         r  debuggerTop/video_output/r_linebuffer_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.829    -0.844    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y138        FDCE                                         r  debuggerTop/video_output/r_linebuffer_read_reg[0]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X49Y138        FDCE (Hold_fdce_C_D)         0.092    -0.376    debuggerTop/video_output/r_linebuffer_read_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.570    -0.594    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.347    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X32Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.841    -0.832    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.138    -0.457    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.017    -0.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.346    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X28Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.841    -0.832    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.138    -0.456    
    SLICE_X28Y90         FDRE (Hold_fdre_C_D)         0.017    -0.439    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.108    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.099    -0.242 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.838    -0.835    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.138    -0.459    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.121    -0.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.088%)  route 0.185ns (49.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/vga_generator/r_y_reg[2]/Q
                         net (fo=10, routed)          0.185    -0.286    debuggerTop/vga_generator/r_y_reg[10]_0[1]
    SLICE_X58Y130        LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  debuggerTop/vga_generator/r_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    debuggerTop/vga_generator/r_y[3]_i_1_n_2
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X58Y130        FDCE (Hold_fdce_C_D)         0.120    -0.341    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.509%)  route 0.235ns (62.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.573    -0.591    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.235    -0.215    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X14Y92         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.845    -0.828    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X14Y92         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.138    -0.437    
    SLICE_X14Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.573    -0.591    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=1, routed)           0.158    -0.292    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/POR_B
    SLICE_X15Y88         LUT2 (Prop_lut2_I1_O)        0.043    -0.249 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           0.000    -0.249    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.844    -0.829    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.138    -0.454    
    SLICE_X15Y88         FDRE (Hold_fdre_C_D)         0.100    -0.354    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.633ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.633ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.235ns  (logic 0.419ns (33.914%)  route 0.816ns (66.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.816     1.235    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X29Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y86         FDRE (Setup_fdre_C_D)       -0.281   184.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.868    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                183.633    

Slack (MET) :             183.852ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.731%)  route 0.610ns (59.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.610     1.029    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X31Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                183.852    

Slack (MET) :             183.961ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.974ns  (logic 0.478ns (49.084%)  route 0.496ns (50.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.496     0.974    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)       -0.214   184.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.935    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                183.961    

Slack (MET) :             183.977ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.342%)  route 0.621ns (57.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.621     1.077    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X31Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                183.977    

Slack (MET) :             183.989ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.995%)  route 0.473ns (53.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                183.989    

Slack (MET) :             183.996ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.839%)  route 0.588ns (53.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                183.996    

Slack (MET) :             184.054ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.618%)  route 0.544ns (54.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.544     1.000    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                184.054    

Slack (MET) :             184.154ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.534%)  route 0.446ns (49.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.446     0.902    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                184.154    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.436ns,  Total Violation       -1.436ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.436ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        1.716ns  (logic 0.419ns (24.424%)  route 1.297ns (75.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 553.903 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 553.511 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596   553.511    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X59Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDCE (Prop_fdce_C_Q)         0.419   553.930 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.297   555.227    debuggerTop/video_output_sync/r_data_0
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.478   553.903    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.298    
                         clock uncertainty           -0.303   553.995    
    SLICE_X58Y126        FDCE (Setup_fdce_C_D)       -0.204   553.791    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.791    
                         arrival time                        -555.227    
  -------------------------------------------------------------------
                         slack                                 -1.436    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.879%)  route 0.606ns (59.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.606     1.025    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X33Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.697%)  route 0.586ns (58.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.586     1.005    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X32Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 38.334    

Slack (MET) :             38.438ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.506%)  route 0.617ns (57.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.617     1.073    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X32Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 38.438    

Slack (MET) :             38.465ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.869ns  (logic 0.419ns (48.199%)  route 0.450ns (51.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.450     0.869    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X32Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 38.465    

Slack (MET) :             38.467ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.754%)  route 0.586ns (56.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.586     1.042    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X33Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 38.467    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.963%)  route 0.581ns (56.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.581     1.037    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X32Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 38.472    

Slack (MET) :             38.606ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.905ns  (logic 0.456ns (50.402%)  route 0.449ns (49.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.449     0.905    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X33Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 38.606    

Slack (MET) :             38.650ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.279%)  route 0.451ns (49.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.451     0.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X30Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 38.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.128ns (16.655%)  route 0.641ns (83.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.548    -0.616    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X59Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDCE (Prop_fdce_C_Q)         0.128    -0.488 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.641     0.152    debuggerTop/video_output_sync/r_data_0
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.816    -0.857    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.301    
                         clock uncertainty            0.303     0.002    
    SLICE_X58Y126        FDCE (Hold_fdce_C_D)         0.006     0.008    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.436ns,  Total Violation       -1.436ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.436ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        1.716ns  (logic 0.419ns (24.424%)  route 1.297ns (75.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 553.903 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 553.511 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596   553.511    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X59Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDCE (Prop_fdce_C_Q)         0.419   553.930 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.297   555.227    debuggerTop/video_output_sync/r_data_0
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.478   553.903    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.298    
                         clock uncertainty           -0.303   553.995    
    SLICE_X58Y126        FDCE (Setup_fdce_C_D)       -0.204   553.791    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.791    
                         arrival time                        -555.227    
  -------------------------------------------------------------------
                         slack                                 -1.436    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.879%)  route 0.606ns (59.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.606     1.025    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X33Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.697%)  route 0.586ns (58.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.586     1.005    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X32Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 38.334    

Slack (MET) :             38.438ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.506%)  route 0.617ns (57.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.617     1.073    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X32Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 38.438    

Slack (MET) :             38.465ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.869ns  (logic 0.419ns (48.199%)  route 0.450ns (51.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.450     0.869    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X32Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 38.465    

Slack (MET) :             38.467ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.754%)  route 0.586ns (56.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.586     1.042    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X33Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 38.467    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.963%)  route 0.581ns (56.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.581     1.037    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X32Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 38.472    

Slack (MET) :             38.606ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.905ns  (logic 0.456ns (50.402%)  route 0.449ns (49.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.449     0.905    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X33Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 38.606    

Slack (MET) :             38.650ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.279%)  route 0.451ns (49.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.451     0.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X30Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 38.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.128ns (16.655%)  route 0.641ns (83.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.548    -0.616    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X59Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDCE (Prop_fdce_C_Q)         0.128    -0.488 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.641     0.152    debuggerTop/video_output_sync/r_data_0
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.816    -0.857    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.301    
                         clock uncertainty            0.303     0.002    
    SLICE_X58Y126        FDCE (Hold_fdce_C_D)         0.006     0.008    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.420ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        60.253ns  (logic 10.095ns (16.754%)  route 50.157ns (83.245%))
  Logic Levels:           65  (LUT2=4 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 183.773 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.805   148.058    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.118   148.176 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.436   148.613    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.326   148.939 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          3.152   152.091    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.645   183.773    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.260    
                         clock uncertainty           -0.183   184.077    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.511    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.511    
                         arrival time                        -152.091    
  -------------------------------------------------------------------
                         slack                                 31.420    

Slack (MET) :             31.759ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.914ns  (logic 10.095ns (16.849%)  route 49.819ns (83.151%))
  Logic Levels:           65  (LUT2=4 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 183.774 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.805   148.058    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.118   148.176 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.436   148.613    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.326   148.939 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.814   151.753    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.646   183.774    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.261    
                         clock uncertainty           -0.183   184.078    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.512    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.512    
                         arrival time                        -151.753    
  -------------------------------------------------------------------
                         slack                                 31.759    

Slack (MET) :             32.012ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.569ns  (logic 9.899ns (16.618%)  route 49.669ns (83.382%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 183.681 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.346   151.407    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.553   183.681    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.168    
                         clock uncertainty           -0.183   183.985    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.419    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.419    
                         arrival time                        -151.407    
  -------------------------------------------------------------------
                         slack                                 32.012    

Slack (MET) :             32.131ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.463ns  (logic 9.899ns (16.647%)  route 49.564ns (83.353%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.240   151.301    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.566   183.694    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.183   183.998    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.432    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -151.301    
  -------------------------------------------------------------------
                         slack                                 32.131    

Slack (MET) :             32.351ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.231ns  (logic 9.899ns (16.713%)  route 49.331ns (83.287%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.008   151.069    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.183   183.986    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.420    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.420    
                         arrival time                        -151.069    
  -------------------------------------------------------------------
                         slack                                 32.351    

Slack (MET) :             32.470ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.125ns  (logic 9.899ns (16.743%)  route 49.226ns (83.257%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 183.695 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          1.902   150.963    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.567   183.695    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.182    
                         clock uncertainty           -0.183   183.999    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.433    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.433    
                         arrival time                        -150.963    
  -------------------------------------------------------------------
                         slack                                 32.470    

Slack (MET) :             32.507ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.087ns  (logic 9.775ns (16.543%)  route 49.312ns (83.456%))
  Logic Levels:           64  (LUT2=3 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.853   148.106    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124   148.230 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          2.695   150.925    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.566   183.694    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.183   183.998    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.432    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -150.925    
  -------------------------------------------------------------------
                         slack                                 32.507    

Slack (MET) :             32.587ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.219ns  (logic 9.899ns (16.716%)  route 49.320ns (83.284%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 183.897 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          1.997   151.057    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.769   183.897    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.393    
                         clock uncertainty           -0.183   184.210    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.644    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.644    
                         arrival time                        -151.058    
  -------------------------------------------------------------------
                         slack                                 32.587    

Slack (MET) :             32.605ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        59.202ns  (logic 9.899ns (16.721%)  route 49.303ns (83.279%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 183.898 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          1.980   151.040    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y9          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.770   183.898    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.394    
                         clock uncertainty           -0.183   184.211    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.645    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.645    
                         arrival time                        -151.041    
  -------------------------------------------------------------------
                         slack                                 32.605    

Slack (MET) :             32.658ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        58.937ns  (logic 9.775ns (16.585%)  route 49.162ns (83.414%))
  Logic Levels:           64  (LUT2=3 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 183.695 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.853   148.106    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124   148.230 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          2.546   150.776    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.567   183.695    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.182    
                         clock uncertainty           -0.183   183.999    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.433    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.433    
                         arrival time                        -150.776    
  -------------------------------------------------------------------
                         slack                                 32.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.331ns  (logic 0.191ns (57.685%)  route 0.140ns (42.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 91.811 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 92.048 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.637    92.048    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/o_clk_5mhz
    SLICE_X13Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.146    92.194 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[1]/Q
                         net (fo=1, routed)           0.140    92.334    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data[1]
    SLICE_X12Y34         LUT5 (Prop_lut5_I4_O)        0.045    92.379 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data[2]_i_1__18/O
                         net (fo=1, routed)           0.000    92.379    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data[2]_i_1__18_n_2
    SLICE_X12Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.910    91.811    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/o_clk_5mhz
    SLICE_X12Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.061    
                         clock uncertainty            0.183    92.243    
    SLICE_X12Y34         FDCE (Hold_fdce_C_D)         0.124    92.367    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.367    
                         arrival time                          92.379    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.362ns  (logic 0.212ns (58.560%)  route 0.150ns (41.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 91.809 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 92.046 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.635    92.046    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/o_clk_5mhz
    SLICE_X8Y32          FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.167    92.213 r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]/Q
                         net (fo=1, routed)           0.150    92.363    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data__3[5]
    SLICE_X10Y32         LUT5 (Prop_lut5_I4_O)        0.045    92.408 r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data[6]_i_1__16/O
                         net (fo=1, routed)           0.000    92.408    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data[6]_i_1__16_n_2
    SLICE_X10Y32         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.908    91.809    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/o_clk_5mhz
    SLICE_X10Y32         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.081    
                         clock uncertainty            0.183    92.263    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.125    92.388    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.388    
                         arrival time                          92.408    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.341ns  (logic 0.191ns (56.012%)  route 0.150ns (43.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 91.810 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 92.046 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.635    92.046    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X18Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDCE (Prop_fdce_C_Q)         0.146    92.192 r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[1]/Q
                         net (fo=1, routed)           0.150    92.342    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data__9[1]
    SLICE_X15Y33         LUT5 (Prop_lut5_I4_O)        0.045    92.387 r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data[2]_i_1__13/O
                         net (fo=1, routed)           0.000    92.387    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data[2]_i_1__13_n_2
    SLICE_X15Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.909    91.810    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X15Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.082    
                         clock uncertainty            0.183    92.264    
    SLICE_X15Y33         FDCE (Hold_fdce_C_D)         0.098    92.362    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.362    
                         arrival time                          92.387    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_tile_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_video_address_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.244%)  route 0.137ns (41.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 91.816 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 92.050 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.639    92.050    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X20Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_tile_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDCE (Prop_fdce_C_Q)         0.146    92.196 r  debuggerTop/nes/ppu/background/r_video_background_tile_reg[0]/Q
                         net (fo=1, routed)           0.137    92.333    debuggerTop/nes/ppu/background/r_video_background_tile_reg_n_2_[0]
    SLICE_X21Y40         LUT5 (Prop_lut5_I0_O)        0.045    92.378 r  debuggerTop/nes/ppu/background/r_video_address[4]_i_1/O
                         net (fo=1, routed)           0.000    92.378    debuggerTop/nes/ppu/background/r_video_address[4]
    SLICE_X21Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.915    91.816    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X21Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.247    92.063    
                         clock uncertainty            0.183    92.245    
    SLICE_X21Y40         FDCE (Hold_fdce_C_D)         0.099    92.344    debuggerTop/nes/ppu/background/r_video_address_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.344    
                         arrival time                          92.378    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.223%)  route 0.165ns (43.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 91.815 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 92.051 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.640    92.051    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X10Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.167    92.218 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/Q
                         net (fo=1, routed)           0.165    92.383    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[2]
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.045    92.428 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000    92.428    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1_n_2
    SLICE_X12Y39         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.914    91.815    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X12Y39         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.087    
                         clock uncertainty            0.183    92.269    
    SLICE_X12Y39         FDCE (Hold_fdce_C_D)         0.125    92.394    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.394    
                         arrival time                          92.428    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.327ns  (logic 0.191ns (58.378%)  route 0.136ns (41.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 91.809 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 92.047 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.636    92.047    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/o_clk_5mhz
    SLICE_X9Y33          FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.146    92.193 r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[1]/Q
                         net (fo=1, routed)           0.136    92.329    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data__5[1]
    SLICE_X9Y32          LUT5 (Prop_lut5_I4_O)        0.045    92.374 r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data[2]_i_1__15/O
                         net (fo=1, routed)           0.000    92.374    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data[2]_i_1__15_n_2
    SLICE_X9Y32          FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.908    91.809    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/o_clk_5mhz
    SLICE_X9Y32          FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.060    
                         clock uncertainty            0.183    92.242    
    SLICE_X9Y32          FDCE (Hold_fdce_C_D)         0.098    92.340    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.340    
                         arrival time                          92.374    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.622    -0.542    debuggerTop/debugger/o_clk_5mhz
    SLICE_X47Y28         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  debuggerTop/debugger/r_tx_byte_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.261    debuggerTop/debugger/r_tx_byte_reg_n_2_[3]
    SLICE_X47Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  debuggerTop/debugger/r_tx_byte[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.216    debuggerTop/spi/r_tx_byte_reg[7]_1[3]
    SLICE_X47Y29         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.896    -0.777    debuggerTop/spi/o_clk_5mhz
    SLICE_X47Y29         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[3]/C
                         clock pessimism              0.251    -0.527    
                         clock uncertainty            0.183    -0.344    
    SLICE_X47Y29         FDCE (Hold_fdce_C_D)         0.092    -0.252    debuggerTop/spi/r_tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.053%)  route 0.139ns (45.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.626    -0.538    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y30         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  debuggerTop/debugger/r_value_data_reg[7]/Q
                         net (fo=4, routed)           0.139    -0.234    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[7]
    SLICE_X63Y30         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.899    -0.774    debuggerTop/values/o_clk_5mhz
    SLICE_X63Y30         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/C
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.183    -0.342    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.071    -0.271    debuggerTop/values/r_profiler_sample_index_reg[7]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_data_index_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.329%)  route 0.184ns (56.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.628    -0.536    debuggerTop/debugger/o_clk_5mhz
    SLICE_X63Y32         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  debuggerTop/debugger/r_value_data_reg[13]/Q
                         net (fo=2, routed)           0.184    -0.210    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[13]
    SLICE_X64Y31         FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.901    -0.772    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y31         FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[13]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.183    -0.318    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.070    -0.248    debuggerTop/values/r_profiler_sample_data_index_reg[13]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_t_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_v_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.356ns  (logic 0.191ns (53.578%)  route 0.165ns (46.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 91.816 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 92.050 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.639    92.050    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X22Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_t_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.146    92.196 r  debuggerTop/nes/ppu/background/r_t_reg[8]/Q
                         net (fo=1, routed)           0.165    92.361    debuggerTop/nes/ppu/background/ppuIncrementX/r_v_reg[8]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.045    92.406 r  debuggerTop/nes/ppu/background/ppuIncrementX/r_v[8]_i_1/O
                         net (fo=1, routed)           0.000    92.406    debuggerTop/nes/ppu/background/ppuIncrementX_n_8
    SLICE_X18Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.915    91.816    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X18Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_v_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.088    
                         clock uncertainty            0.183    92.270    
    SLICE_X18Y40         FDCE (Hold_fdce_C_D)         0.098    92.368    debuggerTop/nes/ppu/background/r_v_reg[8]
  -------------------------------------------------------------------
                         required time                        -92.368    
                         arrival time                          92.406    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.820ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[56][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.373ns  (logic 2.454ns (8.649%)  route 25.919ns (91.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.077 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.919    27.518    debuggerTop/video_output/D[9]
    SLICE_X13Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[56][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.494    38.077    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[56][21]/C
                         clock pessimism              0.480    38.558    
                         clock uncertainty           -0.138    38.420    
    SLICE_X13Y122        FDCE (Setup_fdce_C_D)       -0.081    38.339    debuggerTop/video_output/r_linebuffer2_reg[56][21]
  -------------------------------------------------------------------
                         required time                         38.339    
                         arrival time                         -27.518    
  -------------------------------------------------------------------
                         slack                                 10.820    

Slack (MET) :             10.885ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[57][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.344ns  (logic 2.454ns (8.658%)  route 25.890ns (91.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.077 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.890    27.489    debuggerTop/video_output/D[9]
    SLICE_X12Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[57][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.494    38.077    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[57][21]/C
                         clock pessimism              0.480    38.558    
                         clock uncertainty           -0.138    38.420    
    SLICE_X12Y122        FDCE (Setup_fdce_C_D)       -0.045    38.375    debuggerTop/video_output/r_linebuffer2_reg[57][21]
  -------------------------------------------------------------------
                         required time                         38.375    
                         arrival time                         -27.489    
  -------------------------------------------------------------------
                         slack                                 10.885    

Slack (MET) :             10.892ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[52][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.339ns  (logic 2.454ns (8.659%)  route 25.885ns (91.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.885    27.485    debuggerTop/video_output/D[9]
    SLICE_X14Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[52][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[52][21]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X14Y121        FDCE (Setup_fdce_C_D)       -0.045    38.377    debuggerTop/video_output/r_linebuffer2_reg[52][21]
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                         -27.485    
  -------------------------------------------------------------------
                         slack                                 10.892    

Slack (MET) :             10.998ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[50][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.186ns  (logic 2.454ns (8.706%)  route 25.732ns (91.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.732    27.332    debuggerTop/video_output/D[9]
    SLICE_X15Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X15Y120        FDCE (Setup_fdce_C_D)       -0.093    38.330    debuggerTop/video_output/r_linebuffer2_reg[50][21]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                         -27.332    
  -------------------------------------------------------------------
                         slack                                 10.998    

Slack (MET) :             11.001ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[48][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.182ns  (logic 2.454ns (8.708%)  route 25.728ns (91.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.728    27.327    debuggerTop/video_output/D[9]
    SLICE_X13Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[48][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.496    38.079    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y121        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[48][21]/C
                         clock pessimism              0.480    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X13Y121        FDCE (Setup_fdce_C_D)       -0.093    38.329    debuggerTop/video_output/r_linebuffer2_reg[48][21]
  -------------------------------------------------------------------
                         required time                         38.329    
                         arrival time                         -27.327    
  -------------------------------------------------------------------
                         slack                                 11.001    

Slack (MET) :             11.013ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[60][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.171ns  (logic 2.454ns (8.711%)  route 25.717ns (91.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.717    27.317    debuggerTop/video_output/D[9]
    SLICE_X13Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[60][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[60][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X13Y119        FDCE (Setup_fdce_C_D)       -0.093    38.330    debuggerTop/video_output/r_linebuffer2_reg[60][21]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                         -27.317    
  -------------------------------------------------------------------
                         slack                                 11.013    

Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[53][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.169ns  (logic 2.454ns (8.712%)  route 25.715ns (91.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.715    27.314    debuggerTop/video_output/D[9]
    SLICE_X11Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[53][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.500    38.083    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[53][21]/C
                         clock pessimism              0.480    38.564    
                         clock uncertainty           -0.138    38.426    
    SLICE_X11Y120        FDCE (Setup_fdce_C_D)       -0.093    38.333    debuggerTop/video_output/r_linebuffer2_reg[53][21]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                         -27.314    
  -------------------------------------------------------------------
                         slack                                 11.018    

Slack (MET) :             11.034ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[49][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.198ns  (logic 2.454ns (8.703%)  route 25.744ns (91.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.744    27.344    debuggerTop/video_output/D[9]
    SLICE_X14Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[49][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X14Y120        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[49][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X14Y120        FDCE (Setup_fdce_C_D)       -0.045    38.378    debuggerTop/video_output/r_linebuffer2_reg[49][21]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                         -27.344    
  -------------------------------------------------------------------
                         slack                                 11.034    

Slack (MET) :             11.129ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[58][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.067ns  (logic 2.454ns (8.743%)  route 25.613ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.613    27.213    debuggerTop/video_output/D[9]
    SLICE_X15Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[58][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y119        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[58][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X15Y119        FDCE (Setup_fdce_C_D)       -0.081    38.342    debuggerTop/video_output/r_linebuffer2_reg[58][21]
  -------------------------------------------------------------------
                         required time                         38.342    
                         arrival time                         -27.213    
  -------------------------------------------------------------------
                         slack                                 11.129    

Slack (MET) :             11.194ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[62][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.002ns  (logic 2.454ns (8.764%)  route 25.548ns (91.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.686    -0.854    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y34         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     1.600 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=765, routed)        25.548    27.148    debuggerTop/video_output/D[9]
    SLICE_X9Y120         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[62][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.497    38.080    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y120         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[62][21]/C
                         clock pessimism              0.480    38.561    
                         clock uncertainty           -0.138    38.423    
    SLICE_X9Y120         FDCE (Setup_fdce_C_D)       -0.081    38.342    debuggerTop/video_output/r_linebuffer2_reg[62][21]
  -------------------------------------------------------------------
                         required time                         38.342    
                         arrival time                         -27.148    
  -------------------------------------------------------------------
                         slack                                 11.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.833%)  route 0.136ns (42.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.136    -0.321    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[6]
    SLICE_X31Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.276 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[6]
    SLICE_X31Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.837    -0.836    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X31Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.138    -0.445    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.092    -0.353    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.124%)  route 0.140ns (42.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.140    -0.316    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.271 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X31Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.837    -0.836    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.138    -0.445    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.092    -0.353    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.350    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X30Y87         LUT3 (Prop_lut3_I2_O)        0.099    -0.251 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.838    -0.835    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.138    -0.459    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.121    -0.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_read_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_read_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.587%)  route 0.131ns (41.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.558    -0.606    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y138        FDCE                                         r  debuggerTop/video_output/r_linebuffer_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  debuggerTop/video_output/r_linebuffer_read_reg[0]/Q
                         net (fo=21, routed)          0.131    -0.334    debuggerTop/video_output/r_linebuffer_read_reg_n_2_[0]
    SLICE_X49Y138        LUT6 (Prop_lut6_I5_O)        0.045    -0.289 r  debuggerTop/video_output/r_linebuffer_read[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    debuggerTop/video_output/r_linebuffer_read[0]_i_1_n_2
    SLICE_X49Y138        FDCE                                         r  debuggerTop/video_output/r_linebuffer_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.829    -0.844    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y138        FDCE                                         r  debuggerTop/video_output/r_linebuffer_read_reg[0]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X49Y138        FDCE (Hold_fdce_C_D)         0.092    -0.376    debuggerTop/video_output/r_linebuffer_read_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.570    -0.594    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.347    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X32Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.841    -0.832    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.138    -0.457    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.017    -0.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.346    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X28Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.841    -0.832    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.138    -0.456    
    SLICE_X28Y90         FDRE (Hold_fdre_C_D)         0.017    -0.439    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.108    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.099    -0.242 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.838    -0.835    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.138    -0.459    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.121    -0.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.088%)  route 0.185ns (49.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/vga_generator/r_y_reg[2]/Q
                         net (fo=10, routed)          0.185    -0.286    debuggerTop/vga_generator/r_y_reg[10]_0[1]
    SLICE_X58Y130        LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  debuggerTop/vga_generator/r_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    debuggerTop/vga_generator/r_y[3]_i_1_n_2
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.821    -0.852    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X58Y130        FDCE (Hold_fdce_C_D)         0.120    -0.341    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.509%)  route 0.235ns (62.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.573    -0.591    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.235    -0.215    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X14Y92         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.845    -0.828    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X14Y92         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.138    -0.437    
    SLICE_X14Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.573    -0.591    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=1, routed)           0.158    -0.292    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/POR_B
    SLICE_X15Y88         LUT2 (Prop_lut2_I1_O)        0.043    -0.249 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           0.000    -0.249    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.844    -0.829    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X15Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.138    -0.454    
    SLICE_X15Y88         FDRE (Hold_fdre_C_D)         0.100    -0.354    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.633ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.633ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.235ns  (logic 0.419ns (33.914%)  route 0.816ns (66.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.816     1.235    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X29Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y86         FDRE (Setup_fdre_C_D)       -0.281   184.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.868    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                183.633    

Slack (MET) :             183.852ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.731%)  route 0.610ns (59.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.610     1.029    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X31Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                183.852    

Slack (MET) :             183.961ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.974ns  (logic 0.478ns (49.084%)  route 0.496ns (50.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.496     0.974    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)       -0.214   184.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.935    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                183.961    

Slack (MET) :             183.977ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.342%)  route 0.621ns (57.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.621     1.077    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X31Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                183.977    

Slack (MET) :             183.989ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.995%)  route 0.473ns (53.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                183.989    

Slack (MET) :             183.996ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.839%)  route 0.588ns (53.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                183.996    

Slack (MET) :             184.054ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.618%)  route 0.544ns (54.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.544     1.000    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                184.054    

Slack (MET) :             184.154ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.534%)  route 0.446ns (49.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.446     0.902    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                184.154    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.633ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.633ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.235ns  (logic 0.419ns (33.914%)  route 0.816ns (66.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.816     1.235    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X29Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y86         FDRE (Setup_fdre_C_D)       -0.281   184.868    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.868    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                183.633    

Slack (MET) :             183.852ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.731%)  route 0.610ns (59.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.610     1.029    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X31Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                183.852    

Slack (MET) :             183.961ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.974ns  (logic 0.478ns (49.084%)  route 0.496ns (50.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.496     0.974    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)       -0.214   184.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.935    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                183.961    

Slack (MET) :             183.977ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.342%)  route 0.621ns (57.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.621     1.077    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X31Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                183.977    

Slack (MET) :             183.989ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.995%)  route 0.473ns (53.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                183.989    

Slack (MET) :             183.996ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.839%)  route 0.588ns (53.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X30Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                183.996    

Slack (MET) :             184.054ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.618%)  route 0.544ns (54.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.544     1.000    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                184.054    

Slack (MET) :             184.154ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.534%)  route 0.446ns (49.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.446     0.902    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                184.154    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.427ns,  Total Violation       -1.427ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.427ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        1.716ns  (logic 0.419ns (24.424%)  route 1.297ns (75.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 553.903 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 553.511 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596   553.511    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X59Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDCE (Prop_fdce_C_Q)         0.419   553.930 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.297   555.227    debuggerTop/video_output_sync/r_data_0
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.478   553.903    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.298    
                         clock uncertainty           -0.294   554.004    
    SLICE_X58Y126        FDCE (Setup_fdce_C_D)       -0.204   553.800    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.800    
                         arrival time                        -555.227    
  -------------------------------------------------------------------
                         slack                                 -1.427    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.879%)  route 0.606ns (59.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.606     1.025    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X33Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.697%)  route 0.586ns (58.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.586     1.005    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X32Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 38.334    

Slack (MET) :             38.438ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.506%)  route 0.617ns (57.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.617     1.073    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X32Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 38.438    

Slack (MET) :             38.465ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.869ns  (logic 0.419ns (48.199%)  route 0.450ns (51.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.450     0.869    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X32Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 38.465    

Slack (MET) :             38.467ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.754%)  route 0.586ns (56.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.586     1.042    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X33Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 38.467    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.963%)  route 0.581ns (56.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.581     1.037    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X32Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 38.472    

Slack (MET) :             38.606ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.905ns  (logic 0.456ns (50.402%)  route 0.449ns (49.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.449     0.905    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X33Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 38.606    

Slack (MET) :             38.650ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.279%)  route 0.451ns (49.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.451     0.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X30Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 38.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.128ns (16.655%)  route 0.641ns (83.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.548    -0.616    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X59Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDCE (Prop_fdce_C_Q)         0.128    -0.488 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.641     0.152    debuggerTop/video_output_sync/r_data_0
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.816    -0.857    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.301    
                         clock uncertainty            0.294    -0.007    
    SLICE_X58Y126        FDCE (Hold_fdce_C_D)         0.006    -0.001    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.420ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        60.253ns  (logic 10.095ns (16.754%)  route 50.157ns (83.245%))
  Logic Levels:           65  (LUT2=4 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 183.773 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.805   148.058    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.118   148.176 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.436   148.613    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.326   148.939 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          3.152   152.091    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.645   183.773    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.260    
                         clock uncertainty           -0.183   184.077    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.511    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.511    
                         arrival time                        -152.091    
  -------------------------------------------------------------------
                         slack                                 31.420    

Slack (MET) :             31.759ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.914ns  (logic 10.095ns (16.849%)  route 49.819ns (83.151%))
  Logic Levels:           65  (LUT2=4 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 183.774 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.805   148.058    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.118   148.176 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41__0/O
                         net (fo=1, routed)           0.436   148.613    debuggerTop/mcu_ram/w_nes_ram_address[3]
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.326   148.939 r  debuggerTop/mcu_ram/blockRam_i_15__0/O
                         net (fo=16, routed)          2.814   151.753    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.646   183.774    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.261    
                         clock uncertainty           -0.183   184.078    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.512    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.512    
                         arrival time                        -151.753    
  -------------------------------------------------------------------
                         slack                                 31.759    

Slack (MET) :             32.012ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.569ns  (logic 9.899ns (16.618%)  route 49.669ns (83.382%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 183.681 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.346   151.407    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.553   183.681    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.168    
                         clock uncertainty           -0.183   183.985    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.419    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.419    
                         arrival time                        -151.407    
  -------------------------------------------------------------------
                         slack                                 32.012    

Slack (MET) :             32.131ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.463ns  (logic 9.899ns (16.647%)  route 49.564ns (83.353%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.240   151.301    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.566   183.694    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.183   183.998    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.432    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -151.301    
  -------------------------------------------------------------------
                         slack                                 32.131    

Slack (MET) :             32.351ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.231ns  (logic 9.899ns (16.713%)  route 49.331ns (83.287%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          2.008   151.069    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.183   183.986    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.420    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.420    
                         arrival time                        -151.069    
  -------------------------------------------------------------------
                         slack                                 32.351    

Slack (MET) :             32.470ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.125ns  (logic 9.899ns (16.743%)  route 49.226ns (83.257%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 183.695 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          1.902   150.963    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.567   183.695    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.182    
                         clock uncertainty           -0.183   183.999    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.433    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.433    
                         arrival time                        -150.963    
  -------------------------------------------------------------------
                         slack                                 32.470    

Slack (MET) :             32.507ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.087ns  (logic 9.775ns (16.543%)  route 49.312ns (83.456%))
  Logic Levels:           64  (LUT2=3 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.853   148.106    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124   148.230 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          2.695   150.925    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.566   183.694    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.183   183.998    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.432    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -150.925    
  -------------------------------------------------------------------
                         slack                                 32.507    

Slack (MET) :             32.587ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.219ns  (logic 9.899ns (16.716%)  route 49.320ns (83.284%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 183.897 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          1.997   151.057    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.769   183.897    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.393    
                         clock uncertainty           -0.183   184.210    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.644    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.644    
                         arrival time                        -151.058    
  -------------------------------------------------------------------
                         slack                                 32.587    

Slack (MET) :             32.605ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        59.202ns  (logic 9.899ns (16.721%)  route 49.303ns (83.279%))
  Logic Levels:           65  (LUT2=3 LUT3=7 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 183.898 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.617   146.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124   146.825 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1/O
                         net (fo=8, routed)           0.750   147.576    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][3]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.124   147.699 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=3, routed)           0.467   148.166    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124   148.290 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0/O
                         net (fo=1, routed)           0.646   148.937    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_31__0_n_2
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   149.061 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_7/O
                         net (fo=16, routed)          1.980   151.040    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y9          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.770   183.898    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.394    
                         clock uncertainty           -0.183   184.211    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.645    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.645    
                         arrival time                        -151.041    
  -------------------------------------------------------------------
                         slack                                 32.605    

Slack (MET) :             32.658ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        58.937ns  (logic 9.775ns (16.585%)  route 49.162ns (83.414%))
  Logic Levels:           64  (LUT2=3 LUT3=6 LUT4=4 LUT5=16 LUT6=35)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 183.695 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 91.839 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.804    91.839    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.422    92.261 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=192, routed)         2.440    94.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[4]
    SLICE_X15Y8          LUT5 (Prop_lut5_I2_O)        0.325    95.026 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_14__0/O
                         net (fo=5, routed)           1.215    96.241    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_4_0
    SLICE_X23Y9          LUT6 (Prop_lut6_I4_O)        0.326    96.567 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_tristate_enable_i_8/O
                         net (fo=1, routed)           0.402    96.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_1
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.124    97.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4/O
                         net (fo=1, routed)           0.769    97.862    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_4_n_2
    SLICE_X21Y13         LUT6 (Prop_lut6_I2_O)        0.124    97.986 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2/O
                         net (fo=3, routed)           1.150    99.136    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_2_0
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.124    99.260 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=56, routed)          0.547    99.806    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[255][5]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124    99.930 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][5]_i_3/O
                         net (fo=5, routed)           0.677   100.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][5]
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124   100.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5/O
                         net (fo=4, routed)           0.332   101.064    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_5_n_2
    SLICE_X41Y26         LUT6 (Prop_lut6_I4_O)        0.124   101.188 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2/O
                         net (fo=4, routed)           1.118   102.306    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_2_n_2
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.124   102.430 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4/O
                         net (fo=4, routed)           0.586   103.016    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_4_n_2
    SLICE_X30Y17         LUT6 (Prop_lut6_I5_O)        0.124   103.140 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2/O
                         net (fo=1, routed)           0.425   103.565    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_2_n_2
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124   103.689 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.468   104.157    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124   104.281 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=4, routed)           0.497   104.778    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6_n_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124   104.902 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[63][6]_i_1/O
                         net (fo=66, routed)          0.455   105.357    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124   105.481 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.669   106.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[1]_0[6]
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.124   106.274 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4/O
                         net (fo=4, routed)           1.323   107.596    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_4_n_2
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124   107.720 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.609   108.330    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][6]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.118   108.448 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19/O
                         net (fo=3, routed)           0.479   108.927    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_19_n_2
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.326   109.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6/O
                         net (fo=2, routed)           0.417   109.670    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_6_n_2
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124   109.794 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_13/O
                         net (fo=2, routed)           0.572   110.366    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I4_O)        0.116   110.482 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_7/O
                         net (fo=26, routed)          0.826   111.308    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.328   111.636 r  debuggerTop/nes/clockEnable/r_ir[0]_i_2/O
                         net (fo=289, routed)         1.158   112.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X28Y20         LUT5 (Prop_lut5_I4_O)        0.124   112.918 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=5, routed)           0.634   113.552    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_2
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   113.676 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=2, routed)           0.318   113.994    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2_n_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124   114.118 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=7, routed)           0.847   114.964    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124   115.088 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4/O
                         net (fo=3, routed)           0.668   115.757    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   115.881 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42__0/O
                         net (fo=4, routed)           0.700   116.581    debuggerTop/nes/clockEnable/r_t_reg[7]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   116.705 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=131, routed)         0.672   117.378    debuggerTop/nes/ppu/background/w_rs_ppu[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124   117.502 r  debuggerTop/nes/ppu/background/r_oam[255][7]_i_17/O
                         net (fo=1, routed)           0.667   118.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124   118.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_11/O
                         net (fo=3, routed)           0.418   118.710    debuggerTop/nes/clockEnable/r_oam_reg[191][7]_3
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124   118.834 r  debuggerTop/nes/clockEnable/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.708   119.542    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.124   119.666 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_bus_db_n_i_4/O
                         net (fo=5, routed)           0.747   120.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.150   120.563 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_15/O
                         net (fo=1, routed)           0.495   121.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328   121.386 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9/O
                         net (fo=8, routed)           0.643   122.030    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7][7]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124   122.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14/O
                         net (fo=7, routed)           0.896   123.050    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][7]_i_14_n_2
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.118   123.168 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.536   123.704    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_7
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.326   124.030 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.773   124.803    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124   124.927 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2/O
                         net (fo=4, routed)           1.012   125.939    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[1]_i_2_n_2
    SLICE_X34Y18         LUT5 (Prop_lut5_I4_O)        0.124   126.063 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3/O
                         net (fo=4, routed)           0.455   126.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_3_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   126.642 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=2, routed)           0.596   127.239    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   127.363 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=5, routed)           0.651   128.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124   128.138 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_41/O
                         net (fo=4, routed)           0.988   129.126    debuggerTop/nes/clockEnable/r_t_reg[12]_1
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.124   129.250 f  debuggerTop/nes/clockEnable/r_t[14]_i_4/O
                         net (fo=115, routed)         1.813   131.063    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124   131.187 f  debuggerTop/nes/ppu/background/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.818   132.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124   132.129 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           1.006   133.135    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6_n_2
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.124   133.259 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.460   133.719    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_3_n_2
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.124   133.843 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.927   134.770    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2_n_2
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124   134.894 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4/O
                         net (fo=5, routed)           0.506   135.401    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_4_n_2
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   135.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.472   135.997    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1][4]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124   136.121 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1/O
                         net (fo=2, routed)           0.604   136.725    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_30__1_n_2
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124   136.849 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=20, routed)          0.826   137.675    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I2_O)        0.124   137.799 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3/O
                         net (fo=5, routed)           0.708   138.507    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][2]_i_3_n_2
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124   138.631 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_palette[29][2]_i_1/O
                         net (fo=32, routed)          0.798   139.428    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X39Y21         LUT4 (Prop_lut4_I1_O)        0.124   139.552 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4/O
                         net (fo=4, routed)           0.716   140.268    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_4_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I5_O)        0.124   140.392 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.151   140.543    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   140.667 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.740   141.407    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.118   141.525 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2/O
                         net (fo=5, routed)           0.907   142.432    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[2]_i_2_n_2
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.326   142.758 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_40__0/O
                         net (fo=10, routed)          0.853   143.611    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_1
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124   143.735 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6/O
                         net (fo=1, routed)           0.433   144.168    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_6_n_2
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124   144.292 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][3]_i_3/O
                         net (fo=5, routed)           0.604   144.896    debuggerTop/nes/clockEnable/r_palette_reg[29][3]_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124   145.020 r  debuggerTop/nes/clockEnable/r_palette[29][3]_i_1/O
                         net (fo=33, routed)          0.940   145.960    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[3]_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I4_O)        0.124   146.084 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_3/O
                         net (fo=4, routed)           0.458   146.542    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.124   146.666 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=5, routed)           0.463   147.129    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124   147.253 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_39/O
                         net (fo=3, routed)           0.853   148.106    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_8[2]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124   148.230 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_15/O
                         net (fo=16, routed)          2.546   150.776    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.567   183.695    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.182    
                         clock uncertainty           -0.183   183.999    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.433    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.433    
                         arrival time                        -150.776    
  -------------------------------------------------------------------
                         slack                                 32.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.331ns  (logic 0.191ns (57.685%)  route 0.140ns (42.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 91.811 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 92.048 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.637    92.048    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/o_clk_5mhz
    SLICE_X13Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.146    92.194 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[1]/Q
                         net (fo=1, routed)           0.140    92.334    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data[1]
    SLICE_X12Y34         LUT5 (Prop_lut5_I4_O)        0.045    92.379 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data[2]_i_1__18/O
                         net (fo=1, routed)           0.000    92.379    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data[2]_i_1__18_n_2
    SLICE_X12Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.910    91.811    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/o_clk_5mhz
    SLICE_X12Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.061    
                         clock uncertainty            0.183    92.243    
    SLICE_X12Y34         FDCE (Hold_fdce_C_D)         0.124    92.367    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.367    
                         arrival time                          92.379    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.362ns  (logic 0.212ns (58.560%)  route 0.150ns (41.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 91.809 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 92.046 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.635    92.046    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/o_clk_5mhz
    SLICE_X8Y32          FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.167    92.213 r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]/Q
                         net (fo=1, routed)           0.150    92.363    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data__3[5]
    SLICE_X10Y32         LUT5 (Prop_lut5_I4_O)        0.045    92.408 r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data[6]_i_1__16/O
                         net (fo=1, routed)           0.000    92.408    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data[6]_i_1__16_n_2
    SLICE_X10Y32         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.908    91.809    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/o_clk_5mhz
    SLICE_X10Y32         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.081    
                         clock uncertainty            0.183    92.263    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.125    92.388    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.388    
                         arrival time                          92.408    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.341ns  (logic 0.191ns (56.012%)  route 0.150ns (43.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 91.810 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 92.046 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.635    92.046    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X18Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDCE (Prop_fdce_C_Q)         0.146    92.192 r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[1]/Q
                         net (fo=1, routed)           0.150    92.342    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data__9[1]
    SLICE_X15Y33         LUT5 (Prop_lut5_I4_O)        0.045    92.387 r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data[2]_i_1__13/O
                         net (fo=1, routed)           0.000    92.387    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data[2]_i_1__13_n_2
    SLICE_X15Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.909    91.810    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X15Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.082    
                         clock uncertainty            0.183    92.264    
    SLICE_X15Y33         FDCE (Hold_fdce_C_D)         0.098    92.362    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.362    
                         arrival time                          92.387    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_tile_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_video_address_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.244%)  route 0.137ns (41.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 91.816 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 92.050 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.639    92.050    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X20Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_tile_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDCE (Prop_fdce_C_Q)         0.146    92.196 r  debuggerTop/nes/ppu/background/r_video_background_tile_reg[0]/Q
                         net (fo=1, routed)           0.137    92.333    debuggerTop/nes/ppu/background/r_video_background_tile_reg_n_2_[0]
    SLICE_X21Y40         LUT5 (Prop_lut5_I0_O)        0.045    92.378 r  debuggerTop/nes/ppu/background/r_video_address[4]_i_1/O
                         net (fo=1, routed)           0.000    92.378    debuggerTop/nes/ppu/background/r_video_address[4]
    SLICE_X21Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.915    91.816    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X21Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_address_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.247    92.063    
                         clock uncertainty            0.183    92.245    
    SLICE_X21Y40         FDCE (Hold_fdce_C_D)         0.099    92.344    debuggerTop/nes/ppu/background/r_video_address_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.344    
                         arrival time                          92.378    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.223%)  route 0.165ns (43.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 91.815 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 92.051 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.640    92.051    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X10Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.167    92.218 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/Q
                         net (fo=1, routed)           0.165    92.383    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[2]
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.045    92.428 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000    92.428    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1_n_2
    SLICE_X12Y39         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.914    91.815    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X12Y39         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.087    
                         clock uncertainty            0.183    92.269    
    SLICE_X12Y39         FDCE (Hold_fdce_C_D)         0.125    92.394    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.394    
                         arrival time                          92.428    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.327ns  (logic 0.191ns (58.378%)  route 0.136ns (41.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 91.809 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 92.047 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.636    92.047    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/o_clk_5mhz
    SLICE_X9Y33          FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.146    92.193 r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[1]/Q
                         net (fo=1, routed)           0.136    92.329    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data__5[1]
    SLICE_X9Y32          LUT5 (Prop_lut5_I4_O)        0.045    92.374 r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data[2]_i_1__15/O
                         net (fo=1, routed)           0.000    92.374    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data[2]_i_1__15_n_2
    SLICE_X9Y32          FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.908    91.809    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/o_clk_5mhz
    SLICE_X9Y32          FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.060    
                         clock uncertainty            0.183    92.242    
    SLICE_X9Y32          FDCE (Hold_fdce_C_D)         0.098    92.340    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.340    
                         arrival time                          92.374    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.622    -0.542    debuggerTop/debugger/o_clk_5mhz
    SLICE_X47Y28         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  debuggerTop/debugger/r_tx_byte_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.261    debuggerTop/debugger/r_tx_byte_reg_n_2_[3]
    SLICE_X47Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  debuggerTop/debugger/r_tx_byte[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.216    debuggerTop/spi/r_tx_byte_reg[7]_1[3]
    SLICE_X47Y29         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.896    -0.777    debuggerTop/spi/o_clk_5mhz
    SLICE_X47Y29         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[3]/C
                         clock pessimism              0.251    -0.527    
                         clock uncertainty            0.183    -0.344    
    SLICE_X47Y29         FDCE (Hold_fdce_C_D)         0.092    -0.252    debuggerTop/spi/r_tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.053%)  route 0.139ns (45.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.626    -0.538    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y30         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  debuggerTop/debugger/r_value_data_reg[7]/Q
                         net (fo=4, routed)           0.139    -0.234    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[7]
    SLICE_X63Y30         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.899    -0.774    debuggerTop/values/o_clk_5mhz
    SLICE_X63Y30         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/C
                         clock pessimism              0.250    -0.525    
                         clock uncertainty            0.183    -0.342    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.071    -0.271    debuggerTop/values/r_profiler_sample_index_reg[7]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_data_index_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.329%)  route 0.184ns (56.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.628    -0.536    debuggerTop/debugger/o_clk_5mhz
    SLICE_X63Y32         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  debuggerTop/debugger/r_value_data_reg[13]/Q
                         net (fo=2, routed)           0.184    -0.210    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[13]
    SLICE_X64Y31         FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.901    -0.772    debuggerTop/values/o_clk_5mhz
    SLICE_X64Y31         FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[13]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.183    -0.318    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.070    -0.248    debuggerTop/values/r_profiler_sample_data_index_reg[13]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_t_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_v_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.356ns  (logic 0.191ns (53.578%)  route 0.165ns (46.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 91.816 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 92.050 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.639    92.050    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X22Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_t_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDCE (Prop_fdce_C_Q)         0.146    92.196 r  debuggerTop/nes/ppu/background/r_t_reg[8]/Q
                         net (fo=1, routed)           0.165    92.361    debuggerTop/nes/ppu/background/ppuIncrementX/r_v_reg[8]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.045    92.406 r  debuggerTop/nes/ppu/background/ppuIncrementX/r_v[8]_i_1/O
                         net (fo=1, routed)           0.000    92.406    debuggerTop/nes/ppu/background/ppuIncrementX_n_8
    SLICE_X18Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.915    91.816    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X18Y40         FDCE                                         r  debuggerTop/nes/ppu/background/r_v_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.088    
                         clock uncertainty            0.183    92.270    
    SLICE_X18Y40         FDCE (Hold_fdce_C_D)         0.098    92.368    debuggerTop/nes/ppu/background/r_v_reg[8]
  -------------------------------------------------------------------
                         required time                        -92.368    
                         arrival time                          92.406    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.427ns,  Total Violation       -1.427ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.427ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        1.716ns  (logic 0.419ns (24.424%)  route 1.297ns (75.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 553.903 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 553.511 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.596   553.511    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X59Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDCE (Prop_fdce_C_Q)         0.419   553.930 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.297   555.227    debuggerTop/video_output_sync/r_data_0
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.478   553.903    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.298    
                         clock uncertainty           -0.294   554.004    
    SLICE_X58Y126        FDCE (Setup_fdce_C_D)       -0.204   553.800    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.800    
                         arrival time                        -555.227    
  -------------------------------------------------------------------
                         slack                                 -1.427    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.879%)  route 0.606ns (59.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.606     1.025    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X33Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.697%)  route 0.586ns (58.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.586     1.005    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X32Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 38.334    

Slack (MET) :             38.438ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.506%)  route 0.617ns (57.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.617     1.073    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X32Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 38.438    

Slack (MET) :             38.465ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.869ns  (logic 0.419ns (48.199%)  route 0.450ns (51.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.450     0.869    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X32Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 38.465    

Slack (MET) :             38.467ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.754%)  route 0.586ns (56.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.586     1.042    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X33Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 38.467    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.963%)  route 0.581ns (56.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.581     1.037    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X32Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 38.472    

Slack (MET) :             38.606ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.905ns  (logic 0.456ns (50.402%)  route 0.449ns (49.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.449     0.905    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X33Y85         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 38.606    

Slack (MET) :             38.650ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.279%)  route 0.451ns (49.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.451     0.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X30Y84         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 38.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.128ns (16.655%)  route 0.641ns (83.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.548    -0.616    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X59Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDCE (Prop_fdce_C_Q)         0.128    -0.488 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.641     0.152    debuggerTop/video_output_sync/r_data_0
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.816    -0.857    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X58Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.301    
                         clock uncertainty            0.294    -0.007    
    SLICE_X58Y126        FDCE (Hold_fdce_C_D)         0.006    -0.001    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.192    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.192    debuggerTop/vga_generator/r_x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__1/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.192    debuggerTop/vga_generator/r_x_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.192    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.377ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X50Y154        FDCE (Recov_fdce_C_CLR)     -0.361    38.242    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.377    

Slack (MET) :             35.419ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X50Y154        FDCE (Recov_fdce_C_CLR)     -0.319    38.284    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X55Y138        FDCE (Remov_fdce_C_CLR)     -0.092    -0.435    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.504    -0.345    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.504    -0.345    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__15/C
                         clock pessimism              0.504    -0.345    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__16/C
                         clock pessimism              0.504    -0.345    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[2]_rep__16
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.504    -0.345    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.684    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.192    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.192    debuggerTop/vga_generator/r_x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__1/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.192    debuggerTop/vga_generator/r_x_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.192    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.377ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X50Y154        FDCE (Recov_fdce_C_CLR)     -0.361    38.242    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.377    

Slack (MET) :             35.419ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X50Y154        FDCE (Recov_fdce_C_CLR)     -0.319    38.284    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.504    -0.343    
                         clock uncertainty            0.138    -0.206    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.273    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.504    -0.343    
                         clock uncertainty            0.138    -0.206    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.273    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.504    -0.343    
                         clock uncertainty            0.138    -0.206    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.273    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.504    -0.343    
                         clock uncertainty            0.138    -0.206    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.273    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.504    -0.343    
                         clock uncertainty            0.138    -0.206    
    SLICE_X55Y138        FDCE (Remov_fdce_C_CLR)     -0.092    -0.298    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__15/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__16/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[2]_rep__16
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.547    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.192    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.192    debuggerTop/vga_generator/r_x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__1/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.192    debuggerTop/vga_generator/r_x_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.192    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.377ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X50Y154        FDCE (Recov_fdce_C_CLR)     -0.361    38.242    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.377    

Slack (MET) :             35.419ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.138    38.603    
    SLICE_X50Y154        FDCE (Recov_fdce_C_CLR)     -0.319    38.284    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.504    -0.343    
                         clock uncertainty            0.138    -0.206    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.273    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.504    -0.343    
                         clock uncertainty            0.138    -0.206    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.273    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.504    -0.343    
                         clock uncertainty            0.138    -0.206    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.273    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.504    -0.343    
                         clock uncertainty            0.138    -0.206    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.273    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.504    -0.343    
                         clock uncertainty            0.138    -0.206    
    SLICE_X55Y138        FDCE (Remov_fdce_C_CLR)     -0.092    -0.298    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__15/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__16/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[2]_rep__16
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.547    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.132    38.603    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.132    38.603    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__1/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.132    38.603    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.580ns (14.842%)  route 3.328ns (85.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.157     2.981    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.663    38.246    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.132    38.603    
    SLICE_X57Y153        FDCE (Recov_fdce_C_CLR)     -0.405    38.198    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.338ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.132    38.609    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.204    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.204    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.338    

Slack (MET) :             35.338ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.132    38.609    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.204    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.204    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.338    

Slack (MET) :             35.338ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.132    38.609    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.204    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.204    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.338    

Slack (MET) :             35.338ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.132    38.609    
    SLICE_X51Y154        FDCE (Recov_fdce_C_CLR)     -0.405    38.204    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.204    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.338    

Slack (MET) :             35.382ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.132    38.609    
    SLICE_X50Y154        FDCE (Recov_fdce_C_CLR)     -0.361    38.248    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         38.248    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.382    

Slack (MET) :             35.424ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.580ns (15.293%)  route 3.213ns (84.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.613    -0.927    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           1.171     0.700    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.124     0.824 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.042     2.866    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y154        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y154        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.488    38.741    
                         clock uncertainty           -0.132    38.609    
    SLICE_X50Y154        FDCE (Recov_fdce_C_CLR)     -0.319    38.290    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 35.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X54Y138        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.996%)  route 0.623ns (77.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.221     0.201    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y138        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.826    -0.847    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X55Y138        FDCE (Remov_fdce_C_CLR)     -0.092    -0.435    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.504    -0.345    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.504    -0.345    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__15/C
                         clock pessimism              0.504    -0.345    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__16/C
                         clock pessimism              0.504    -0.345    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[2]_rep__16
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.748%)  route 0.669ns (78.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.556    -0.608    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y135        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.402    -0.066    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y138        LUT1 (Prop_lut1_I0_O)        0.045    -0.021 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.268     0.247    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X55Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9330, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X55Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.504    -0.345    
    SLICE_X55Y137        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.684    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       82.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.930ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.930    

Slack (MET) :             82.930ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.930    

Slack (MET) :             82.930ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.930    

Slack (MET) :             82.930ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.930    

Slack (MET) :             83.018ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X14Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X14Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X14Y31         FDCE (Recov_fdce_C_CLR)     -0.314    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.235    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 83.018    

Slack (MET) :             83.018ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X14Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X14Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X14Y31         FDCE (Recov_fdce_C_CLR)     -0.314    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.235    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 83.018    

Slack (MET) :             83.018ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X14Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X14Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X14Y31         FDCE (Recov_fdce_C_CLR)     -0.314    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.235    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 83.018    

Slack (MET) :             83.241ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.642ns (7.417%)  route 8.014ns (92.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.366     7.906    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]_1
    SLICE_X16Y33         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/o_clk_5mhz
    SLICE_X16Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X16Y33         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 83.241    

Slack (MET) :             83.241ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.642ns (7.417%)  route 8.014ns (92.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.366     7.906    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]_1
    SLICE_X16Y33         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/o_clk_5mhz
    SLICE_X16Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X16Y33         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 83.241    

Slack (MET) :             83.241ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.642ns (7.417%)  route 8.014ns (92.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.366     7.906    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]_1
    SLICE_X16Y33         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/o_clk_5mhz
    SLICE_X16Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X16Y33         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 83.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.209ns (10.456%)  route 1.790ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.139     1.458    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X33Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X33Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.363    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.209ns (10.456%)  route 1.790ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.139     1.458    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X33Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X33Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.363    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.209ns (10.456%)  route 1.790ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.139     1.458    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X33Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X33Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.363    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.825ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.209ns (10.433%)  route 1.794ns (89.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.144     1.463    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X32Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.363    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.209ns (10.433%)  route 1.794ns (89.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.144     1.463    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X32Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.363    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.828    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       82.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.930ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.930    

Slack (MET) :             82.930ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.930    

Slack (MET) :             82.930ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.930    

Slack (MET) :             82.930ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.930    

Slack (MET) :             83.018ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X14Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X14Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X14Y31         FDCE (Recov_fdce_C_CLR)     -0.314    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.235    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 83.018    

Slack (MET) :             83.018ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X14Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X14Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X14Y31         FDCE (Recov_fdce_C_CLR)     -0.314    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.235    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 83.018    

Slack (MET) :             83.018ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X14Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X14Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X14Y31         FDCE (Recov_fdce_C_CLR)     -0.314    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.235    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 83.018    

Slack (MET) :             83.241ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.642ns (7.417%)  route 8.014ns (92.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.366     7.906    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]_1
    SLICE_X16Y33         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/o_clk_5mhz
    SLICE_X16Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X16Y33         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 83.241    

Slack (MET) :             83.241ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.642ns (7.417%)  route 8.014ns (92.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.366     7.906    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]_1
    SLICE_X16Y33         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/o_clk_5mhz
    SLICE_X16Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X16Y33         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 83.241    

Slack (MET) :             83.241ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.642ns (7.417%)  route 8.014ns (92.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.366     7.906    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]_1
    SLICE_X16Y33         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/o_clk_5mhz
    SLICE_X16Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X16Y33         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 83.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.209ns (10.456%)  route 1.790ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.139     1.458    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X33Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X33Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.183    -0.088    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.209ns (10.456%)  route 1.790ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.139     1.458    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X33Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X33Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.183    -0.088    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.209ns (10.456%)  route 1.790ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.139     1.458    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X33Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X33Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.183    -0.088    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.209ns (10.433%)  route 1.794ns (89.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.144     1.463    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X32Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.183    -0.088    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.209ns (10.433%)  route 1.794ns (89.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.144     1.463    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X32Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.183    -0.088    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.183    -0.087    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.183    -0.087    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.183    -0.087    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.183    -0.087    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.183    -0.087    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.645    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       82.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.930ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.930    

Slack (MET) :             82.930ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.930    

Slack (MET) :             82.930ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.930    

Slack (MET) :             82.930ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.930    

Slack (MET) :             83.018ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X14Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X14Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X14Y31         FDCE (Recov_fdce_C_CLR)     -0.314    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.235    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 83.018    

Slack (MET) :             83.018ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X14Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X14Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X14Y31         FDCE (Recov_fdce_C_CLR)     -0.314    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.235    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 83.018    

Slack (MET) :             83.018ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X14Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X14Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X14Y31         FDCE (Recov_fdce_C_CLR)     -0.314    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.235    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 83.018    

Slack (MET) :             83.241ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.642ns (7.417%)  route 8.014ns (92.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.366     7.906    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]_1
    SLICE_X16Y33         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/o_clk_5mhz
    SLICE_X16Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X16Y33         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 83.241    

Slack (MET) :             83.241ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.642ns (7.417%)  route 8.014ns (92.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.366     7.906    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]_1
    SLICE_X16Y33         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/o_clk_5mhz
    SLICE_X16Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X16Y33         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 83.241    

Slack (MET) :             83.241ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.642ns (7.417%)  route 8.014ns (92.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.366     7.906    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]_1
    SLICE_X16Y33         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/o_clk_5mhz
    SLICE_X16Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.183    91.549    
    SLICE_X16Y33         FDCE (Recov_fdce_C_CLR)     -0.402    91.147    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.147    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 83.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.209ns (10.456%)  route 1.790ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.139     1.458    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X33Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X33Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.183    -0.088    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.209ns (10.456%)  route 1.790ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.139     1.458    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X33Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X33Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.183    -0.088    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.209ns (10.456%)  route 1.790ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.139     1.458    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X33Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X33Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.183    -0.088    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.209ns (10.433%)  route 1.794ns (89.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.144     1.463    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X32Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.183    -0.088    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.209ns (10.433%)  route 1.794ns (89.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.144     1.463    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X32Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.183    -0.088    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.183    -0.087    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.183    -0.087    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.183    -0.087    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.183    -0.087    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.183    -0.087    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.645    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       82.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.939ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.174    91.558    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.156    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.156    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.939    

Slack (MET) :             82.939ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.174    91.558    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.156    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.156    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.939    

Slack (MET) :             82.939ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.174    91.558    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.156    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.156    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.939    

Slack (MET) :             82.939ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]_9
    SLICE_X15Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X15Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.174    91.558    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.402    91.156    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.156    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 82.939    

Slack (MET) :             83.027ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X14Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X14Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.174    91.558    
    SLICE_X14Y31         FDCE (Recov_fdce_C_CLR)     -0.314    91.244    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.244    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 83.027    

Slack (MET) :             83.027ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X14Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X14Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.174    91.558    
    SLICE_X14Y31         FDCE (Recov_fdce_C_CLR)     -0.314    91.244    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.244    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 83.027    

Slack (MET) :             83.027ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.642ns (7.160%)  route 8.324ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.677     8.217    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X14Y31         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X14Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.174    91.558    
    SLICE_X14Y31         FDCE (Recov_fdce_C_CLR)     -0.314    91.244    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.244    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 83.027    

Slack (MET) :             83.250ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.642ns (7.417%)  route 8.014ns (92.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.366     7.906    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]_1
    SLICE_X16Y33         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/o_clk_5mhz
    SLICE_X16Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.174    91.558    
    SLICE_X16Y33         FDCE (Recov_fdce_C_CLR)     -0.402    91.156    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.156    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 83.250    

Slack (MET) :             83.250ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.642ns (7.417%)  route 8.014ns (92.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.366     7.906    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]_1
    SLICE_X16Y33         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/o_clk_5mhz
    SLICE_X16Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.174    91.558    
    SLICE_X16Y33         FDCE (Recov_fdce_C_CLR)     -0.402    91.156    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.156    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 83.250    

Slack (MET) :             83.250ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.642ns (7.417%)  route 8.014ns (92.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 91.236 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.790    -0.750    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.232 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.647     1.416    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.540 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         6.366     7.906    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[0]_1
    SLICE_X16Y33         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        1.682    91.236    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/o_clk_5mhz
    SLICE_X16Y33         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.732    
                         clock uncertainty           -0.174    91.558    
    SLICE_X16Y33         FDCE (Recov_fdce_C_CLR)     -0.402    91.156    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.156    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 83.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.209ns (10.456%)  route 1.790ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.139     1.458    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X33Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X33Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.363    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.209ns (10.456%)  route 1.790ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.139     1.458    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X33Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X33Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.363    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.209ns (10.456%)  route 1.790ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.139     1.458    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X33Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X33Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.363    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.825ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.209ns (10.433%)  route 1.794ns (89.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.144     1.463    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X32Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.363    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.209ns (10.433%)  route 1.794ns (89.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.144     1.463    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X32Y19         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y19         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.363    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.209ns (10.412%)  route 1.798ns (89.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y29         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.650     0.274    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.319 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=504, routed)         1.148     1.467    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X33Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3892, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X33Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.828    





