// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Mon Mar 24 16:49:32 2025
// Host        : ulisses-thinkpad running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_shell_top_0_0_sim_netlist.v
// Design      : bd_shell_top_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_shell_top_0_0,shell_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "shell_top,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_ap_AWADDR,
    s_axi_ap_AWVALID,
    s_axi_ap_AWREADY,
    s_axi_ap_WDATA,
    s_axi_ap_WSTRB,
    s_axi_ap_WVALID,
    s_axi_ap_WREADY,
    s_axi_ap_BRESP,
    s_axi_ap_BVALID,
    s_axi_ap_BREADY,
    s_axi_ap_ARADDR,
    s_axi_ap_ARVALID,
    s_axi_ap_ARREADY,
    s_axi_ap_RDATA,
    s_axi_ap_RRESP,
    s_axi_ap_RVALID,
    s_axi_ap_RREADY,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_aw_AWID,
    m_axi_aw_AWADDR,
    m_axi_aw_AWLEN,
    m_axi_aw_AWSIZE,
    m_axi_aw_AWBURST,
    m_axi_aw_AWLOCK,
    m_axi_aw_AWREGION,
    m_axi_aw_AWCACHE,
    m_axi_aw_AWPROT,
    m_axi_aw_AWQOS,
    m_axi_aw_AWVALID,
    m_axi_aw_AWREADY,
    m_axi_aw_WID,
    m_axi_aw_WDATA,
    m_axi_aw_WSTRB,
    m_axi_aw_WLAST,
    m_axi_aw_WVALID,
    m_axi_aw_WREADY,
    m_axi_aw_BID,
    m_axi_aw_BRESP,
    m_axi_aw_BVALID,
    m_axi_aw_BREADY,
    m_axi_aw_ARID,
    m_axi_aw_ARADDR,
    m_axi_aw_ARLEN,
    m_axi_aw_ARSIZE,
    m_axi_aw_ARBURST,
    m_axi_aw_ARLOCK,
    m_axi_aw_ARREGION,
    m_axi_aw_ARCACHE,
    m_axi_aw_ARPROT,
    m_axi_aw_ARQOS,
    m_axi_aw_ARVALID,
    m_axi_aw_ARREADY,
    m_axi_aw_RID,
    m_axi_aw_RDATA,
    m_axi_aw_RRESP,
    m_axi_aw_RLAST,
    m_axi_aw_RVALID,
    m_axi_aw_RREADY,
    m_axi_bi_AWID,
    m_axi_bi_AWADDR,
    m_axi_bi_AWLEN,
    m_axi_bi_AWSIZE,
    m_axi_bi_AWBURST,
    m_axi_bi_AWLOCK,
    m_axi_bi_AWREGION,
    m_axi_bi_AWCACHE,
    m_axi_bi_AWPROT,
    m_axi_bi_AWQOS,
    m_axi_bi_AWVALID,
    m_axi_bi_AWREADY,
    m_axi_bi_WID,
    m_axi_bi_WDATA,
    m_axi_bi_WSTRB,
    m_axi_bi_WLAST,
    m_axi_bi_WVALID,
    m_axi_bi_WREADY,
    m_axi_bi_BID,
    m_axi_bi_BRESP,
    m_axi_bi_BVALID,
    m_axi_bi_BREADY,
    m_axi_bi_ARID,
    m_axi_bi_ARADDR,
    m_axi_bi_ARLEN,
    m_axi_bi_ARSIZE,
    m_axi_bi_ARBURST,
    m_axi_bi_ARLOCK,
    m_axi_bi_ARREGION,
    m_axi_bi_ARCACHE,
    m_axi_bi_ARPROT,
    m_axi_bi_ARQOS,
    m_axi_bi_ARVALID,
    m_axi_bi_ARREADY,
    m_axi_bi_RID,
    m_axi_bi_RDATA,
    m_axi_bi_RRESP,
    m_axi_bi_RLAST,
    m_axi_bi_RVALID,
    m_axi_bi_RREADY,
    m_axi_ca_AWID,
    m_axi_ca_AWADDR,
    m_axi_ca_AWLEN,
    m_axi_ca_AWSIZE,
    m_axi_ca_AWBURST,
    m_axi_ca_AWLOCK,
    m_axi_ca_AWREGION,
    m_axi_ca_AWCACHE,
    m_axi_ca_AWPROT,
    m_axi_ca_AWQOS,
    m_axi_ca_AWVALID,
    m_axi_ca_AWREADY,
    m_axi_ca_WID,
    m_axi_ca_WDATA,
    m_axi_ca_WSTRB,
    m_axi_ca_WLAST,
    m_axi_ca_WVALID,
    m_axi_ca_WREADY,
    m_axi_ca_BID,
    m_axi_ca_BRESP,
    m_axi_ca_BVALID,
    m_axi_ca_BREADY,
    m_axi_ca_ARID,
    m_axi_ca_ARADDR,
    m_axi_ca_ARLEN,
    m_axi_ca_ARSIZE,
    m_axi_ca_ARBURST,
    m_axi_ca_ARLOCK,
    m_axi_ca_ARREGION,
    m_axi_ca_ARCACHE,
    m_axi_ca_ARPROT,
    m_axi_ca_ARQOS,
    m_axi_ca_ARVALID,
    m_axi_ca_ARREADY,
    m_axi_ca_RID,
    m_axi_ca_RDATA,
    m_axi_ca_RRESP,
    m_axi_ca_RLAST,
    m_axi_ca_RVALID,
    m_axi_ca_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWADDR" *) input [5:0]s_axi_ap_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWVALID" *) input s_axi_ap_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap AWREADY" *) output s_axi_ap_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WDATA" *) input [31:0]s_axi_ap_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WSTRB" *) input [3:0]s_axi_ap_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WVALID" *) input s_axi_ap_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap WREADY" *) output s_axi_ap_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BRESP" *) output [1:0]s_axi_ap_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BVALID" *) output s_axi_ap_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap BREADY" *) input s_axi_ap_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARADDR" *) input [5:0]s_axi_ap_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARVALID" *) input s_axi_ap_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap ARREADY" *) output s_axi_ap_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RDATA" *) output [31:0]s_axi_ap_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RRESP" *) output [1:0]s_axi_ap_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RVALID" *) output s_axi_ap_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ap RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_ap, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_ap_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_ap:s_axi_control:m_axi_aw:m_axi_bi:m_axi_ca, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWID" *) output [0:0]m_axi_aw_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWADDR" *) output [31:0]m_axi_aw_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWLEN" *) output [7:0]m_axi_aw_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWSIZE" *) output [2:0]m_axi_aw_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWBURST" *) output [1:0]m_axi_aw_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWLOCK" *) output [1:0]m_axi_aw_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWREGION" *) output [3:0]m_axi_aw_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWCACHE" *) output [3:0]m_axi_aw_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWPROT" *) output [2:0]m_axi_aw_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWQOS" *) output [3:0]m_axi_aw_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWVALID" *) output m_axi_aw_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw AWREADY" *) input m_axi_aw_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WID" *) output [0:0]m_axi_aw_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WDATA" *) output [31:0]m_axi_aw_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WSTRB" *) output [3:0]m_axi_aw_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WLAST" *) output m_axi_aw_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WVALID" *) output m_axi_aw_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw WREADY" *) input m_axi_aw_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BID" *) input [0:0]m_axi_aw_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BRESP" *) input [1:0]m_axi_aw_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BVALID" *) input m_axi_aw_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw BREADY" *) output m_axi_aw_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARID" *) output [0:0]m_axi_aw_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARADDR" *) output [31:0]m_axi_aw_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARLEN" *) output [7:0]m_axi_aw_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARSIZE" *) output [2:0]m_axi_aw_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARBURST" *) output [1:0]m_axi_aw_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARLOCK" *) output [1:0]m_axi_aw_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARREGION" *) output [3:0]m_axi_aw_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARCACHE" *) output [3:0]m_axi_aw_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARPROT" *) output [2:0]m_axi_aw_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARQOS" *) output [3:0]m_axi_aw_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARVALID" *) output m_axi_aw_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw ARREADY" *) input m_axi_aw_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RID" *) input [0:0]m_axi_aw_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RDATA" *) input [31:0]m_axi_aw_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RRESP" *) input [1:0]m_axi_aw_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RLAST" *) input m_axi_aw_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RVALID" *) input m_axi_aw_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_aw RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_aw, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_aw_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWID" *) output [0:0]m_axi_bi_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWADDR" *) output [31:0]m_axi_bi_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWLEN" *) output [7:0]m_axi_bi_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWSIZE" *) output [2:0]m_axi_bi_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWBURST" *) output [1:0]m_axi_bi_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWLOCK" *) output [1:0]m_axi_bi_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWREGION" *) output [3:0]m_axi_bi_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWCACHE" *) output [3:0]m_axi_bi_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWPROT" *) output [2:0]m_axi_bi_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWQOS" *) output [3:0]m_axi_bi_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWVALID" *) output m_axi_bi_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi AWREADY" *) input m_axi_bi_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WID" *) output [0:0]m_axi_bi_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WDATA" *) output [31:0]m_axi_bi_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WSTRB" *) output [3:0]m_axi_bi_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WLAST" *) output m_axi_bi_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WVALID" *) output m_axi_bi_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi WREADY" *) input m_axi_bi_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BID" *) input [0:0]m_axi_bi_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BRESP" *) input [1:0]m_axi_bi_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BVALID" *) input m_axi_bi_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi BREADY" *) output m_axi_bi_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARID" *) output [0:0]m_axi_bi_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARADDR" *) output [31:0]m_axi_bi_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARLEN" *) output [7:0]m_axi_bi_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARSIZE" *) output [2:0]m_axi_bi_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARBURST" *) output [1:0]m_axi_bi_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARLOCK" *) output [1:0]m_axi_bi_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARREGION" *) output [3:0]m_axi_bi_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARCACHE" *) output [3:0]m_axi_bi_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARPROT" *) output [2:0]m_axi_bi_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARQOS" *) output [3:0]m_axi_bi_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARVALID" *) output m_axi_bi_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi ARREADY" *) input m_axi_bi_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RID" *) input [0:0]m_axi_bi_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RDATA" *) input [31:0]m_axi_bi_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RRESP" *) input [1:0]m_axi_bi_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RLAST" *) input m_axi_bi_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RVALID" *) input m_axi_bi_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_bi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_bi, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_bi_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWID" *) output [0:0]m_axi_ca_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWADDR" *) output [31:0]m_axi_ca_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWLEN" *) output [7:0]m_axi_ca_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWSIZE" *) output [2:0]m_axi_ca_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWBURST" *) output [1:0]m_axi_ca_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWLOCK" *) output [1:0]m_axi_ca_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWREGION" *) output [3:0]m_axi_ca_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWCACHE" *) output [3:0]m_axi_ca_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWPROT" *) output [2:0]m_axi_ca_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWQOS" *) output [3:0]m_axi_ca_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWVALID" *) output m_axi_ca_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca AWREADY" *) input m_axi_ca_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WID" *) output [0:0]m_axi_ca_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WDATA" *) output [31:0]m_axi_ca_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WSTRB" *) output [3:0]m_axi_ca_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WLAST" *) output m_axi_ca_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WVALID" *) output m_axi_ca_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca WREADY" *) input m_axi_ca_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BID" *) input [0:0]m_axi_ca_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BRESP" *) input [1:0]m_axi_ca_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BVALID" *) input m_axi_ca_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca BREADY" *) output m_axi_ca_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARID" *) output [0:0]m_axi_ca_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARADDR" *) output [31:0]m_axi_ca_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARLEN" *) output [7:0]m_axi_ca_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARSIZE" *) output [2:0]m_axi_ca_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARBURST" *) output [1:0]m_axi_ca_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARLOCK" *) output [1:0]m_axi_ca_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARREGION" *) output [3:0]m_axi_ca_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARCACHE" *) output [3:0]m_axi_ca_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARPROT" *) output [2:0]m_axi_ca_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARQOS" *) output [3:0]m_axi_ca_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARVALID" *) output m_axi_ca_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca ARREADY" *) input m_axi_ca_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RID" *) input [0:0]m_axi_ca_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RDATA" *) input [31:0]m_axi_ca_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RRESP" *) input [1:0]m_axi_ca_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RLAST" *) input m_axi_ca_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RVALID" *) input m_axi_ca_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_ca RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_ca, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_ca_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:2]\^m_axi_aw_ARADDR ;
  wire [3:0]\^m_axi_aw_ARLEN ;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_ARVALID;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [31:0]m_axi_aw_RDATA;
  wire m_axi_aw_RLAST;
  wire m_axi_aw_RREADY;
  wire m_axi_aw_RVALID;
  wire [31:2]\^m_axi_bi_ARADDR ;
  wire [3:0]\^m_axi_bi_ARLEN ;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_ARVALID;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [31:0]m_axi_bi_RDATA;
  wire m_axi_bi_RLAST;
  wire m_axi_bi_RREADY;
  wire m_axi_bi_RVALID;
  wire [31:2]\^m_axi_ca_AWADDR ;
  wire [3:0]\^m_axi_ca_AWLEN ;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BREADY;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RREADY;
  wire m_axi_ca_RVALID;
  wire [31:0]m_axi_ca_WDATA;
  wire m_axi_ca_WLAST;
  wire m_axi_ca_WREADY;
  wire [3:0]m_axi_ca_WSTRB;
  wire m_axi_ca_WVALID;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARREADY;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWREADY;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [15:0]\^s_axi_ap_RDATA ;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [31:0]s_axi_ap_WDATA;
  wire s_axi_ap_WREADY;
  wire [3:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_aw_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_aw_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_aw_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_bi_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_bi_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_bi_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_ca_ARVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_aw_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_ARUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_aw_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_aw_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aw_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aw_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_aw_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_aw_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aw_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_bi_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_ARUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_bi_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_bi_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_bi_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bi_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_bi_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_bi_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_bi_WUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_ca_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_ca_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_ca_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_ca_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_ca_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ca_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_ca_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_ap_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_ap_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_ap_RRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_aw_ARADDR[31:2] = \^m_axi_aw_ARADDR [31:2];
  assign m_axi_aw_ARADDR[1] = \<const0> ;
  assign m_axi_aw_ARADDR[0] = \<const0> ;
  assign m_axi_aw_ARBURST[1] = \<const0> ;
  assign m_axi_aw_ARBURST[0] = \<const1> ;
  assign m_axi_aw_ARCACHE[3] = \<const0> ;
  assign m_axi_aw_ARCACHE[2] = \<const0> ;
  assign m_axi_aw_ARCACHE[1] = \<const1> ;
  assign m_axi_aw_ARCACHE[0] = \<const1> ;
  assign m_axi_aw_ARID[0] = \<const0> ;
  assign m_axi_aw_ARLEN[7] = \<const0> ;
  assign m_axi_aw_ARLEN[6] = \<const0> ;
  assign m_axi_aw_ARLEN[5] = \<const0> ;
  assign m_axi_aw_ARLEN[4] = \<const0> ;
  assign m_axi_aw_ARLEN[3:0] = \^m_axi_aw_ARLEN [3:0];
  assign m_axi_aw_ARLOCK[1] = \<const0> ;
  assign m_axi_aw_ARLOCK[0] = \<const0> ;
  assign m_axi_aw_ARPROT[2] = \<const0> ;
  assign m_axi_aw_ARPROT[1] = \<const0> ;
  assign m_axi_aw_ARPROT[0] = \<const0> ;
  assign m_axi_aw_ARQOS[3] = \<const0> ;
  assign m_axi_aw_ARQOS[2] = \<const0> ;
  assign m_axi_aw_ARQOS[1] = \<const0> ;
  assign m_axi_aw_ARQOS[0] = \<const0> ;
  assign m_axi_aw_ARREGION[3] = \<const0> ;
  assign m_axi_aw_ARREGION[2] = \<const0> ;
  assign m_axi_aw_ARREGION[1] = \<const0> ;
  assign m_axi_aw_ARREGION[0] = \<const0> ;
  assign m_axi_aw_ARSIZE[2] = \<const0> ;
  assign m_axi_aw_ARSIZE[1] = \<const1> ;
  assign m_axi_aw_ARSIZE[0] = \<const0> ;
  assign m_axi_aw_AWADDR[31] = \<const0> ;
  assign m_axi_aw_AWADDR[30] = \<const0> ;
  assign m_axi_aw_AWADDR[29] = \<const0> ;
  assign m_axi_aw_AWADDR[28] = \<const0> ;
  assign m_axi_aw_AWADDR[27] = \<const0> ;
  assign m_axi_aw_AWADDR[26] = \<const0> ;
  assign m_axi_aw_AWADDR[25] = \<const0> ;
  assign m_axi_aw_AWADDR[24] = \<const0> ;
  assign m_axi_aw_AWADDR[23] = \<const0> ;
  assign m_axi_aw_AWADDR[22] = \<const0> ;
  assign m_axi_aw_AWADDR[21] = \<const0> ;
  assign m_axi_aw_AWADDR[20] = \<const0> ;
  assign m_axi_aw_AWADDR[19] = \<const0> ;
  assign m_axi_aw_AWADDR[18] = \<const0> ;
  assign m_axi_aw_AWADDR[17] = \<const0> ;
  assign m_axi_aw_AWADDR[16] = \<const0> ;
  assign m_axi_aw_AWADDR[15] = \<const0> ;
  assign m_axi_aw_AWADDR[14] = \<const0> ;
  assign m_axi_aw_AWADDR[13] = \<const0> ;
  assign m_axi_aw_AWADDR[12] = \<const0> ;
  assign m_axi_aw_AWADDR[11] = \<const0> ;
  assign m_axi_aw_AWADDR[10] = \<const0> ;
  assign m_axi_aw_AWADDR[9] = \<const0> ;
  assign m_axi_aw_AWADDR[8] = \<const0> ;
  assign m_axi_aw_AWADDR[7] = \<const0> ;
  assign m_axi_aw_AWADDR[6] = \<const0> ;
  assign m_axi_aw_AWADDR[5] = \<const0> ;
  assign m_axi_aw_AWADDR[4] = \<const0> ;
  assign m_axi_aw_AWADDR[3] = \<const0> ;
  assign m_axi_aw_AWADDR[2] = \<const0> ;
  assign m_axi_aw_AWADDR[1] = \<const0> ;
  assign m_axi_aw_AWADDR[0] = \<const0> ;
  assign m_axi_aw_AWBURST[1] = \<const0> ;
  assign m_axi_aw_AWBURST[0] = \<const1> ;
  assign m_axi_aw_AWCACHE[3] = \<const0> ;
  assign m_axi_aw_AWCACHE[2] = \<const0> ;
  assign m_axi_aw_AWCACHE[1] = \<const1> ;
  assign m_axi_aw_AWCACHE[0] = \<const1> ;
  assign m_axi_aw_AWID[0] = \<const0> ;
  assign m_axi_aw_AWLEN[7] = \<const0> ;
  assign m_axi_aw_AWLEN[6] = \<const0> ;
  assign m_axi_aw_AWLEN[5] = \<const0> ;
  assign m_axi_aw_AWLEN[4] = \<const0> ;
  assign m_axi_aw_AWLEN[3] = \<const0> ;
  assign m_axi_aw_AWLEN[2] = \<const0> ;
  assign m_axi_aw_AWLEN[1] = \<const0> ;
  assign m_axi_aw_AWLEN[0] = \<const0> ;
  assign m_axi_aw_AWLOCK[1] = \<const0> ;
  assign m_axi_aw_AWLOCK[0] = \<const0> ;
  assign m_axi_aw_AWPROT[2] = \<const0> ;
  assign m_axi_aw_AWPROT[1] = \<const0> ;
  assign m_axi_aw_AWPROT[0] = \<const0> ;
  assign m_axi_aw_AWQOS[3] = \<const0> ;
  assign m_axi_aw_AWQOS[2] = \<const0> ;
  assign m_axi_aw_AWQOS[1] = \<const0> ;
  assign m_axi_aw_AWQOS[0] = \<const0> ;
  assign m_axi_aw_AWREGION[3] = \<const0> ;
  assign m_axi_aw_AWREGION[2] = \<const0> ;
  assign m_axi_aw_AWREGION[1] = \<const0> ;
  assign m_axi_aw_AWREGION[0] = \<const0> ;
  assign m_axi_aw_AWSIZE[2] = \<const0> ;
  assign m_axi_aw_AWSIZE[1] = \<const1> ;
  assign m_axi_aw_AWSIZE[0] = \<const0> ;
  assign m_axi_aw_AWVALID = \<const0> ;
  assign m_axi_aw_WDATA[31] = \<const0> ;
  assign m_axi_aw_WDATA[30] = \<const0> ;
  assign m_axi_aw_WDATA[29] = \<const0> ;
  assign m_axi_aw_WDATA[28] = \<const0> ;
  assign m_axi_aw_WDATA[27] = \<const0> ;
  assign m_axi_aw_WDATA[26] = \<const0> ;
  assign m_axi_aw_WDATA[25] = \<const0> ;
  assign m_axi_aw_WDATA[24] = \<const0> ;
  assign m_axi_aw_WDATA[23] = \<const0> ;
  assign m_axi_aw_WDATA[22] = \<const0> ;
  assign m_axi_aw_WDATA[21] = \<const0> ;
  assign m_axi_aw_WDATA[20] = \<const0> ;
  assign m_axi_aw_WDATA[19] = \<const0> ;
  assign m_axi_aw_WDATA[18] = \<const0> ;
  assign m_axi_aw_WDATA[17] = \<const0> ;
  assign m_axi_aw_WDATA[16] = \<const0> ;
  assign m_axi_aw_WDATA[15] = \<const0> ;
  assign m_axi_aw_WDATA[14] = \<const0> ;
  assign m_axi_aw_WDATA[13] = \<const0> ;
  assign m_axi_aw_WDATA[12] = \<const0> ;
  assign m_axi_aw_WDATA[11] = \<const0> ;
  assign m_axi_aw_WDATA[10] = \<const0> ;
  assign m_axi_aw_WDATA[9] = \<const0> ;
  assign m_axi_aw_WDATA[8] = \<const0> ;
  assign m_axi_aw_WDATA[7] = \<const0> ;
  assign m_axi_aw_WDATA[6] = \<const0> ;
  assign m_axi_aw_WDATA[5] = \<const0> ;
  assign m_axi_aw_WDATA[4] = \<const0> ;
  assign m_axi_aw_WDATA[3] = \<const0> ;
  assign m_axi_aw_WDATA[2] = \<const0> ;
  assign m_axi_aw_WDATA[1] = \<const0> ;
  assign m_axi_aw_WDATA[0] = \<const0> ;
  assign m_axi_aw_WID[0] = \<const0> ;
  assign m_axi_aw_WLAST = \<const0> ;
  assign m_axi_aw_WSTRB[3] = \<const0> ;
  assign m_axi_aw_WSTRB[2] = \<const0> ;
  assign m_axi_aw_WSTRB[1] = \<const0> ;
  assign m_axi_aw_WSTRB[0] = \<const0> ;
  assign m_axi_aw_WVALID = \<const0> ;
  assign m_axi_bi_ARADDR[31:2] = \^m_axi_bi_ARADDR [31:2];
  assign m_axi_bi_ARADDR[1] = \<const0> ;
  assign m_axi_bi_ARADDR[0] = \<const0> ;
  assign m_axi_bi_ARBURST[1] = \<const0> ;
  assign m_axi_bi_ARBURST[0] = \<const1> ;
  assign m_axi_bi_ARCACHE[3] = \<const0> ;
  assign m_axi_bi_ARCACHE[2] = \<const0> ;
  assign m_axi_bi_ARCACHE[1] = \<const1> ;
  assign m_axi_bi_ARCACHE[0] = \<const1> ;
  assign m_axi_bi_ARID[0] = \<const0> ;
  assign m_axi_bi_ARLEN[7] = \<const0> ;
  assign m_axi_bi_ARLEN[6] = \<const0> ;
  assign m_axi_bi_ARLEN[5] = \<const0> ;
  assign m_axi_bi_ARLEN[4] = \<const0> ;
  assign m_axi_bi_ARLEN[3:0] = \^m_axi_bi_ARLEN [3:0];
  assign m_axi_bi_ARLOCK[1] = \<const0> ;
  assign m_axi_bi_ARLOCK[0] = \<const0> ;
  assign m_axi_bi_ARPROT[2] = \<const0> ;
  assign m_axi_bi_ARPROT[1] = \<const0> ;
  assign m_axi_bi_ARPROT[0] = \<const0> ;
  assign m_axi_bi_ARQOS[3] = \<const0> ;
  assign m_axi_bi_ARQOS[2] = \<const0> ;
  assign m_axi_bi_ARQOS[1] = \<const0> ;
  assign m_axi_bi_ARQOS[0] = \<const0> ;
  assign m_axi_bi_ARREGION[3] = \<const0> ;
  assign m_axi_bi_ARREGION[2] = \<const0> ;
  assign m_axi_bi_ARREGION[1] = \<const0> ;
  assign m_axi_bi_ARREGION[0] = \<const0> ;
  assign m_axi_bi_ARSIZE[2] = \<const0> ;
  assign m_axi_bi_ARSIZE[1] = \<const1> ;
  assign m_axi_bi_ARSIZE[0] = \<const0> ;
  assign m_axi_bi_AWADDR[31] = \<const0> ;
  assign m_axi_bi_AWADDR[30] = \<const0> ;
  assign m_axi_bi_AWADDR[29] = \<const0> ;
  assign m_axi_bi_AWADDR[28] = \<const0> ;
  assign m_axi_bi_AWADDR[27] = \<const0> ;
  assign m_axi_bi_AWADDR[26] = \<const0> ;
  assign m_axi_bi_AWADDR[25] = \<const0> ;
  assign m_axi_bi_AWADDR[24] = \<const0> ;
  assign m_axi_bi_AWADDR[23] = \<const0> ;
  assign m_axi_bi_AWADDR[22] = \<const0> ;
  assign m_axi_bi_AWADDR[21] = \<const0> ;
  assign m_axi_bi_AWADDR[20] = \<const0> ;
  assign m_axi_bi_AWADDR[19] = \<const0> ;
  assign m_axi_bi_AWADDR[18] = \<const0> ;
  assign m_axi_bi_AWADDR[17] = \<const0> ;
  assign m_axi_bi_AWADDR[16] = \<const0> ;
  assign m_axi_bi_AWADDR[15] = \<const0> ;
  assign m_axi_bi_AWADDR[14] = \<const0> ;
  assign m_axi_bi_AWADDR[13] = \<const0> ;
  assign m_axi_bi_AWADDR[12] = \<const0> ;
  assign m_axi_bi_AWADDR[11] = \<const0> ;
  assign m_axi_bi_AWADDR[10] = \<const0> ;
  assign m_axi_bi_AWADDR[9] = \<const0> ;
  assign m_axi_bi_AWADDR[8] = \<const0> ;
  assign m_axi_bi_AWADDR[7] = \<const0> ;
  assign m_axi_bi_AWADDR[6] = \<const0> ;
  assign m_axi_bi_AWADDR[5] = \<const0> ;
  assign m_axi_bi_AWADDR[4] = \<const0> ;
  assign m_axi_bi_AWADDR[3] = \<const0> ;
  assign m_axi_bi_AWADDR[2] = \<const0> ;
  assign m_axi_bi_AWADDR[1] = \<const0> ;
  assign m_axi_bi_AWADDR[0] = \<const0> ;
  assign m_axi_bi_AWBURST[1] = \<const0> ;
  assign m_axi_bi_AWBURST[0] = \<const1> ;
  assign m_axi_bi_AWCACHE[3] = \<const0> ;
  assign m_axi_bi_AWCACHE[2] = \<const0> ;
  assign m_axi_bi_AWCACHE[1] = \<const1> ;
  assign m_axi_bi_AWCACHE[0] = \<const1> ;
  assign m_axi_bi_AWID[0] = \<const0> ;
  assign m_axi_bi_AWLEN[7] = \<const0> ;
  assign m_axi_bi_AWLEN[6] = \<const0> ;
  assign m_axi_bi_AWLEN[5] = \<const0> ;
  assign m_axi_bi_AWLEN[4] = \<const0> ;
  assign m_axi_bi_AWLEN[3] = \<const0> ;
  assign m_axi_bi_AWLEN[2] = \<const0> ;
  assign m_axi_bi_AWLEN[1] = \<const0> ;
  assign m_axi_bi_AWLEN[0] = \<const0> ;
  assign m_axi_bi_AWLOCK[1] = \<const0> ;
  assign m_axi_bi_AWLOCK[0] = \<const0> ;
  assign m_axi_bi_AWPROT[2] = \<const0> ;
  assign m_axi_bi_AWPROT[1] = \<const0> ;
  assign m_axi_bi_AWPROT[0] = \<const0> ;
  assign m_axi_bi_AWQOS[3] = \<const0> ;
  assign m_axi_bi_AWQOS[2] = \<const0> ;
  assign m_axi_bi_AWQOS[1] = \<const0> ;
  assign m_axi_bi_AWQOS[0] = \<const0> ;
  assign m_axi_bi_AWREGION[3] = \<const0> ;
  assign m_axi_bi_AWREGION[2] = \<const0> ;
  assign m_axi_bi_AWREGION[1] = \<const0> ;
  assign m_axi_bi_AWREGION[0] = \<const0> ;
  assign m_axi_bi_AWSIZE[2] = \<const0> ;
  assign m_axi_bi_AWSIZE[1] = \<const1> ;
  assign m_axi_bi_AWSIZE[0] = \<const0> ;
  assign m_axi_bi_AWVALID = \<const0> ;
  assign m_axi_bi_WDATA[31] = \<const0> ;
  assign m_axi_bi_WDATA[30] = \<const0> ;
  assign m_axi_bi_WDATA[29] = \<const0> ;
  assign m_axi_bi_WDATA[28] = \<const0> ;
  assign m_axi_bi_WDATA[27] = \<const0> ;
  assign m_axi_bi_WDATA[26] = \<const0> ;
  assign m_axi_bi_WDATA[25] = \<const0> ;
  assign m_axi_bi_WDATA[24] = \<const0> ;
  assign m_axi_bi_WDATA[23] = \<const0> ;
  assign m_axi_bi_WDATA[22] = \<const0> ;
  assign m_axi_bi_WDATA[21] = \<const0> ;
  assign m_axi_bi_WDATA[20] = \<const0> ;
  assign m_axi_bi_WDATA[19] = \<const0> ;
  assign m_axi_bi_WDATA[18] = \<const0> ;
  assign m_axi_bi_WDATA[17] = \<const0> ;
  assign m_axi_bi_WDATA[16] = \<const0> ;
  assign m_axi_bi_WDATA[15] = \<const0> ;
  assign m_axi_bi_WDATA[14] = \<const0> ;
  assign m_axi_bi_WDATA[13] = \<const0> ;
  assign m_axi_bi_WDATA[12] = \<const0> ;
  assign m_axi_bi_WDATA[11] = \<const0> ;
  assign m_axi_bi_WDATA[10] = \<const0> ;
  assign m_axi_bi_WDATA[9] = \<const0> ;
  assign m_axi_bi_WDATA[8] = \<const0> ;
  assign m_axi_bi_WDATA[7] = \<const0> ;
  assign m_axi_bi_WDATA[6] = \<const0> ;
  assign m_axi_bi_WDATA[5] = \<const0> ;
  assign m_axi_bi_WDATA[4] = \<const0> ;
  assign m_axi_bi_WDATA[3] = \<const0> ;
  assign m_axi_bi_WDATA[2] = \<const0> ;
  assign m_axi_bi_WDATA[1] = \<const0> ;
  assign m_axi_bi_WDATA[0] = \<const0> ;
  assign m_axi_bi_WID[0] = \<const0> ;
  assign m_axi_bi_WLAST = \<const0> ;
  assign m_axi_bi_WSTRB[3] = \<const0> ;
  assign m_axi_bi_WSTRB[2] = \<const0> ;
  assign m_axi_bi_WSTRB[1] = \<const0> ;
  assign m_axi_bi_WSTRB[0] = \<const0> ;
  assign m_axi_bi_WVALID = \<const0> ;
  assign m_axi_ca_ARADDR[31] = \<const0> ;
  assign m_axi_ca_ARADDR[30] = \<const0> ;
  assign m_axi_ca_ARADDR[29] = \<const0> ;
  assign m_axi_ca_ARADDR[28] = \<const0> ;
  assign m_axi_ca_ARADDR[27] = \<const0> ;
  assign m_axi_ca_ARADDR[26] = \<const0> ;
  assign m_axi_ca_ARADDR[25] = \<const0> ;
  assign m_axi_ca_ARADDR[24] = \<const0> ;
  assign m_axi_ca_ARADDR[23] = \<const0> ;
  assign m_axi_ca_ARADDR[22] = \<const0> ;
  assign m_axi_ca_ARADDR[21] = \<const0> ;
  assign m_axi_ca_ARADDR[20] = \<const0> ;
  assign m_axi_ca_ARADDR[19] = \<const0> ;
  assign m_axi_ca_ARADDR[18] = \<const0> ;
  assign m_axi_ca_ARADDR[17] = \<const0> ;
  assign m_axi_ca_ARADDR[16] = \<const0> ;
  assign m_axi_ca_ARADDR[15] = \<const0> ;
  assign m_axi_ca_ARADDR[14] = \<const0> ;
  assign m_axi_ca_ARADDR[13] = \<const0> ;
  assign m_axi_ca_ARADDR[12] = \<const0> ;
  assign m_axi_ca_ARADDR[11] = \<const0> ;
  assign m_axi_ca_ARADDR[10] = \<const0> ;
  assign m_axi_ca_ARADDR[9] = \<const0> ;
  assign m_axi_ca_ARADDR[8] = \<const0> ;
  assign m_axi_ca_ARADDR[7] = \<const0> ;
  assign m_axi_ca_ARADDR[6] = \<const0> ;
  assign m_axi_ca_ARADDR[5] = \<const0> ;
  assign m_axi_ca_ARADDR[4] = \<const0> ;
  assign m_axi_ca_ARADDR[3] = \<const0> ;
  assign m_axi_ca_ARADDR[2] = \<const0> ;
  assign m_axi_ca_ARADDR[1] = \<const0> ;
  assign m_axi_ca_ARADDR[0] = \<const0> ;
  assign m_axi_ca_ARBURST[1] = \<const0> ;
  assign m_axi_ca_ARBURST[0] = \<const1> ;
  assign m_axi_ca_ARCACHE[3] = \<const0> ;
  assign m_axi_ca_ARCACHE[2] = \<const0> ;
  assign m_axi_ca_ARCACHE[1] = \<const1> ;
  assign m_axi_ca_ARCACHE[0] = \<const1> ;
  assign m_axi_ca_ARID[0] = \<const0> ;
  assign m_axi_ca_ARLEN[7] = \<const0> ;
  assign m_axi_ca_ARLEN[6] = \<const0> ;
  assign m_axi_ca_ARLEN[5] = \<const0> ;
  assign m_axi_ca_ARLEN[4] = \<const0> ;
  assign m_axi_ca_ARLEN[3] = \<const0> ;
  assign m_axi_ca_ARLEN[2] = \<const0> ;
  assign m_axi_ca_ARLEN[1] = \<const0> ;
  assign m_axi_ca_ARLEN[0] = \<const0> ;
  assign m_axi_ca_ARLOCK[1] = \<const0> ;
  assign m_axi_ca_ARLOCK[0] = \<const0> ;
  assign m_axi_ca_ARPROT[2] = \<const0> ;
  assign m_axi_ca_ARPROT[1] = \<const0> ;
  assign m_axi_ca_ARPROT[0] = \<const0> ;
  assign m_axi_ca_ARQOS[3] = \<const0> ;
  assign m_axi_ca_ARQOS[2] = \<const0> ;
  assign m_axi_ca_ARQOS[1] = \<const0> ;
  assign m_axi_ca_ARQOS[0] = \<const0> ;
  assign m_axi_ca_ARREGION[3] = \<const0> ;
  assign m_axi_ca_ARREGION[2] = \<const0> ;
  assign m_axi_ca_ARREGION[1] = \<const0> ;
  assign m_axi_ca_ARREGION[0] = \<const0> ;
  assign m_axi_ca_ARSIZE[2] = \<const0> ;
  assign m_axi_ca_ARSIZE[1] = \<const1> ;
  assign m_axi_ca_ARSIZE[0] = \<const0> ;
  assign m_axi_ca_ARVALID = \<const0> ;
  assign m_axi_ca_AWADDR[31:2] = \^m_axi_ca_AWADDR [31:2];
  assign m_axi_ca_AWADDR[1] = \<const0> ;
  assign m_axi_ca_AWADDR[0] = \<const0> ;
  assign m_axi_ca_AWBURST[1] = \<const0> ;
  assign m_axi_ca_AWBURST[0] = \<const1> ;
  assign m_axi_ca_AWCACHE[3] = \<const0> ;
  assign m_axi_ca_AWCACHE[2] = \<const0> ;
  assign m_axi_ca_AWCACHE[1] = \<const1> ;
  assign m_axi_ca_AWCACHE[0] = \<const1> ;
  assign m_axi_ca_AWID[0] = \<const0> ;
  assign m_axi_ca_AWLEN[7] = \<const0> ;
  assign m_axi_ca_AWLEN[6] = \<const0> ;
  assign m_axi_ca_AWLEN[5] = \<const0> ;
  assign m_axi_ca_AWLEN[4] = \<const0> ;
  assign m_axi_ca_AWLEN[3:0] = \^m_axi_ca_AWLEN [3:0];
  assign m_axi_ca_AWLOCK[1] = \<const0> ;
  assign m_axi_ca_AWLOCK[0] = \<const0> ;
  assign m_axi_ca_AWPROT[2] = \<const0> ;
  assign m_axi_ca_AWPROT[1] = \<const0> ;
  assign m_axi_ca_AWPROT[0] = \<const0> ;
  assign m_axi_ca_AWQOS[3] = \<const0> ;
  assign m_axi_ca_AWQOS[2] = \<const0> ;
  assign m_axi_ca_AWQOS[1] = \<const0> ;
  assign m_axi_ca_AWQOS[0] = \<const0> ;
  assign m_axi_ca_AWREGION[3] = \<const0> ;
  assign m_axi_ca_AWREGION[2] = \<const0> ;
  assign m_axi_ca_AWREGION[1] = \<const0> ;
  assign m_axi_ca_AWREGION[0] = \<const0> ;
  assign m_axi_ca_AWSIZE[2] = \<const0> ;
  assign m_axi_ca_AWSIZE[1] = \<const1> ;
  assign m_axi_ca_AWSIZE[0] = \<const0> ;
  assign m_axi_ca_WID[0] = \<const0> ;
  assign s_axi_ap_BRESP[1] = \<const0> ;
  assign s_axi_ap_BRESP[0] = \<const0> ;
  assign s_axi_ap_RDATA[31] = \<const0> ;
  assign s_axi_ap_RDATA[30] = \<const0> ;
  assign s_axi_ap_RDATA[29] = \<const0> ;
  assign s_axi_ap_RDATA[28] = \<const0> ;
  assign s_axi_ap_RDATA[27] = \<const0> ;
  assign s_axi_ap_RDATA[26] = \<const0> ;
  assign s_axi_ap_RDATA[25] = \<const0> ;
  assign s_axi_ap_RDATA[24] = \<const0> ;
  assign s_axi_ap_RDATA[23] = \<const0> ;
  assign s_axi_ap_RDATA[22] = \<const0> ;
  assign s_axi_ap_RDATA[21] = \<const0> ;
  assign s_axi_ap_RDATA[20] = \<const0> ;
  assign s_axi_ap_RDATA[19] = \<const0> ;
  assign s_axi_ap_RDATA[18] = \<const0> ;
  assign s_axi_ap_RDATA[17] = \<const0> ;
  assign s_axi_ap_RDATA[16] = \<const0> ;
  assign s_axi_ap_RDATA[15:0] = \^s_axi_ap_RDATA [15:0];
  assign s_axi_ap_RRESP[1] = \<const0> ;
  assign s_axi_ap_RRESP[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_AW_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_AW_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_AW_DATA_WIDTH = "32" *) 
  (* C_M_AXI_AW_ID_WIDTH = "1" *) 
  (* C_M_AXI_AW_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_AW_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_AW_USER_VALUE = "0" *) 
  (* C_M_AXI_AW_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_AW_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_BI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_BI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_BI_ID_WIDTH = "1" *) 
  (* C_M_AXI_BI_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_BI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_BI_USER_VALUE = "0" *) 
  (* C_M_AXI_BI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_BI_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_CA_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_CA_DATA_WIDTH = "32" *) 
  (* C_M_AXI_CA_ID_WIDTH = "1" *) 
  (* C_M_AXI_CA_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_CA_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_CA_USER_VALUE = "0" *) 
  (* C_M_AXI_CA_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_CA_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AP_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_AP_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AP_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_aw_ARADDR({\^m_axi_aw_ARADDR ,NLW_inst_m_axi_aw_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_aw_ARBURST(NLW_inst_m_axi_aw_ARBURST_UNCONNECTED[1:0]),
        .m_axi_aw_ARCACHE(NLW_inst_m_axi_aw_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_aw_ARID(NLW_inst_m_axi_aw_ARID_UNCONNECTED[0]),
        .m_axi_aw_ARLEN({NLW_inst_m_axi_aw_ARLEN_UNCONNECTED[7:4],\^m_axi_aw_ARLEN }),
        .m_axi_aw_ARLOCK(NLW_inst_m_axi_aw_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_aw_ARPROT(NLW_inst_m_axi_aw_ARPROT_UNCONNECTED[2:0]),
        .m_axi_aw_ARQOS(NLW_inst_m_axi_aw_ARQOS_UNCONNECTED[3:0]),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_ARREGION(NLW_inst_m_axi_aw_ARREGION_UNCONNECTED[3:0]),
        .m_axi_aw_ARSIZE(NLW_inst_m_axi_aw_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_aw_ARUSER(NLW_inst_m_axi_aw_ARUSER_UNCONNECTED[0]),
        .m_axi_aw_ARVALID(m_axi_aw_ARVALID),
        .m_axi_aw_AWADDR(NLW_inst_m_axi_aw_AWADDR_UNCONNECTED[31:0]),
        .m_axi_aw_AWBURST(NLW_inst_m_axi_aw_AWBURST_UNCONNECTED[1:0]),
        .m_axi_aw_AWCACHE(NLW_inst_m_axi_aw_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_aw_AWID(NLW_inst_m_axi_aw_AWID_UNCONNECTED[0]),
        .m_axi_aw_AWLEN(NLW_inst_m_axi_aw_AWLEN_UNCONNECTED[7:0]),
        .m_axi_aw_AWLOCK(NLW_inst_m_axi_aw_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_aw_AWPROT(NLW_inst_m_axi_aw_AWPROT_UNCONNECTED[2:0]),
        .m_axi_aw_AWQOS(NLW_inst_m_axi_aw_AWQOS_UNCONNECTED[3:0]),
        .m_axi_aw_AWREADY(1'b0),
        .m_axi_aw_AWREGION(NLW_inst_m_axi_aw_AWREGION_UNCONNECTED[3:0]),
        .m_axi_aw_AWSIZE(NLW_inst_m_axi_aw_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_aw_AWUSER(NLW_inst_m_axi_aw_AWUSER_UNCONNECTED[0]),
        .m_axi_aw_AWVALID(NLW_inst_m_axi_aw_AWVALID_UNCONNECTED),
        .m_axi_aw_BID(1'b0),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BRESP({1'b0,1'b0}),
        .m_axi_aw_BUSER(1'b0),
        .m_axi_aw_BVALID(m_axi_aw_BVALID),
        .m_axi_aw_RDATA(m_axi_aw_RDATA),
        .m_axi_aw_RID(1'b0),
        .m_axi_aw_RLAST(m_axi_aw_RLAST),
        .m_axi_aw_RREADY(m_axi_aw_RREADY),
        .m_axi_aw_RRESP({1'b0,1'b0}),
        .m_axi_aw_RUSER(1'b0),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .m_axi_aw_WDATA(NLW_inst_m_axi_aw_WDATA_UNCONNECTED[31:0]),
        .m_axi_aw_WID(NLW_inst_m_axi_aw_WID_UNCONNECTED[0]),
        .m_axi_aw_WLAST(NLW_inst_m_axi_aw_WLAST_UNCONNECTED),
        .m_axi_aw_WREADY(1'b0),
        .m_axi_aw_WSTRB(NLW_inst_m_axi_aw_WSTRB_UNCONNECTED[3:0]),
        .m_axi_aw_WUSER(NLW_inst_m_axi_aw_WUSER_UNCONNECTED[0]),
        .m_axi_aw_WVALID(NLW_inst_m_axi_aw_WVALID_UNCONNECTED),
        .m_axi_bi_ARADDR({\^m_axi_bi_ARADDR ,NLW_inst_m_axi_bi_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_bi_ARBURST(NLW_inst_m_axi_bi_ARBURST_UNCONNECTED[1:0]),
        .m_axi_bi_ARCACHE(NLW_inst_m_axi_bi_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_bi_ARID(NLW_inst_m_axi_bi_ARID_UNCONNECTED[0]),
        .m_axi_bi_ARLEN({NLW_inst_m_axi_bi_ARLEN_UNCONNECTED[7:4],\^m_axi_bi_ARLEN }),
        .m_axi_bi_ARLOCK(NLW_inst_m_axi_bi_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_bi_ARPROT(NLW_inst_m_axi_bi_ARPROT_UNCONNECTED[2:0]),
        .m_axi_bi_ARQOS(NLW_inst_m_axi_bi_ARQOS_UNCONNECTED[3:0]),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_ARREGION(NLW_inst_m_axi_bi_ARREGION_UNCONNECTED[3:0]),
        .m_axi_bi_ARSIZE(NLW_inst_m_axi_bi_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_bi_ARUSER(NLW_inst_m_axi_bi_ARUSER_UNCONNECTED[0]),
        .m_axi_bi_ARVALID(m_axi_bi_ARVALID),
        .m_axi_bi_AWADDR(NLW_inst_m_axi_bi_AWADDR_UNCONNECTED[31:0]),
        .m_axi_bi_AWBURST(NLW_inst_m_axi_bi_AWBURST_UNCONNECTED[1:0]),
        .m_axi_bi_AWCACHE(NLW_inst_m_axi_bi_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_bi_AWID(NLW_inst_m_axi_bi_AWID_UNCONNECTED[0]),
        .m_axi_bi_AWLEN(NLW_inst_m_axi_bi_AWLEN_UNCONNECTED[7:0]),
        .m_axi_bi_AWLOCK(NLW_inst_m_axi_bi_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_bi_AWPROT(NLW_inst_m_axi_bi_AWPROT_UNCONNECTED[2:0]),
        .m_axi_bi_AWQOS(NLW_inst_m_axi_bi_AWQOS_UNCONNECTED[3:0]),
        .m_axi_bi_AWREADY(1'b0),
        .m_axi_bi_AWREGION(NLW_inst_m_axi_bi_AWREGION_UNCONNECTED[3:0]),
        .m_axi_bi_AWSIZE(NLW_inst_m_axi_bi_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_bi_AWUSER(NLW_inst_m_axi_bi_AWUSER_UNCONNECTED[0]),
        .m_axi_bi_AWVALID(NLW_inst_m_axi_bi_AWVALID_UNCONNECTED),
        .m_axi_bi_BID(1'b0),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BRESP({1'b0,1'b0}),
        .m_axi_bi_BUSER(1'b0),
        .m_axi_bi_BVALID(m_axi_bi_BVALID),
        .m_axi_bi_RDATA(m_axi_bi_RDATA),
        .m_axi_bi_RID(1'b0),
        .m_axi_bi_RLAST(m_axi_bi_RLAST),
        .m_axi_bi_RREADY(m_axi_bi_RREADY),
        .m_axi_bi_RRESP({1'b0,1'b0}),
        .m_axi_bi_RUSER(1'b0),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .m_axi_bi_WDATA(NLW_inst_m_axi_bi_WDATA_UNCONNECTED[31:0]),
        .m_axi_bi_WID(NLW_inst_m_axi_bi_WID_UNCONNECTED[0]),
        .m_axi_bi_WLAST(NLW_inst_m_axi_bi_WLAST_UNCONNECTED),
        .m_axi_bi_WREADY(1'b0),
        .m_axi_bi_WSTRB(NLW_inst_m_axi_bi_WSTRB_UNCONNECTED[3:0]),
        .m_axi_bi_WUSER(NLW_inst_m_axi_bi_WUSER_UNCONNECTED[0]),
        .m_axi_bi_WVALID(NLW_inst_m_axi_bi_WVALID_UNCONNECTED),
        .m_axi_ca_ARADDR(NLW_inst_m_axi_ca_ARADDR_UNCONNECTED[31:0]),
        .m_axi_ca_ARBURST(NLW_inst_m_axi_ca_ARBURST_UNCONNECTED[1:0]),
        .m_axi_ca_ARCACHE(NLW_inst_m_axi_ca_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_ca_ARID(NLW_inst_m_axi_ca_ARID_UNCONNECTED[0]),
        .m_axi_ca_ARLEN(NLW_inst_m_axi_ca_ARLEN_UNCONNECTED[7:0]),
        .m_axi_ca_ARLOCK(NLW_inst_m_axi_ca_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_ca_ARPROT(NLW_inst_m_axi_ca_ARPROT_UNCONNECTED[2:0]),
        .m_axi_ca_ARQOS(NLW_inst_m_axi_ca_ARQOS_UNCONNECTED[3:0]),
        .m_axi_ca_ARREADY(1'b0),
        .m_axi_ca_ARREGION(NLW_inst_m_axi_ca_ARREGION_UNCONNECTED[3:0]),
        .m_axi_ca_ARSIZE(NLW_inst_m_axi_ca_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_ca_ARUSER(NLW_inst_m_axi_ca_ARUSER_UNCONNECTED[0]),
        .m_axi_ca_ARVALID(NLW_inst_m_axi_ca_ARVALID_UNCONNECTED),
        .m_axi_ca_AWADDR({\^m_axi_ca_AWADDR ,NLW_inst_m_axi_ca_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_ca_AWBURST(NLW_inst_m_axi_ca_AWBURST_UNCONNECTED[1:0]),
        .m_axi_ca_AWCACHE(NLW_inst_m_axi_ca_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_ca_AWID(NLW_inst_m_axi_ca_AWID_UNCONNECTED[0]),
        .m_axi_ca_AWLEN({NLW_inst_m_axi_ca_AWLEN_UNCONNECTED[7:4],\^m_axi_ca_AWLEN }),
        .m_axi_ca_AWLOCK(NLW_inst_m_axi_ca_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_ca_AWPROT(NLW_inst_m_axi_ca_AWPROT_UNCONNECTED[2:0]),
        .m_axi_ca_AWQOS(NLW_inst_m_axi_ca_AWQOS_UNCONNECTED[3:0]),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWREGION(NLW_inst_m_axi_ca_AWREGION_UNCONNECTED[3:0]),
        .m_axi_ca_AWSIZE(NLW_inst_m_axi_ca_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_ca_AWUSER(NLW_inst_m_axi_ca_AWUSER_UNCONNECTED[0]),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BID(1'b0),
        .m_axi_ca_BREADY(m_axi_ca_BREADY),
        .m_axi_ca_BRESP({1'b0,1'b0}),
        .m_axi_ca_BUSER(1'b0),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_ca_RID(1'b0),
        .m_axi_ca_RLAST(1'b0),
        .m_axi_ca_RREADY(m_axi_ca_RREADY),
        .m_axi_ca_RRESP({1'b0,1'b0}),
        .m_axi_ca_RUSER(1'b0),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .m_axi_ca_WDATA(m_axi_ca_WDATA),
        .m_axi_ca_WID(NLW_inst_m_axi_ca_WID_UNCONNECTED[0]),
        .m_axi_ca_WLAST(m_axi_ca_WLAST),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WSTRB(m_axi_ca_WSTRB),
        .m_axi_ca_WUSER(NLW_inst_m_axi_ca_WUSER_UNCONNECTED[0]),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .s_axi_ap_ARADDR(s_axi_ap_ARADDR),
        .s_axi_ap_ARREADY(s_axi_ap_ARREADY),
        .s_axi_ap_ARVALID(s_axi_ap_ARVALID),
        .s_axi_ap_AWADDR(s_axi_ap_AWADDR),
        .s_axi_ap_AWREADY(s_axi_ap_AWREADY),
        .s_axi_ap_AWVALID(s_axi_ap_AWVALID),
        .s_axi_ap_BREADY(s_axi_ap_BREADY),
        .s_axi_ap_BRESP(NLW_inst_s_axi_ap_BRESP_UNCONNECTED[1:0]),
        .s_axi_ap_BVALID(s_axi_ap_BVALID),
        .s_axi_ap_RDATA({NLW_inst_s_axi_ap_RDATA_UNCONNECTED[31:16],\^s_axi_ap_RDATA }),
        .s_axi_ap_RREADY(s_axi_ap_RREADY),
        .s_axi_ap_RRESP(NLW_inst_s_axi_ap_RRESP_UNCONNECTED[1:0]),
        .s_axi_ap_RVALID(s_axi_ap_RVALID),
        .s_axi_ap_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_ap_WDATA[15:0]}),
        .s_axi_ap_WREADY(s_axi_ap_WREADY),
        .s_axi_ap_WSTRB({1'b0,1'b0,s_axi_ap_WSTRB[1:0]}),
        .s_axi_ap_WVALID(s_axi_ap_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_AW_ADDR_WIDTH = "32" *) (* C_M_AXI_AW_ARUSER_WIDTH = "1" *) (* C_M_AXI_AW_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_AW_BUSER_WIDTH = "1" *) (* C_M_AXI_AW_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_AW_DATA_WIDTH = "32" *) 
(* C_M_AXI_AW_ID_WIDTH = "1" *) (* C_M_AXI_AW_PROT_VALUE = "3'b000" *) (* C_M_AXI_AW_RUSER_WIDTH = "1" *) 
(* C_M_AXI_AW_USER_VALUE = "0" *) (* C_M_AXI_AW_WSTRB_WIDTH = "4" *) (* C_M_AXI_AW_WUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_ADDR_WIDTH = "32" *) (* C_M_AXI_BI_ARUSER_WIDTH = "1" *) (* C_M_AXI_BI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_BUSER_WIDTH = "1" *) (* C_M_AXI_BI_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_BI_DATA_WIDTH = "32" *) 
(* C_M_AXI_BI_ID_WIDTH = "1" *) (* C_M_AXI_BI_PROT_VALUE = "3'b000" *) (* C_M_AXI_BI_RUSER_WIDTH = "1" *) 
(* C_M_AXI_BI_USER_VALUE = "0" *) (* C_M_AXI_BI_WSTRB_WIDTH = "4" *) (* C_M_AXI_BI_WUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_ADDR_WIDTH = "32" *) (* C_M_AXI_CA_ARUSER_WIDTH = "1" *) (* C_M_AXI_CA_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_BUSER_WIDTH = "1" *) (* C_M_AXI_CA_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_CA_DATA_WIDTH = "32" *) 
(* C_M_AXI_CA_ID_WIDTH = "1" *) (* C_M_AXI_CA_PROT_VALUE = "3'b000" *) (* C_M_AXI_CA_RUSER_WIDTH = "1" *) 
(* C_M_AXI_CA_USER_VALUE = "0" *) (* C_M_AXI_CA_WSTRB_WIDTH = "4" *) (* C_M_AXI_CA_WUSER_WIDTH = "1" *) 
(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AP_ADDR_WIDTH = "6" *) 
(* C_S_AXI_AP_DATA_WIDTH = "32" *) (* C_S_AXI_AP_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top
   (s_axi_ap_AWVALID,
    s_axi_ap_AWREADY,
    s_axi_ap_AWADDR,
    s_axi_ap_WVALID,
    s_axi_ap_WREADY,
    s_axi_ap_WDATA,
    s_axi_ap_WSTRB,
    s_axi_ap_ARVALID,
    s_axi_ap_ARREADY,
    s_axi_ap_ARADDR,
    s_axi_ap_RVALID,
    s_axi_ap_RREADY,
    s_axi_ap_RDATA,
    s_axi_ap_RRESP,
    s_axi_ap_BVALID,
    s_axi_ap_BREADY,
    s_axi_ap_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    m_axi_aw_AWVALID,
    m_axi_aw_AWREADY,
    m_axi_aw_AWADDR,
    m_axi_aw_AWID,
    m_axi_aw_AWLEN,
    m_axi_aw_AWSIZE,
    m_axi_aw_AWBURST,
    m_axi_aw_AWLOCK,
    m_axi_aw_AWCACHE,
    m_axi_aw_AWPROT,
    m_axi_aw_AWQOS,
    m_axi_aw_AWREGION,
    m_axi_aw_AWUSER,
    m_axi_aw_WVALID,
    m_axi_aw_WREADY,
    m_axi_aw_WDATA,
    m_axi_aw_WSTRB,
    m_axi_aw_WLAST,
    m_axi_aw_WID,
    m_axi_aw_WUSER,
    m_axi_aw_ARVALID,
    m_axi_aw_ARREADY,
    m_axi_aw_ARADDR,
    m_axi_aw_ARID,
    m_axi_aw_ARLEN,
    m_axi_aw_ARSIZE,
    m_axi_aw_ARBURST,
    m_axi_aw_ARLOCK,
    m_axi_aw_ARCACHE,
    m_axi_aw_ARPROT,
    m_axi_aw_ARQOS,
    m_axi_aw_ARREGION,
    m_axi_aw_ARUSER,
    m_axi_aw_RVALID,
    m_axi_aw_RREADY,
    m_axi_aw_RDATA,
    m_axi_aw_RLAST,
    m_axi_aw_RID,
    m_axi_aw_RUSER,
    m_axi_aw_RRESP,
    m_axi_aw_BVALID,
    m_axi_aw_BREADY,
    m_axi_aw_BRESP,
    m_axi_aw_BID,
    m_axi_aw_BUSER,
    m_axi_bi_AWVALID,
    m_axi_bi_AWREADY,
    m_axi_bi_AWADDR,
    m_axi_bi_AWID,
    m_axi_bi_AWLEN,
    m_axi_bi_AWSIZE,
    m_axi_bi_AWBURST,
    m_axi_bi_AWLOCK,
    m_axi_bi_AWCACHE,
    m_axi_bi_AWPROT,
    m_axi_bi_AWQOS,
    m_axi_bi_AWREGION,
    m_axi_bi_AWUSER,
    m_axi_bi_WVALID,
    m_axi_bi_WREADY,
    m_axi_bi_WDATA,
    m_axi_bi_WSTRB,
    m_axi_bi_WLAST,
    m_axi_bi_WID,
    m_axi_bi_WUSER,
    m_axi_bi_ARVALID,
    m_axi_bi_ARREADY,
    m_axi_bi_ARADDR,
    m_axi_bi_ARID,
    m_axi_bi_ARLEN,
    m_axi_bi_ARSIZE,
    m_axi_bi_ARBURST,
    m_axi_bi_ARLOCK,
    m_axi_bi_ARCACHE,
    m_axi_bi_ARPROT,
    m_axi_bi_ARQOS,
    m_axi_bi_ARREGION,
    m_axi_bi_ARUSER,
    m_axi_bi_RVALID,
    m_axi_bi_RREADY,
    m_axi_bi_RDATA,
    m_axi_bi_RLAST,
    m_axi_bi_RID,
    m_axi_bi_RUSER,
    m_axi_bi_RRESP,
    m_axi_bi_BVALID,
    m_axi_bi_BREADY,
    m_axi_bi_BRESP,
    m_axi_bi_BID,
    m_axi_bi_BUSER,
    m_axi_ca_AWVALID,
    m_axi_ca_AWREADY,
    m_axi_ca_AWADDR,
    m_axi_ca_AWID,
    m_axi_ca_AWLEN,
    m_axi_ca_AWSIZE,
    m_axi_ca_AWBURST,
    m_axi_ca_AWLOCK,
    m_axi_ca_AWCACHE,
    m_axi_ca_AWPROT,
    m_axi_ca_AWQOS,
    m_axi_ca_AWREGION,
    m_axi_ca_AWUSER,
    m_axi_ca_WVALID,
    m_axi_ca_WREADY,
    m_axi_ca_WDATA,
    m_axi_ca_WSTRB,
    m_axi_ca_WLAST,
    m_axi_ca_WID,
    m_axi_ca_WUSER,
    m_axi_ca_ARVALID,
    m_axi_ca_ARREADY,
    m_axi_ca_ARADDR,
    m_axi_ca_ARID,
    m_axi_ca_ARLEN,
    m_axi_ca_ARSIZE,
    m_axi_ca_ARBURST,
    m_axi_ca_ARLOCK,
    m_axi_ca_ARCACHE,
    m_axi_ca_ARPROT,
    m_axi_ca_ARQOS,
    m_axi_ca_ARREGION,
    m_axi_ca_ARUSER,
    m_axi_ca_RVALID,
    m_axi_ca_RREADY,
    m_axi_ca_RDATA,
    m_axi_ca_RLAST,
    m_axi_ca_RID,
    m_axi_ca_RUSER,
    m_axi_ca_RRESP,
    m_axi_ca_BVALID,
    m_axi_ca_BREADY,
    m_axi_ca_BRESP,
    m_axi_ca_BID,
    m_axi_ca_BUSER);
  input s_axi_ap_AWVALID;
  output s_axi_ap_AWREADY;
  input [5:0]s_axi_ap_AWADDR;
  input s_axi_ap_WVALID;
  output s_axi_ap_WREADY;
  input [31:0]s_axi_ap_WDATA;
  input [3:0]s_axi_ap_WSTRB;
  input s_axi_ap_ARVALID;
  output s_axi_ap_ARREADY;
  input [5:0]s_axi_ap_ARADDR;
  output s_axi_ap_RVALID;
  input s_axi_ap_RREADY;
  output [31:0]s_axi_ap_RDATA;
  output [1:0]s_axi_ap_RRESP;
  output s_axi_ap_BVALID;
  input s_axi_ap_BREADY;
  output [1:0]s_axi_ap_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output m_axi_aw_AWVALID;
  input m_axi_aw_AWREADY;
  output [31:0]m_axi_aw_AWADDR;
  output [0:0]m_axi_aw_AWID;
  output [7:0]m_axi_aw_AWLEN;
  output [2:0]m_axi_aw_AWSIZE;
  output [1:0]m_axi_aw_AWBURST;
  output [1:0]m_axi_aw_AWLOCK;
  output [3:0]m_axi_aw_AWCACHE;
  output [2:0]m_axi_aw_AWPROT;
  output [3:0]m_axi_aw_AWQOS;
  output [3:0]m_axi_aw_AWREGION;
  output [0:0]m_axi_aw_AWUSER;
  output m_axi_aw_WVALID;
  input m_axi_aw_WREADY;
  output [31:0]m_axi_aw_WDATA;
  output [3:0]m_axi_aw_WSTRB;
  output m_axi_aw_WLAST;
  output [0:0]m_axi_aw_WID;
  output [0:0]m_axi_aw_WUSER;
  output m_axi_aw_ARVALID;
  input m_axi_aw_ARREADY;
  output [31:0]m_axi_aw_ARADDR;
  output [0:0]m_axi_aw_ARID;
  output [7:0]m_axi_aw_ARLEN;
  output [2:0]m_axi_aw_ARSIZE;
  output [1:0]m_axi_aw_ARBURST;
  output [1:0]m_axi_aw_ARLOCK;
  output [3:0]m_axi_aw_ARCACHE;
  output [2:0]m_axi_aw_ARPROT;
  output [3:0]m_axi_aw_ARQOS;
  output [3:0]m_axi_aw_ARREGION;
  output [0:0]m_axi_aw_ARUSER;
  input m_axi_aw_RVALID;
  output m_axi_aw_RREADY;
  input [31:0]m_axi_aw_RDATA;
  input m_axi_aw_RLAST;
  input [0:0]m_axi_aw_RID;
  input [0:0]m_axi_aw_RUSER;
  input [1:0]m_axi_aw_RRESP;
  input m_axi_aw_BVALID;
  output m_axi_aw_BREADY;
  input [1:0]m_axi_aw_BRESP;
  input [0:0]m_axi_aw_BID;
  input [0:0]m_axi_aw_BUSER;
  output m_axi_bi_AWVALID;
  input m_axi_bi_AWREADY;
  output [31:0]m_axi_bi_AWADDR;
  output [0:0]m_axi_bi_AWID;
  output [7:0]m_axi_bi_AWLEN;
  output [2:0]m_axi_bi_AWSIZE;
  output [1:0]m_axi_bi_AWBURST;
  output [1:0]m_axi_bi_AWLOCK;
  output [3:0]m_axi_bi_AWCACHE;
  output [2:0]m_axi_bi_AWPROT;
  output [3:0]m_axi_bi_AWQOS;
  output [3:0]m_axi_bi_AWREGION;
  output [0:0]m_axi_bi_AWUSER;
  output m_axi_bi_WVALID;
  input m_axi_bi_WREADY;
  output [31:0]m_axi_bi_WDATA;
  output [3:0]m_axi_bi_WSTRB;
  output m_axi_bi_WLAST;
  output [0:0]m_axi_bi_WID;
  output [0:0]m_axi_bi_WUSER;
  output m_axi_bi_ARVALID;
  input m_axi_bi_ARREADY;
  output [31:0]m_axi_bi_ARADDR;
  output [0:0]m_axi_bi_ARID;
  output [7:0]m_axi_bi_ARLEN;
  output [2:0]m_axi_bi_ARSIZE;
  output [1:0]m_axi_bi_ARBURST;
  output [1:0]m_axi_bi_ARLOCK;
  output [3:0]m_axi_bi_ARCACHE;
  output [2:0]m_axi_bi_ARPROT;
  output [3:0]m_axi_bi_ARQOS;
  output [3:0]m_axi_bi_ARREGION;
  output [0:0]m_axi_bi_ARUSER;
  input m_axi_bi_RVALID;
  output m_axi_bi_RREADY;
  input [31:0]m_axi_bi_RDATA;
  input m_axi_bi_RLAST;
  input [0:0]m_axi_bi_RID;
  input [0:0]m_axi_bi_RUSER;
  input [1:0]m_axi_bi_RRESP;
  input m_axi_bi_BVALID;
  output m_axi_bi_BREADY;
  input [1:0]m_axi_bi_BRESP;
  input [0:0]m_axi_bi_BID;
  input [0:0]m_axi_bi_BUSER;
  output m_axi_ca_AWVALID;
  input m_axi_ca_AWREADY;
  output [31:0]m_axi_ca_AWADDR;
  output [0:0]m_axi_ca_AWID;
  output [7:0]m_axi_ca_AWLEN;
  output [2:0]m_axi_ca_AWSIZE;
  output [1:0]m_axi_ca_AWBURST;
  output [1:0]m_axi_ca_AWLOCK;
  output [3:0]m_axi_ca_AWCACHE;
  output [2:0]m_axi_ca_AWPROT;
  output [3:0]m_axi_ca_AWQOS;
  output [3:0]m_axi_ca_AWREGION;
  output [0:0]m_axi_ca_AWUSER;
  output m_axi_ca_WVALID;
  input m_axi_ca_WREADY;
  output [31:0]m_axi_ca_WDATA;
  output [3:0]m_axi_ca_WSTRB;
  output m_axi_ca_WLAST;
  output [0:0]m_axi_ca_WID;
  output [0:0]m_axi_ca_WUSER;
  output m_axi_ca_ARVALID;
  input m_axi_ca_ARREADY;
  output [31:0]m_axi_ca_ARADDR;
  output [0:0]m_axi_ca_ARID;
  output [7:0]m_axi_ca_ARLEN;
  output [2:0]m_axi_ca_ARSIZE;
  output [1:0]m_axi_ca_ARBURST;
  output [1:0]m_axi_ca_ARLOCK;
  output [3:0]m_axi_ca_ARCACHE;
  output [2:0]m_axi_ca_ARPROT;
  output [3:0]m_axi_ca_ARQOS;
  output [3:0]m_axi_ca_ARREGION;
  output [0:0]m_axi_ca_ARUSER;
  input m_axi_ca_RVALID;
  output m_axi_ca_RREADY;
  input [31:0]m_axi_ca_RDATA;
  input m_axi_ca_RLAST;
  input [0:0]m_axi_ca_RID;
  input [0:0]m_axi_ca_RUSER;
  input [1:0]m_axi_ca_RRESP;
  input m_axi_ca_BVALID;
  output m_axi_ca_BREADY;
  input [1:0]m_axi_ca_BRESP;
  input [0:0]m_axi_ca_BID;
  input [0:0]m_axi_ca_BUSER;

  wire \<const0> ;
  wire Block_entry89_proc_U0_ap_ready;
  wire Block_entry89_proc_U0_n_16;
  wire Block_entry89_proc_U0_n_33;
  wire Block_entry89_proc_U0_n_34;
  wire Block_entry89_proc_U0_n_35;
  wire Block_entry89_proc_U0_n_36;
  wire Block_entry89_proc_U0_n_37;
  wire Block_entry89_proc_U0_n_38;
  wire Block_entry89_proc_U0_n_39;
  wire Block_entry89_proc_U0_n_40;
  wire Block_entry89_proc_U0_n_41;
  wire Block_entry89_proc_U0_n_42;
  wire Block_entry89_proc_U0_n_43;
  wire Block_entry89_proc_U0_n_48;
  wire Block_entry89_proc_U0_n_49;
  wire Block_entry89_proc_U0_n_50;
  wire Block_entry89_proc_U0_n_51;
  wire Block_entry89_proc_U0_n_52;
  wire Block_entry89_proc_U0_n_53;
  wire Block_entry89_proc_U0_n_54;
  wire Block_entry89_proc_U0_n_55;
  wire Block_entry89_proc_U0_n_56;
  wire Block_entry89_proc_U0_n_57;
  wire Block_entry89_proc_U0_n_58;
  wire Block_entry89_proc_U0_n_59;
  wire Block_entry89_proc_U0_n_60;
  wire Block_entry89_proc_U0_n_63;
  wire Block_entry89_proc_U0_n_64;
  wire Block_entry89_proc_U0_n_65;
  wire Block_entry89_proc_U0_n_66;
  wire Block_entry89_proc_U0_n_67;
  wire Block_entry89_proc_U0_n_68;
  wire Block_entry89_proc_U0_n_69;
  wire Block_entry89_proc_U0_n_70;
  wire Block_entry89_proc_U0_n_71;
  wire Block_entry89_proc_U0_n_72;
  wire Block_entry89_proc_U0_n_73;
  wire Block_entry89_proc_U0_n_74;
  wire Block_entry89_proc_U0_n_75;
  wire Block_entry89_proc_U0_n_78;
  wire Block_entry89_proc_U0_n_79;
  wire Block_entry89_proc_U0_n_80;
  wire Block_entry89_proc_U0_n_81;
  wire Block_entry89_proc_U0_n_82;
  wire Block_entry89_proc_U0_n_83;
  wire Block_entry89_proc_U0_n_84;
  wire Block_entry89_proc_U0_n_85;
  wire Block_entry89_proc_U0_n_86;
  wire Block_entry89_proc_U0_n_87;
  wire Block_entry89_proc_U0_n_88;
  wire Block_entry89_proc_U0_n_89;
  wire Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  wire Loop_VITIS_LOOP_133_1_proc_U0_ap_start;
  wire [29:0]Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_ARADDR;
  wire Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY;
  wire [29:0]Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_ARADDR;
  wire Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY;
  wire [29:0]Loop_VITIS_LOOP_133_1_proc_U0_m_axi_ca_AWADDR;
  wire [15:0]Loop_VITIS_LOOP_133_1_proc_U0_m_axi_ca_AWLEN;
  wire [31:0]Loop_VITIS_LOOP_133_1_proc_U0_m_axi_ca_WDATA;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_154;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_170;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_202;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_203;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_204;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_205;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_206;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_207;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_208;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_209;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_210;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_211;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_212;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_213;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_214;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_216;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_217;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_29;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_30;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_31;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_32;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_33;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_34;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_35;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_36;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_37;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_38;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_39;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_40;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_41;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_42;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_43;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_44;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_46;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_47;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_52;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_53;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_57;
  wire Loop_VITIS_LOOP_133_1_proc_U0_n_61;
  wire [15:0]a0_p;
  wire [31:1]addr_a0;
  wire [31:1]addr_b0;
  wire [31:1]addr_c0;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [15:0]ap_return_0_preg_reg;
  wire [14:11]ap_return_1_preg;
  wire [14:11]ap_return_2_preg;
  wire [15:13]ap_return_3_preg;
  wire [15:13]ap_return_4_preg;
  wire [16:12]ap_return_5_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_s_axi_U_n_109;
  wire ap_s_axi_U_n_111;
  wire ap_s_axi_U_n_112;
  wire ap_s_axi_U_n_113;
  wire ap_s_axi_U_n_114;
  wire ap_s_axi_U_n_115;
  wire ap_s_axi_U_n_116;
  wire ap_s_axi_U_n_117;
  wire ap_s_axi_U_n_118;
  wire ap_s_axi_U_n_119;
  wire ap_s_axi_U_n_120;
  wire ap_s_axi_U_n_121;
  wire ap_s_axi_U_n_122;
  wire ap_s_axi_U_n_123;
  wire ap_s_axi_U_n_124;
  wire ap_s_axi_U_n_125;
  wire ap_s_axi_U_n_126;
  wire ap_s_axi_U_n_131;
  wire ap_s_axi_U_n_132;
  wire ap_s_axi_U_n_133;
  wire ap_s_axi_U_n_134;
  wire ap_s_axi_U_n_135;
  wire ap_s_axi_U_n_136;
  wire ap_s_axi_U_n_137;
  wire ap_s_axi_U_n_138;
  wire ap_s_axi_U_n_139;
  wire ap_s_axi_U_n_140;
  wire ap_s_axi_U_n_141;
  wire ap_s_axi_U_n_142;
  wire ap_s_axi_U_n_143;
  wire ap_s_axi_U_n_162;
  wire ap_s_axi_U_n_163;
  wire ap_s_axi_U_n_164;
  wire ap_s_axi_U_n_165;
  wire ap_s_axi_U_n_166;
  wire ap_s_axi_U_n_167;
  wire ap_s_axi_U_n_168;
  wire ap_s_axi_U_n_169;
  wire ap_s_axi_U_n_170;
  wire ap_s_axi_U_n_171;
  wire ap_s_axi_U_n_172;
  wire ap_s_axi_U_n_173;
  wire ap_s_axi_U_n_176;
  wire ap_s_axi_U_n_177;
  wire ap_s_axi_U_n_37;
  wire ap_s_axi_U_n_38;
  wire ap_s_axi_U_n_39;
  wire ap_s_axi_U_n_40;
  wire ap_s_axi_U_n_41;
  wire ap_s_axi_U_n_42;
  wire ap_s_axi_U_n_43;
  wire ap_s_axi_U_n_44;
  wire ap_s_axi_U_n_45;
  wire ap_s_axi_U_n_46;
  wire ap_s_axi_U_n_47;
  wire ap_s_axi_U_n_48;
  wire ap_s_axi_U_n_49;
  wire ap_s_axi_U_n_50;
  wire ap_s_axi_U_n_51;
  wire ap_s_axi_U_n_52;
  wire ap_s_axi_U_n_53;
  wire ap_s_axi_U_n_70;
  wire ap_s_axi_U_n_71;
  wire ap_s_axi_U_n_72;
  wire ap_s_axi_U_n_73;
  wire ap_s_axi_U_n_74;
  wire ap_s_axi_U_n_75;
  wire ap_s_axi_U_n_76;
  wire ap_s_axi_U_n_77;
  wire ap_s_axi_U_n_78;
  wire ap_s_axi_U_n_79;
  wire ap_s_axi_U_n_80;
  wire ap_s_axi_U_n_81;
  wire ap_s_axi_U_n_82;
  wire ap_s_axi_U_n_83;
  wire ap_s_axi_U_n_84;
  wire ap_s_axi_U_n_85;
  wire ap_s_axi_U_n_86;
  wire ap_s_axi_U_n_87;
  wire ap_s_axi_U_n_88;
  wire ap_s_axi_U_n_89;
  wire ap_s_axi_U_n_90;
  wire ap_s_axi_U_n_91;
  wire ap_start;
  wire ap_sync_channel_write_lshr_ln130_cast_loc_channel;
  wire ap_sync_channel_write_lshr_ln131_cast_loc_channel;
  wire ap_sync_channel_write_m_cast_loc_channel;
  wire ap_sync_channel_write_sub27_cast_loc_channel;
  wire ap_sync_channel_write_sub37_cast_loc_channel;
  wire ap_sync_channel_write_sub55_loc_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry89_proc_U0_ap_ready;
  wire ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg_n_0;
  wire ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel;
  wire ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel;
  wire ap_sync_reg_channel_write_m_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub27_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub37_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub55_loc_channel;
  wire ap_sync_reg_channel_write_sub55_loc_channel_reg_n_0;
  wire aw_ARREADY;
  wire [31:0]aw_RDATA;
  wire aw_RVALID;
  wire aw_m_axi_U_n_34;
  wire [15:0]b0_q;
  wire bi_ARREADY;
  wire [31:0]bi_RDATA;
  wire bi_RVALID;
  wire bi_m_axi_U_n_34;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire ca_m_axi_U_n_46;
  wire [14:0]din;
  wire [2:2]empty_53_fu_675_p1;
  wire [14:1]empty_fu_551_p1;
  wire [19:0]\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/add_ln25_12_fu_1092_p2 ;
  wire [18:1]\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/add_ln25_7_fu_1051_p2 ;
  wire [15:0]\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/ap_sig_allocacmp_t_2 ;
  wire \grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/icmp_ln143_fu_588_p2 ;
  wire [16:1]\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/sub_ln25_3_fu_1068_p2 ;
  wire [15:0]\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/t_2_reg_2014 ;
  wire [15:0]\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/zext_ln18_cast_reg_2000_reg ;
  wire [14:0]i_fu_180_reg;
  wire icmp_ln133_fu_514_p2;
  wire icmp_ln141_fu_617_p2;
  wire icmp_ln141_reg_828;
  wire interrupt;
  wire [14:0]j_fu_176;
  wire \load_unit/buff_rdata/pop ;
  wire \load_unit/burst_ready ;
  wire \load_unit/burst_ready_2 ;
  wire \load_unit/fifo_rreq/push ;
  wire \load_unit/fifo_rreq/push_1 ;
  wire \load_unit/ready_for_outstanding ;
  wire \load_unit/ready_for_outstanding_0 ;
  wire [14:0]lshr_ln130_cast_loc_channel_dout;
  wire lshr_ln130_cast_loc_channel_empty_n;
  wire [14:11]lshr_ln130_cast_out_fu_54_p4;
  wire lshr_ln131_cast_loc_channel_U_n_2;
  wire lshr_ln131_cast_loc_channel_U_n_22;
  wire [14:0]lshr_ln131_cast_loc_channel_dout;
  wire lshr_ln131_cast_loc_channel_empty_n;
  wire lshr_ln131_cast_loc_channel_full_n;
  wire [14:11]lshr_ln131_cast_out_fu_74_p4;
  wire [15:0]m;
  wire [31:2]\^m_axi_aw_ARADDR ;
  wire [3:0]\^m_axi_aw_ARLEN ;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_ARVALID;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [31:0]m_axi_aw_RDATA;
  wire m_axi_aw_RLAST;
  wire m_axi_aw_RREADY;
  wire m_axi_aw_RVALID;
  wire [31:2]\^m_axi_bi_ARADDR ;
  wire [3:0]\^m_axi_bi_ARLEN ;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_ARVALID;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [31:0]m_axi_bi_RDATA;
  wire m_axi_bi_RLAST;
  wire m_axi_bi_RREADY;
  wire m_axi_bi_RVALID;
  wire [31:2]\^m_axi_ca_AWADDR ;
  wire [3:0]\^m_axi_ca_AWLEN ;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BREADY;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RREADY;
  wire m_axi_ca_RVALID;
  wire [31:0]m_axi_ca_WDATA;
  wire m_axi_ca_WLAST;
  wire m_axi_ca_WREADY;
  wire [3:0]m_axi_ca_WSTRB;
  wire m_axi_ca_WVALID;
  wire m_cast_loc_channel_U_n_1;
  wire m_cast_loc_channel_U_n_117;
  wire m_cast_loc_channel_U_n_118;
  wire m_cast_loc_channel_U_n_119;
  wire m_cast_loc_channel_U_n_120;
  wire m_cast_loc_channel_U_n_121;
  wire m_cast_loc_channel_U_n_122;
  wire m_cast_loc_channel_U_n_123;
  wire m_cast_loc_channel_U_n_124;
  wire m_cast_loc_channel_U_n_125;
  wire m_cast_loc_channel_U_n_126;
  wire m_cast_loc_channel_U_n_127;
  wire m_cast_loc_channel_U_n_128;
  wire m_cast_loc_channel_U_n_129;
  wire m_cast_loc_channel_U_n_130;
  wire m_cast_loc_channel_U_n_131;
  wire m_cast_loc_channel_U_n_132;
  wire m_cast_loc_channel_U_n_133;
  wire m_cast_loc_channel_U_n_134;
  wire m_cast_loc_channel_U_n_135;
  wire m_cast_loc_channel_U_n_136;
  wire m_cast_loc_channel_U_n_137;
  wire m_cast_loc_channel_U_n_138;
  wire m_cast_loc_channel_U_n_139;
  wire m_cast_loc_channel_U_n_141;
  wire m_cast_loc_channel_U_n_142;
  wire m_cast_loc_channel_U_n_2;
  wire m_cast_loc_channel_U_n_21;
  wire m_cast_loc_channel_U_n_22;
  wire m_cast_loc_channel_U_n_23;
  wire m_cast_loc_channel_U_n_24;
  wire m_cast_loc_channel_U_n_25;
  wire m_cast_loc_channel_U_n_26;
  wire m_cast_loc_channel_U_n_27;
  wire m_cast_loc_channel_U_n_28;
  wire m_cast_loc_channel_U_n_29;
  wire m_cast_loc_channel_U_n_3;
  wire m_cast_loc_channel_U_n_30;
  wire m_cast_loc_channel_U_n_31;
  wire m_cast_loc_channel_U_n_32;
  wire m_cast_loc_channel_U_n_33;
  wire m_cast_loc_channel_U_n_34;
  wire m_cast_loc_channel_U_n_35;
  wire m_cast_loc_channel_U_n_36;
  wire m_cast_loc_channel_U_n_37;
  wire m_cast_loc_channel_U_n_38;
  wire m_cast_loc_channel_U_n_39;
  wire m_cast_loc_channel_U_n_4;
  wire m_cast_loc_channel_U_n_40;
  wire m_cast_loc_channel_U_n_41;
  wire m_cast_loc_channel_U_n_42;
  wire m_cast_loc_channel_U_n_43;
  wire m_cast_loc_channel_U_n_44;
  wire m_cast_loc_channel_U_n_45;
  wire m_cast_loc_channel_U_n_46;
  wire m_cast_loc_channel_U_n_47;
  wire m_cast_loc_channel_U_n_48;
  wire m_cast_loc_channel_U_n_49;
  wire m_cast_loc_channel_U_n_50;
  wire m_cast_loc_channel_U_n_51;
  wire m_cast_loc_channel_U_n_52;
  wire m_cast_loc_channel_U_n_53;
  wire m_cast_loc_channel_U_n_54;
  wire m_cast_loc_channel_U_n_55;
  wire m_cast_loc_channel_U_n_56;
  wire m_cast_loc_channel_U_n_57;
  wire m_cast_loc_channel_U_n_58;
  wire m_cast_loc_channel_U_n_59;
  wire m_cast_loc_channel_U_n_60;
  wire m_cast_loc_channel_U_n_61;
  wire m_cast_loc_channel_U_n_62;
  wire m_cast_loc_channel_U_n_63;
  wire m_cast_loc_channel_U_n_64;
  wire m_cast_loc_channel_U_n_65;
  wire m_cast_loc_channel_U_n_66;
  wire m_cast_loc_channel_U_n_67;
  wire m_cast_loc_channel_U_n_68;
  wire m_cast_loc_channel_U_n_69;
  wire m_cast_loc_channel_U_n_70;
  wire m_cast_loc_channel_U_n_71;
  wire m_cast_loc_channel_U_n_72;
  wire m_cast_loc_channel_U_n_73;
  wire m_cast_loc_channel_U_n_74;
  wire m_cast_loc_channel_U_n_75;
  wire m_cast_loc_channel_U_n_76;
  wire m_cast_loc_channel_U_n_77;
  wire m_cast_loc_channel_U_n_78;
  wire m_cast_loc_channel_U_n_79;
  wire m_cast_loc_channel_U_n_80;
  wire m_cast_loc_channel_U_n_81;
  wire m_cast_loc_channel_U_n_82;
  wire [15:0]m_cast_loc_channel_dout;
  wire m_cast_loc_channel_empty_n;
  wire p_0_in;
  wire p_1_in;
  wire push;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARREADY;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWREADY;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [15:0]\^s_axi_ap_RDATA ;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [31:0]s_axi_ap_WDATA;
  wire s_axi_ap_WREADY;
  wire [3:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [0:0]select_ln133_1_fu_555_p3;
  wire [14:13]sext_ln133_fu_100_p1;
  wire \store_unit/buff_wdata/mOutPtr18_out ;
  wire \store_unit/buff_wdata/pop ;
  wire \store_unit/buff_wdata/push ;
  wire \store_unit/fifo_wreq/push ;
  wire \store_unit/user_resp/pop ;
  wire sub27_cast_loc_channel_U_n_5;
  wire sub27_cast_loc_channel_empty_n;
  wire sub27_cast_loc_channel_full_n;
  wire [14:13]sub27_cast_out_0_fu_90_p1;
  wire sub37_cast_loc_channel_U_n_3;
  wire sub37_cast_loc_channel_empty_n;
  wire sub55_loc_channel_U_n_3;
  wire sub55_loc_channel_U_n_5;
  wire sub55_loc_channel_empty_n;
  wire [16:12]sub55_out_0_fu_104_p2;
  wire [15:3]sub_ln141_fu_663_p2;
  wire [1:0]trunc_ln133_fu_597_p1;
  wire [11:0]trunc_ln141_reg_823;

  assign m_axi_aw_ARADDR[31:2] = \^m_axi_aw_ARADDR [31:2];
  assign m_axi_aw_ARADDR[1] = \<const0> ;
  assign m_axi_aw_ARADDR[0] = \<const0> ;
  assign m_axi_aw_ARBURST[1] = \<const0> ;
  assign m_axi_aw_ARBURST[0] = \<const0> ;
  assign m_axi_aw_ARCACHE[3] = \<const0> ;
  assign m_axi_aw_ARCACHE[2] = \<const0> ;
  assign m_axi_aw_ARCACHE[1] = \<const0> ;
  assign m_axi_aw_ARCACHE[0] = \<const0> ;
  assign m_axi_aw_ARID[0] = \<const0> ;
  assign m_axi_aw_ARLEN[7] = \<const0> ;
  assign m_axi_aw_ARLEN[6] = \<const0> ;
  assign m_axi_aw_ARLEN[5] = \<const0> ;
  assign m_axi_aw_ARLEN[4] = \<const0> ;
  assign m_axi_aw_ARLEN[3:0] = \^m_axi_aw_ARLEN [3:0];
  assign m_axi_aw_ARLOCK[1] = \<const0> ;
  assign m_axi_aw_ARLOCK[0] = \<const0> ;
  assign m_axi_aw_ARPROT[2] = \<const0> ;
  assign m_axi_aw_ARPROT[1] = \<const0> ;
  assign m_axi_aw_ARPROT[0] = \<const0> ;
  assign m_axi_aw_ARQOS[3] = \<const0> ;
  assign m_axi_aw_ARQOS[2] = \<const0> ;
  assign m_axi_aw_ARQOS[1] = \<const0> ;
  assign m_axi_aw_ARQOS[0] = \<const0> ;
  assign m_axi_aw_ARREGION[3] = \<const0> ;
  assign m_axi_aw_ARREGION[2] = \<const0> ;
  assign m_axi_aw_ARREGION[1] = \<const0> ;
  assign m_axi_aw_ARREGION[0] = \<const0> ;
  assign m_axi_aw_ARSIZE[2] = \<const0> ;
  assign m_axi_aw_ARSIZE[1] = \<const0> ;
  assign m_axi_aw_ARSIZE[0] = \<const0> ;
  assign m_axi_aw_ARUSER[0] = \<const0> ;
  assign m_axi_aw_AWADDR[31] = \<const0> ;
  assign m_axi_aw_AWADDR[30] = \<const0> ;
  assign m_axi_aw_AWADDR[29] = \<const0> ;
  assign m_axi_aw_AWADDR[28] = \<const0> ;
  assign m_axi_aw_AWADDR[27] = \<const0> ;
  assign m_axi_aw_AWADDR[26] = \<const0> ;
  assign m_axi_aw_AWADDR[25] = \<const0> ;
  assign m_axi_aw_AWADDR[24] = \<const0> ;
  assign m_axi_aw_AWADDR[23] = \<const0> ;
  assign m_axi_aw_AWADDR[22] = \<const0> ;
  assign m_axi_aw_AWADDR[21] = \<const0> ;
  assign m_axi_aw_AWADDR[20] = \<const0> ;
  assign m_axi_aw_AWADDR[19] = \<const0> ;
  assign m_axi_aw_AWADDR[18] = \<const0> ;
  assign m_axi_aw_AWADDR[17] = \<const0> ;
  assign m_axi_aw_AWADDR[16] = \<const0> ;
  assign m_axi_aw_AWADDR[15] = \<const0> ;
  assign m_axi_aw_AWADDR[14] = \<const0> ;
  assign m_axi_aw_AWADDR[13] = \<const0> ;
  assign m_axi_aw_AWADDR[12] = \<const0> ;
  assign m_axi_aw_AWADDR[11] = \<const0> ;
  assign m_axi_aw_AWADDR[10] = \<const0> ;
  assign m_axi_aw_AWADDR[9] = \<const0> ;
  assign m_axi_aw_AWADDR[8] = \<const0> ;
  assign m_axi_aw_AWADDR[7] = \<const0> ;
  assign m_axi_aw_AWADDR[6] = \<const0> ;
  assign m_axi_aw_AWADDR[5] = \<const0> ;
  assign m_axi_aw_AWADDR[4] = \<const0> ;
  assign m_axi_aw_AWADDR[3] = \<const0> ;
  assign m_axi_aw_AWADDR[2] = \<const0> ;
  assign m_axi_aw_AWADDR[1] = \<const0> ;
  assign m_axi_aw_AWADDR[0] = \<const0> ;
  assign m_axi_aw_AWBURST[1] = \<const0> ;
  assign m_axi_aw_AWBURST[0] = \<const0> ;
  assign m_axi_aw_AWCACHE[3] = \<const0> ;
  assign m_axi_aw_AWCACHE[2] = \<const0> ;
  assign m_axi_aw_AWCACHE[1] = \<const0> ;
  assign m_axi_aw_AWCACHE[0] = \<const0> ;
  assign m_axi_aw_AWID[0] = \<const0> ;
  assign m_axi_aw_AWLEN[7] = \<const0> ;
  assign m_axi_aw_AWLEN[6] = \<const0> ;
  assign m_axi_aw_AWLEN[5] = \<const0> ;
  assign m_axi_aw_AWLEN[4] = \<const0> ;
  assign m_axi_aw_AWLEN[3] = \<const0> ;
  assign m_axi_aw_AWLEN[2] = \<const0> ;
  assign m_axi_aw_AWLEN[1] = \<const0> ;
  assign m_axi_aw_AWLEN[0] = \<const0> ;
  assign m_axi_aw_AWLOCK[1] = \<const0> ;
  assign m_axi_aw_AWLOCK[0] = \<const0> ;
  assign m_axi_aw_AWPROT[2] = \<const0> ;
  assign m_axi_aw_AWPROT[1] = \<const0> ;
  assign m_axi_aw_AWPROT[0] = \<const0> ;
  assign m_axi_aw_AWQOS[3] = \<const0> ;
  assign m_axi_aw_AWQOS[2] = \<const0> ;
  assign m_axi_aw_AWQOS[1] = \<const0> ;
  assign m_axi_aw_AWQOS[0] = \<const0> ;
  assign m_axi_aw_AWREGION[3] = \<const0> ;
  assign m_axi_aw_AWREGION[2] = \<const0> ;
  assign m_axi_aw_AWREGION[1] = \<const0> ;
  assign m_axi_aw_AWREGION[0] = \<const0> ;
  assign m_axi_aw_AWSIZE[2] = \<const0> ;
  assign m_axi_aw_AWSIZE[1] = \<const0> ;
  assign m_axi_aw_AWSIZE[0] = \<const0> ;
  assign m_axi_aw_AWUSER[0] = \<const0> ;
  assign m_axi_aw_AWVALID = \<const0> ;
  assign m_axi_aw_WDATA[31] = \<const0> ;
  assign m_axi_aw_WDATA[30] = \<const0> ;
  assign m_axi_aw_WDATA[29] = \<const0> ;
  assign m_axi_aw_WDATA[28] = \<const0> ;
  assign m_axi_aw_WDATA[27] = \<const0> ;
  assign m_axi_aw_WDATA[26] = \<const0> ;
  assign m_axi_aw_WDATA[25] = \<const0> ;
  assign m_axi_aw_WDATA[24] = \<const0> ;
  assign m_axi_aw_WDATA[23] = \<const0> ;
  assign m_axi_aw_WDATA[22] = \<const0> ;
  assign m_axi_aw_WDATA[21] = \<const0> ;
  assign m_axi_aw_WDATA[20] = \<const0> ;
  assign m_axi_aw_WDATA[19] = \<const0> ;
  assign m_axi_aw_WDATA[18] = \<const0> ;
  assign m_axi_aw_WDATA[17] = \<const0> ;
  assign m_axi_aw_WDATA[16] = \<const0> ;
  assign m_axi_aw_WDATA[15] = \<const0> ;
  assign m_axi_aw_WDATA[14] = \<const0> ;
  assign m_axi_aw_WDATA[13] = \<const0> ;
  assign m_axi_aw_WDATA[12] = \<const0> ;
  assign m_axi_aw_WDATA[11] = \<const0> ;
  assign m_axi_aw_WDATA[10] = \<const0> ;
  assign m_axi_aw_WDATA[9] = \<const0> ;
  assign m_axi_aw_WDATA[8] = \<const0> ;
  assign m_axi_aw_WDATA[7] = \<const0> ;
  assign m_axi_aw_WDATA[6] = \<const0> ;
  assign m_axi_aw_WDATA[5] = \<const0> ;
  assign m_axi_aw_WDATA[4] = \<const0> ;
  assign m_axi_aw_WDATA[3] = \<const0> ;
  assign m_axi_aw_WDATA[2] = \<const0> ;
  assign m_axi_aw_WDATA[1] = \<const0> ;
  assign m_axi_aw_WDATA[0] = \<const0> ;
  assign m_axi_aw_WID[0] = \<const0> ;
  assign m_axi_aw_WLAST = \<const0> ;
  assign m_axi_aw_WSTRB[3] = \<const0> ;
  assign m_axi_aw_WSTRB[2] = \<const0> ;
  assign m_axi_aw_WSTRB[1] = \<const0> ;
  assign m_axi_aw_WSTRB[0] = \<const0> ;
  assign m_axi_aw_WUSER[0] = \<const0> ;
  assign m_axi_aw_WVALID = \<const0> ;
  assign m_axi_bi_ARADDR[31:2] = \^m_axi_bi_ARADDR [31:2];
  assign m_axi_bi_ARADDR[1] = \<const0> ;
  assign m_axi_bi_ARADDR[0] = \<const0> ;
  assign m_axi_bi_ARBURST[1] = \<const0> ;
  assign m_axi_bi_ARBURST[0] = \<const0> ;
  assign m_axi_bi_ARCACHE[3] = \<const0> ;
  assign m_axi_bi_ARCACHE[2] = \<const0> ;
  assign m_axi_bi_ARCACHE[1] = \<const0> ;
  assign m_axi_bi_ARCACHE[0] = \<const0> ;
  assign m_axi_bi_ARID[0] = \<const0> ;
  assign m_axi_bi_ARLEN[7] = \<const0> ;
  assign m_axi_bi_ARLEN[6] = \<const0> ;
  assign m_axi_bi_ARLEN[5] = \<const0> ;
  assign m_axi_bi_ARLEN[4] = \<const0> ;
  assign m_axi_bi_ARLEN[3:0] = \^m_axi_bi_ARLEN [3:0];
  assign m_axi_bi_ARLOCK[1] = \<const0> ;
  assign m_axi_bi_ARLOCK[0] = \<const0> ;
  assign m_axi_bi_ARPROT[2] = \<const0> ;
  assign m_axi_bi_ARPROT[1] = \<const0> ;
  assign m_axi_bi_ARPROT[0] = \<const0> ;
  assign m_axi_bi_ARQOS[3] = \<const0> ;
  assign m_axi_bi_ARQOS[2] = \<const0> ;
  assign m_axi_bi_ARQOS[1] = \<const0> ;
  assign m_axi_bi_ARQOS[0] = \<const0> ;
  assign m_axi_bi_ARREGION[3] = \<const0> ;
  assign m_axi_bi_ARREGION[2] = \<const0> ;
  assign m_axi_bi_ARREGION[1] = \<const0> ;
  assign m_axi_bi_ARREGION[0] = \<const0> ;
  assign m_axi_bi_ARSIZE[2] = \<const0> ;
  assign m_axi_bi_ARSIZE[1] = \<const0> ;
  assign m_axi_bi_ARSIZE[0] = \<const0> ;
  assign m_axi_bi_ARUSER[0] = \<const0> ;
  assign m_axi_bi_AWADDR[31] = \<const0> ;
  assign m_axi_bi_AWADDR[30] = \<const0> ;
  assign m_axi_bi_AWADDR[29] = \<const0> ;
  assign m_axi_bi_AWADDR[28] = \<const0> ;
  assign m_axi_bi_AWADDR[27] = \<const0> ;
  assign m_axi_bi_AWADDR[26] = \<const0> ;
  assign m_axi_bi_AWADDR[25] = \<const0> ;
  assign m_axi_bi_AWADDR[24] = \<const0> ;
  assign m_axi_bi_AWADDR[23] = \<const0> ;
  assign m_axi_bi_AWADDR[22] = \<const0> ;
  assign m_axi_bi_AWADDR[21] = \<const0> ;
  assign m_axi_bi_AWADDR[20] = \<const0> ;
  assign m_axi_bi_AWADDR[19] = \<const0> ;
  assign m_axi_bi_AWADDR[18] = \<const0> ;
  assign m_axi_bi_AWADDR[17] = \<const0> ;
  assign m_axi_bi_AWADDR[16] = \<const0> ;
  assign m_axi_bi_AWADDR[15] = \<const0> ;
  assign m_axi_bi_AWADDR[14] = \<const0> ;
  assign m_axi_bi_AWADDR[13] = \<const0> ;
  assign m_axi_bi_AWADDR[12] = \<const0> ;
  assign m_axi_bi_AWADDR[11] = \<const0> ;
  assign m_axi_bi_AWADDR[10] = \<const0> ;
  assign m_axi_bi_AWADDR[9] = \<const0> ;
  assign m_axi_bi_AWADDR[8] = \<const0> ;
  assign m_axi_bi_AWADDR[7] = \<const0> ;
  assign m_axi_bi_AWADDR[6] = \<const0> ;
  assign m_axi_bi_AWADDR[5] = \<const0> ;
  assign m_axi_bi_AWADDR[4] = \<const0> ;
  assign m_axi_bi_AWADDR[3] = \<const0> ;
  assign m_axi_bi_AWADDR[2] = \<const0> ;
  assign m_axi_bi_AWADDR[1] = \<const0> ;
  assign m_axi_bi_AWADDR[0] = \<const0> ;
  assign m_axi_bi_AWBURST[1] = \<const0> ;
  assign m_axi_bi_AWBURST[0] = \<const0> ;
  assign m_axi_bi_AWCACHE[3] = \<const0> ;
  assign m_axi_bi_AWCACHE[2] = \<const0> ;
  assign m_axi_bi_AWCACHE[1] = \<const0> ;
  assign m_axi_bi_AWCACHE[0] = \<const0> ;
  assign m_axi_bi_AWID[0] = \<const0> ;
  assign m_axi_bi_AWLEN[7] = \<const0> ;
  assign m_axi_bi_AWLEN[6] = \<const0> ;
  assign m_axi_bi_AWLEN[5] = \<const0> ;
  assign m_axi_bi_AWLEN[4] = \<const0> ;
  assign m_axi_bi_AWLEN[3] = \<const0> ;
  assign m_axi_bi_AWLEN[2] = \<const0> ;
  assign m_axi_bi_AWLEN[1] = \<const0> ;
  assign m_axi_bi_AWLEN[0] = \<const0> ;
  assign m_axi_bi_AWLOCK[1] = \<const0> ;
  assign m_axi_bi_AWLOCK[0] = \<const0> ;
  assign m_axi_bi_AWPROT[2] = \<const0> ;
  assign m_axi_bi_AWPROT[1] = \<const0> ;
  assign m_axi_bi_AWPROT[0] = \<const0> ;
  assign m_axi_bi_AWQOS[3] = \<const0> ;
  assign m_axi_bi_AWQOS[2] = \<const0> ;
  assign m_axi_bi_AWQOS[1] = \<const0> ;
  assign m_axi_bi_AWQOS[0] = \<const0> ;
  assign m_axi_bi_AWREGION[3] = \<const0> ;
  assign m_axi_bi_AWREGION[2] = \<const0> ;
  assign m_axi_bi_AWREGION[1] = \<const0> ;
  assign m_axi_bi_AWREGION[0] = \<const0> ;
  assign m_axi_bi_AWSIZE[2] = \<const0> ;
  assign m_axi_bi_AWSIZE[1] = \<const0> ;
  assign m_axi_bi_AWSIZE[0] = \<const0> ;
  assign m_axi_bi_AWUSER[0] = \<const0> ;
  assign m_axi_bi_AWVALID = \<const0> ;
  assign m_axi_bi_WDATA[31] = \<const0> ;
  assign m_axi_bi_WDATA[30] = \<const0> ;
  assign m_axi_bi_WDATA[29] = \<const0> ;
  assign m_axi_bi_WDATA[28] = \<const0> ;
  assign m_axi_bi_WDATA[27] = \<const0> ;
  assign m_axi_bi_WDATA[26] = \<const0> ;
  assign m_axi_bi_WDATA[25] = \<const0> ;
  assign m_axi_bi_WDATA[24] = \<const0> ;
  assign m_axi_bi_WDATA[23] = \<const0> ;
  assign m_axi_bi_WDATA[22] = \<const0> ;
  assign m_axi_bi_WDATA[21] = \<const0> ;
  assign m_axi_bi_WDATA[20] = \<const0> ;
  assign m_axi_bi_WDATA[19] = \<const0> ;
  assign m_axi_bi_WDATA[18] = \<const0> ;
  assign m_axi_bi_WDATA[17] = \<const0> ;
  assign m_axi_bi_WDATA[16] = \<const0> ;
  assign m_axi_bi_WDATA[15] = \<const0> ;
  assign m_axi_bi_WDATA[14] = \<const0> ;
  assign m_axi_bi_WDATA[13] = \<const0> ;
  assign m_axi_bi_WDATA[12] = \<const0> ;
  assign m_axi_bi_WDATA[11] = \<const0> ;
  assign m_axi_bi_WDATA[10] = \<const0> ;
  assign m_axi_bi_WDATA[9] = \<const0> ;
  assign m_axi_bi_WDATA[8] = \<const0> ;
  assign m_axi_bi_WDATA[7] = \<const0> ;
  assign m_axi_bi_WDATA[6] = \<const0> ;
  assign m_axi_bi_WDATA[5] = \<const0> ;
  assign m_axi_bi_WDATA[4] = \<const0> ;
  assign m_axi_bi_WDATA[3] = \<const0> ;
  assign m_axi_bi_WDATA[2] = \<const0> ;
  assign m_axi_bi_WDATA[1] = \<const0> ;
  assign m_axi_bi_WDATA[0] = \<const0> ;
  assign m_axi_bi_WID[0] = \<const0> ;
  assign m_axi_bi_WLAST = \<const0> ;
  assign m_axi_bi_WSTRB[3] = \<const0> ;
  assign m_axi_bi_WSTRB[2] = \<const0> ;
  assign m_axi_bi_WSTRB[1] = \<const0> ;
  assign m_axi_bi_WSTRB[0] = \<const0> ;
  assign m_axi_bi_WUSER[0] = \<const0> ;
  assign m_axi_bi_WVALID = \<const0> ;
  assign m_axi_ca_ARADDR[31] = \<const0> ;
  assign m_axi_ca_ARADDR[30] = \<const0> ;
  assign m_axi_ca_ARADDR[29] = \<const0> ;
  assign m_axi_ca_ARADDR[28] = \<const0> ;
  assign m_axi_ca_ARADDR[27] = \<const0> ;
  assign m_axi_ca_ARADDR[26] = \<const0> ;
  assign m_axi_ca_ARADDR[25] = \<const0> ;
  assign m_axi_ca_ARADDR[24] = \<const0> ;
  assign m_axi_ca_ARADDR[23] = \<const0> ;
  assign m_axi_ca_ARADDR[22] = \<const0> ;
  assign m_axi_ca_ARADDR[21] = \<const0> ;
  assign m_axi_ca_ARADDR[20] = \<const0> ;
  assign m_axi_ca_ARADDR[19] = \<const0> ;
  assign m_axi_ca_ARADDR[18] = \<const0> ;
  assign m_axi_ca_ARADDR[17] = \<const0> ;
  assign m_axi_ca_ARADDR[16] = \<const0> ;
  assign m_axi_ca_ARADDR[15] = \<const0> ;
  assign m_axi_ca_ARADDR[14] = \<const0> ;
  assign m_axi_ca_ARADDR[13] = \<const0> ;
  assign m_axi_ca_ARADDR[12] = \<const0> ;
  assign m_axi_ca_ARADDR[11] = \<const0> ;
  assign m_axi_ca_ARADDR[10] = \<const0> ;
  assign m_axi_ca_ARADDR[9] = \<const0> ;
  assign m_axi_ca_ARADDR[8] = \<const0> ;
  assign m_axi_ca_ARADDR[7] = \<const0> ;
  assign m_axi_ca_ARADDR[6] = \<const0> ;
  assign m_axi_ca_ARADDR[5] = \<const0> ;
  assign m_axi_ca_ARADDR[4] = \<const0> ;
  assign m_axi_ca_ARADDR[3] = \<const0> ;
  assign m_axi_ca_ARADDR[2] = \<const0> ;
  assign m_axi_ca_ARADDR[1] = \<const0> ;
  assign m_axi_ca_ARADDR[0] = \<const0> ;
  assign m_axi_ca_ARBURST[1] = \<const0> ;
  assign m_axi_ca_ARBURST[0] = \<const0> ;
  assign m_axi_ca_ARCACHE[3] = \<const0> ;
  assign m_axi_ca_ARCACHE[2] = \<const0> ;
  assign m_axi_ca_ARCACHE[1] = \<const0> ;
  assign m_axi_ca_ARCACHE[0] = \<const0> ;
  assign m_axi_ca_ARID[0] = \<const0> ;
  assign m_axi_ca_ARLEN[7] = \<const0> ;
  assign m_axi_ca_ARLEN[6] = \<const0> ;
  assign m_axi_ca_ARLEN[5] = \<const0> ;
  assign m_axi_ca_ARLEN[4] = \<const0> ;
  assign m_axi_ca_ARLEN[3] = \<const0> ;
  assign m_axi_ca_ARLEN[2] = \<const0> ;
  assign m_axi_ca_ARLEN[1] = \<const0> ;
  assign m_axi_ca_ARLEN[0] = \<const0> ;
  assign m_axi_ca_ARLOCK[1] = \<const0> ;
  assign m_axi_ca_ARLOCK[0] = \<const0> ;
  assign m_axi_ca_ARPROT[2] = \<const0> ;
  assign m_axi_ca_ARPROT[1] = \<const0> ;
  assign m_axi_ca_ARPROT[0] = \<const0> ;
  assign m_axi_ca_ARQOS[3] = \<const0> ;
  assign m_axi_ca_ARQOS[2] = \<const0> ;
  assign m_axi_ca_ARQOS[1] = \<const0> ;
  assign m_axi_ca_ARQOS[0] = \<const0> ;
  assign m_axi_ca_ARREGION[3] = \<const0> ;
  assign m_axi_ca_ARREGION[2] = \<const0> ;
  assign m_axi_ca_ARREGION[1] = \<const0> ;
  assign m_axi_ca_ARREGION[0] = \<const0> ;
  assign m_axi_ca_ARSIZE[2] = \<const0> ;
  assign m_axi_ca_ARSIZE[1] = \<const0> ;
  assign m_axi_ca_ARSIZE[0] = \<const0> ;
  assign m_axi_ca_ARUSER[0] = \<const0> ;
  assign m_axi_ca_ARVALID = \<const0> ;
  assign m_axi_ca_AWADDR[31:2] = \^m_axi_ca_AWADDR [31:2];
  assign m_axi_ca_AWADDR[1] = \<const0> ;
  assign m_axi_ca_AWADDR[0] = \<const0> ;
  assign m_axi_ca_AWBURST[1] = \<const0> ;
  assign m_axi_ca_AWBURST[0] = \<const0> ;
  assign m_axi_ca_AWCACHE[3] = \<const0> ;
  assign m_axi_ca_AWCACHE[2] = \<const0> ;
  assign m_axi_ca_AWCACHE[1] = \<const0> ;
  assign m_axi_ca_AWCACHE[0] = \<const0> ;
  assign m_axi_ca_AWID[0] = \<const0> ;
  assign m_axi_ca_AWLEN[7] = \<const0> ;
  assign m_axi_ca_AWLEN[6] = \<const0> ;
  assign m_axi_ca_AWLEN[5] = \<const0> ;
  assign m_axi_ca_AWLEN[4] = \<const0> ;
  assign m_axi_ca_AWLEN[3:0] = \^m_axi_ca_AWLEN [3:0];
  assign m_axi_ca_AWLOCK[1] = \<const0> ;
  assign m_axi_ca_AWLOCK[0] = \<const0> ;
  assign m_axi_ca_AWPROT[2] = \<const0> ;
  assign m_axi_ca_AWPROT[1] = \<const0> ;
  assign m_axi_ca_AWPROT[0] = \<const0> ;
  assign m_axi_ca_AWQOS[3] = \<const0> ;
  assign m_axi_ca_AWQOS[2] = \<const0> ;
  assign m_axi_ca_AWQOS[1] = \<const0> ;
  assign m_axi_ca_AWQOS[0] = \<const0> ;
  assign m_axi_ca_AWREGION[3] = \<const0> ;
  assign m_axi_ca_AWREGION[2] = \<const0> ;
  assign m_axi_ca_AWREGION[1] = \<const0> ;
  assign m_axi_ca_AWREGION[0] = \<const0> ;
  assign m_axi_ca_AWSIZE[2] = \<const0> ;
  assign m_axi_ca_AWSIZE[1] = \<const0> ;
  assign m_axi_ca_AWSIZE[0] = \<const0> ;
  assign m_axi_ca_AWUSER[0] = \<const0> ;
  assign m_axi_ca_WID[0] = \<const0> ;
  assign m_axi_ca_WUSER[0] = \<const0> ;
  assign s_axi_ap_BRESP[1] = \<const0> ;
  assign s_axi_ap_BRESP[0] = \<const0> ;
  assign s_axi_ap_RDATA[31] = \<const0> ;
  assign s_axi_ap_RDATA[30] = \<const0> ;
  assign s_axi_ap_RDATA[29] = \<const0> ;
  assign s_axi_ap_RDATA[28] = \<const0> ;
  assign s_axi_ap_RDATA[27] = \<const0> ;
  assign s_axi_ap_RDATA[26] = \<const0> ;
  assign s_axi_ap_RDATA[25] = \<const0> ;
  assign s_axi_ap_RDATA[24] = \<const0> ;
  assign s_axi_ap_RDATA[23] = \<const0> ;
  assign s_axi_ap_RDATA[22] = \<const0> ;
  assign s_axi_ap_RDATA[21] = \<const0> ;
  assign s_axi_ap_RDATA[20] = \<const0> ;
  assign s_axi_ap_RDATA[19] = \<const0> ;
  assign s_axi_ap_RDATA[18] = \<const0> ;
  assign s_axi_ap_RDATA[17] = \<const0> ;
  assign s_axi_ap_RDATA[16] = \<const0> ;
  assign s_axi_ap_RDATA[15:0] = \^s_axi_ap_RDATA [15:0];
  assign s_axi_ap_RRESP[1] = \<const0> ;
  assign s_axi_ap_RRESP[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Block_entry89_proc Block_entry89_proc_U0
       (.Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .CO(sub55_out_0_fu_104_p2[16]),
        .D(din[10:0]),
        .O(sub27_cast_out_0_fu_90_p1),
        .Q(a0_p),
        .S(ap_s_axi_U_n_162),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(ap_s_axi_U_n_109),
        .\ap_return_0_preg_reg[15]_0 (ap_return_0_preg_reg),
        .\ap_return_0_preg_reg[15]_1 (m),
        .\ap_return_1_preg_reg[14]_0 (ap_return_1_preg),
        .\ap_return_2_preg_reg[10]_0 ({Block_entry89_proc_U0_n_33,Block_entry89_proc_U0_n_34,Block_entry89_proc_U0_n_35,Block_entry89_proc_U0_n_36,Block_entry89_proc_U0_n_37,Block_entry89_proc_U0_n_38,Block_entry89_proc_U0_n_39,Block_entry89_proc_U0_n_40,Block_entry89_proc_U0_n_41,Block_entry89_proc_U0_n_42,Block_entry89_proc_U0_n_43}),
        .\ap_return_2_preg_reg[14]_0 (ap_return_2_preg),
        .\ap_return_2_preg_reg[14]_1 (b0_q),
        .\ap_return_2_preg_reg[2]_0 (ap_s_axi_U_n_163),
        .\ap_return_3_preg_reg[12]_0 ({Block_entry89_proc_U0_n_48,Block_entry89_proc_U0_n_49,Block_entry89_proc_U0_n_50,Block_entry89_proc_U0_n_51,Block_entry89_proc_U0_n_52,Block_entry89_proc_U0_n_53,Block_entry89_proc_U0_n_54,Block_entry89_proc_U0_n_55,Block_entry89_proc_U0_n_56,Block_entry89_proc_U0_n_57,Block_entry89_proc_U0_n_58,Block_entry89_proc_U0_n_59,Block_entry89_proc_U0_n_60}),
        .\ap_return_3_preg_reg[12]_1 ({ap_s_axi_U_n_164,ap_s_axi_U_n_165}),
        .\ap_return_3_preg_reg[15]_0 ({ap_return_3_preg[15],ap_return_3_preg[13]}),
        .\ap_return_3_preg_reg[15]_1 ({ap_s_axi_U_n_166,ap_s_axi_U_n_167}),
        .\ap_return_4_preg_reg[12]_0 ({Block_entry89_proc_U0_n_63,Block_entry89_proc_U0_n_64,Block_entry89_proc_U0_n_65,Block_entry89_proc_U0_n_66,Block_entry89_proc_U0_n_67,Block_entry89_proc_U0_n_68,Block_entry89_proc_U0_n_69,Block_entry89_proc_U0_n_70,Block_entry89_proc_U0_n_71,Block_entry89_proc_U0_n_72,Block_entry89_proc_U0_n_73,Block_entry89_proc_U0_n_74,Block_entry89_proc_U0_n_75}),
        .\ap_return_4_preg_reg[12]_1 ({ap_s_axi_U_n_168,ap_s_axi_U_n_169}),
        .\ap_return_4_preg_reg[15]_0 ({ap_return_4_preg[15],ap_return_4_preg[13]}),
        .\ap_return_4_preg_reg[15]_1 ({ap_s_axi_U_n_170,ap_s_axi_U_n_171}),
        .\ap_return_5_preg_reg[11]_0 ({Block_entry89_proc_U0_n_78,Block_entry89_proc_U0_n_79,Block_entry89_proc_U0_n_80,Block_entry89_proc_U0_n_81,Block_entry89_proc_U0_n_82,Block_entry89_proc_U0_n_83,Block_entry89_proc_U0_n_84,Block_entry89_proc_U0_n_85,Block_entry89_proc_U0_n_86,Block_entry89_proc_U0_n_87,Block_entry89_proc_U0_n_88,Block_entry89_proc_U0_n_89}),
        .\ap_return_5_preg_reg[16]_0 (ap_return_5_preg),
        .\ap_return_5_preg_reg[3]_0 ({ap_s_axi_U_n_172,ap_s_axi_U_n_173}),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\int_a0_p_reg[15] (lshr_ln130_cast_out_fu_54_p4),
        .\int_b0_q_reg[15] (lshr_ln131_cast_out_fu_74_p4),
        .\int_b0_q_reg[15]_0 (sext_ln133_fu_100_p1),
        .\int_m_reg[15] (sub55_out_0_fu_104_p2[15:12]),
        .\int_m_reg[15]_0 (Block_entry89_proc_U0_n_16));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Loop_VITIS_LOOP_133_1_proc Loop_VITIS_LOOP_133_1_proc_U0
       (.A({m_cast_loc_channel_U_n_66,m_cast_loc_channel_U_n_67,m_cast_loc_channel_U_n_68,m_cast_loc_channel_U_n_69,m_cast_loc_channel_U_n_70,m_cast_loc_channel_U_n_71,m_cast_loc_channel_U_n_72,m_cast_loc_channel_U_n_73,m_cast_loc_channel_U_n_74,m_cast_loc_channel_U_n_75,m_cast_loc_channel_U_n_76,m_cast_loc_channel_U_n_77,m_cast_loc_channel_U_n_78,m_cast_loc_channel_U_n_79,m_cast_loc_channel_U_n_80,m_cast_loc_channel_U_n_53,m_cast_loc_channel_U_n_81}),
        .B(lshr_ln131_cast_loc_channel_dout),
        .Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .CO(\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/icmp_ln143_fu_588_p2 ),
        .D(\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/add_ln25_7_fu_1051_p2 ),
        .DI({m_cast_loc_channel_U_n_118,m_cast_loc_channel_U_n_119}),
        .E(Loop_VITIS_LOOP_133_1_proc_U0_n_57),
        .Loop_VITIS_LOOP_133_1_proc_U0_ap_ready(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .Loop_VITIS_LOOP_133_1_proc_U0_ap_start(Loop_VITIS_LOOP_133_1_proc_U0_ap_start),
        .Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY),
        .O({m_cast_loc_channel_U_n_29,m_cast_loc_channel_U_n_30,m_cast_loc_channel_U_n_31,m_cast_loc_channel_U_n_32}),
        .P({Loop_VITIS_LOOP_133_1_proc_U0_n_29,Loop_VITIS_LOOP_133_1_proc_U0_n_30,Loop_VITIS_LOOP_133_1_proc_U0_n_31,Loop_VITIS_LOOP_133_1_proc_U0_n_32,Loop_VITIS_LOOP_133_1_proc_U0_n_33,Loop_VITIS_LOOP_133_1_proc_U0_n_34,Loop_VITIS_LOOP_133_1_proc_U0_n_35,Loop_VITIS_LOOP_133_1_proc_U0_n_36,Loop_VITIS_LOOP_133_1_proc_U0_n_37,Loop_VITIS_LOOP_133_1_proc_U0_n_38,Loop_VITIS_LOOP_133_1_proc_U0_n_39,Loop_VITIS_LOOP_133_1_proc_U0_n_40,Loop_VITIS_LOOP_133_1_proc_U0_n_41,Loop_VITIS_LOOP_133_1_proc_U0_n_42,Loop_VITIS_LOOP_133_1_proc_U0_n_43,Loop_VITIS_LOOP_133_1_proc_U0_n_44}),
        .Q(b0_q),
        .S(m_cast_loc_channel_U_n_138),
        .WEBWE(\store_unit/buff_wdata/push ),
        .\add_ln25_12_reg_2155_reg[19] (\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/add_ln25_12_fu_1092_p2 ),
        .\and_ln20_1_reg_2051_reg[0] (m_cast_loc_channel_U_n_49),
        .\and_ln20_1_reg_2051_reg[0]_i_15 ({m_cast_loc_channel_U_n_37,m_cast_loc_channel_U_n_38,m_cast_loc_channel_U_n_39,m_cast_loc_channel_U_n_40}),
        .\and_ln20_1_reg_2051_reg[0]_i_29 ({m_cast_loc_channel_U_n_33,m_cast_loc_channel_U_n_34,m_cast_loc_channel_U_n_35,m_cast_loc_channel_U_n_36}),
        .\and_ln20_1_reg_2051_reg[0]_i_3 ({m_cast_loc_channel_U_n_45,m_cast_loc_channel_U_n_46,m_cast_loc_channel_U_n_47,m_cast_loc_channel_U_n_48}),
        .\and_ln20_1_reg_2051_reg[0]_i_5 ({m_cast_loc_channel_U_n_41,m_cast_loc_channel_U_n_42,m_cast_loc_channel_U_n_43,m_cast_loc_channel_U_n_44}),
        .\and_ln20_2_reg_2059_reg[0] ({m_cast_loc_channel_U_n_62,m_cast_loc_channel_U_n_63,m_cast_loc_channel_U_n_64,m_cast_loc_channel_U_n_65}),
        .\and_ln20_2_reg_2059_reg[0]_i_18 ({m_cast_loc_channel_U_n_136,m_cast_loc_channel_U_n_137}),
        .\and_ln20_2_reg_2059_reg[0]_i_18_0 ({m_cast_loc_channel_U_n_50,m_cast_loc_channel_U_n_51,m_cast_loc_channel_U_n_52}),
        .\and_ln20_2_reg_2059_reg[0]_i_3 ({m_cast_loc_channel_U_n_58,m_cast_loc_channel_U_n_59,m_cast_loc_channel_U_n_60,m_cast_loc_channel_U_n_61}),
        .\and_ln20_2_reg_2059_reg[0]_i_5 ({m_cast_loc_channel_U_n_54,m_cast_loc_channel_U_n_55,m_cast_loc_channel_U_n_56,m_cast_loc_channel_U_n_57}),
        .\and_ln20_reg_2043_pp0_iter2_reg_reg[0] (Loop_VITIS_LOOP_133_1_proc_U0_n_52),
        .\and_ln20_reg_2043_reg[0]_i_11 ({m_cast_loc_channel_U_n_21,m_cast_loc_channel_U_n_22,m_cast_loc_channel_U_n_23,m_cast_loc_channel_U_n_24}),
        .\and_ln20_reg_2043_reg[0]_i_25 ({m_cast_loc_channel_U_n_1,m_cast_loc_channel_U_n_2,m_cast_loc_channel_U_n_3,m_cast_loc_channel_U_n_4}),
        .\and_ln20_reg_2043_reg[0]_i_5 ({m_cast_loc_channel_U_n_25,m_cast_loc_channel_U_n_26,m_cast_loc_channel_U_n_27,m_cast_loc_channel_U_n_28}),
        .\ap_CS_fsm_reg[0]_0 (Loop_VITIS_LOOP_133_1_proc_U0_n_217),
        .\ap_CS_fsm_reg[2]_0 (ap_CS_fsm_state3),
        .\ap_CS_fsm_reg[5]_0 (Loop_VITIS_LOOP_133_1_proc_U0_n_46),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Loop_VITIS_LOOP_133_1_proc_U0_n_216),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2(\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/ap_sig_allocacmp_t_2 ),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry89_proc_U0_ap_ready(ap_sync_reg_Block_entry89_proc_U0_ap_ready),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .bound_reg_800_reg_0(icmp_ln133_fu_514_p2),
        .bound_reg_800_reg_1(lshr_ln130_cast_loc_channel_dout),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .\ca_addr_reg_555_reg[29] (addr_c0),
        .dout({\load_unit/burst_ready ,aw_RDATA}),
        .dout_vld_reg(ca_m_axi_U_n_46),
        .empty_53_fu_675_p1(empty_53_fu_675_p1),
        .empty_n_reg(Loop_VITIS_LOOP_133_1_proc_U0_n_47),
        .empty_n_reg_0(Loop_VITIS_LOOP_133_1_proc_U0_n_61),
        .full_n_reg(aw_m_axi_U_n_34),
        .\i_fu_180_reg[0]_0 (p_0_in),
        .\i_fu_180_reg[14]_0 (empty_fu_551_p1),
        .icmp_ln141_reg_828(icmp_ln141_reg_828),
        .\icmp_ln141_reg_828_reg[0]_0 (icmp_ln141_fu_617_p2),
        .\icmp_ln143_reg_2022_pp0_iter3_reg_reg[0] (Loop_VITIS_LOOP_133_1_proc_U0_n_53),
        .in(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_ARADDR),
        .\indvar_flatten_fu_184_reg[0]_0 (sub55_loc_channel_U_n_5),
        .int_ap_ready_reg(ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg_n_0),
        .\j_fu_176_reg[0]_0 (lshr_ln131_cast_loc_channel_U_n_22),
        .\j_fu_176_reg[14]_0 (j_fu_176),
        .lshr_ln130_cast_loc_channel_empty_n(lshr_ln130_cast_loc_channel_empty_n),
        .lshr_ln131_cast_loc_channel_empty_n(lshr_ln131_cast_loc_channel_empty_n),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .m_axi_ca_WDATA(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_ca_WDATA),
        .m_cast_loc_channel_dout(m_cast_loc_channel_dout),
        .m_cast_loc_channel_empty_n(m_cast_loc_channel_empty_n),
        .mem_reg(bi_m_axi_U_n_34),
        .mul_ln133_1_reg_838_reg_0(select_ln133_1_fu_555_p3),
        .out(i_fu_180_reg),
        .pop(\load_unit/buff_rdata/pop ),
        .pop_3(\store_unit/user_resp/pop ),
        .pop_4(\store_unit/buff_wdata/pop ),
        .push(\load_unit/fifo_rreq/push_1 ),
        .push_0(\load_unit/fifo_rreq/push ),
        .push_2(\store_unit/fifo_wreq/push ),
        .ready_for_outstanding(\load_unit/ready_for_outstanding_0 ),
        .ready_for_outstanding_1(\load_unit/ready_for_outstanding ),
        .ready_for_outstanding_reg({\load_unit/burst_ready_2 ,bi_RDATA}),
        .\select_ln133_2_reg_813_reg[13]_0 ({ap_s_axi_U_n_74,ap_s_axi_U_n_75,ap_s_axi_U_n_76,ap_s_axi_U_n_77}),
        .\select_ln133_2_reg_813_reg[13]_1 ({ap_s_axi_U_n_86,ap_s_axi_U_n_87,ap_s_axi_U_n_88,ap_s_axi_U_n_89}),
        .\select_ln133_2_reg_813_reg[15]_0 (p_1_in),
        .\select_ln133_2_reg_813_reg[15]_1 (sub27_cast_loc_channel_U_n_5),
        .\select_ln133_2_reg_813_reg[15]_2 (ap_s_axi_U_n_78),
        .\select_ln133_2_reg_813_reg[15]_3 (ap_s_axi_U_n_90),
        .\select_ln133_2_reg_813_reg[15]_4 (ap_s_axi_U_n_91),
        .\select_ln133_2_reg_813_reg[15]_i_4_0 (a0_p[15:2]),
        .\select_ln133_2_reg_813_reg[9]_0 ({ap_s_axi_U_n_70,ap_s_axi_U_n_71,ap_s_axi_U_n_72,ap_s_axi_U_n_73}),
        .\select_ln133_2_reg_813_reg[9]_1 ({ap_s_axi_U_n_82,ap_s_axi_U_n_83,ap_s_axi_U_n_84,ap_s_axi_U_n_85}),
        .sub_ln141_fu_663_p2(sub_ln141_fu_663_p2),
        .\t_2_reg_2014_reg[15] (\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/t_2_reg_2014 ),
        .\trunc_ln133_reg_818_reg[1]_0 (trunc_ln133_fu_597_p1),
        .\trunc_ln133_reg_818_reg[5]_0 ({ap_s_axi_U_n_51,ap_s_axi_U_n_52,ap_s_axi_U_n_53}),
        .\trunc_ln133_reg_818_reg[5]_1 ({ap_s_axi_U_n_79,ap_s_axi_U_n_80,ap_s_axi_U_n_81}),
        .\trunc_ln141_reg_823_reg[10]_0 ({Loop_VITIS_LOOP_133_1_proc_U0_n_209,Loop_VITIS_LOOP_133_1_proc_U0_n_210,Loop_VITIS_LOOP_133_1_proc_U0_n_211,Loop_VITIS_LOOP_133_1_proc_U0_n_212}),
        .\trunc_ln141_reg_823_reg[11]_0 (trunc_ln141_reg_823),
        .\trunc_ln141_reg_823_reg[12]_0 ({Loop_VITIS_LOOP_133_1_proc_U0_n_213,Loop_VITIS_LOOP_133_1_proc_U0_n_214}),
        .\trunc_ln141_reg_823_reg[13]_0 (lshr_ln131_cast_loc_channel_U_n_2),
        .\trunc_ln141_reg_823_reg[2]_0 ({Loop_VITIS_LOOP_133_1_proc_U0_n_202,Loop_VITIS_LOOP_133_1_proc_U0_n_203,Loop_VITIS_LOOP_133_1_proc_U0_n_204}),
        .\trunc_ln141_reg_823_reg[6]_0 ({Loop_VITIS_LOOP_133_1_proc_U0_n_205,Loop_VITIS_LOOP_133_1_proc_U0_n_206,Loop_VITIS_LOOP_133_1_proc_U0_n_207,Loop_VITIS_LOOP_133_1_proc_U0_n_208}),
        .\trunc_ln25_1_reg_2145_reg[10] ({m_cast_loc_channel_U_n_120,m_cast_loc_channel_U_n_121,m_cast_loc_channel_U_n_122,m_cast_loc_channel_U_n_123}),
        .\trunc_ln25_1_reg_2145_reg[14] ({m_cast_loc_channel_U_n_124,m_cast_loc_channel_U_n_125,m_cast_loc_channel_U_n_126,m_cast_loc_channel_U_n_127}),
        .\trunc_ln25_1_reg_2145_reg[18] ({m_cast_loc_channel_U_n_128,m_cast_loc_channel_U_n_129,m_cast_loc_channel_U_n_130,m_cast_loc_channel_U_n_131}),
        .\trunc_ln25_1_reg_2145_reg[22] ({m_cast_loc_channel_U_n_132,m_cast_loc_channel_U_n_133}),
        .\trunc_ln25_1_reg_2145_reg[22]_0 (m_cast_loc_channel_U_n_142),
        .\trunc_ln25_1_reg_2145_reg[6] (m_cast_loc_channel_U_n_141),
        .\trunc_ln25_3_reg_2191_reg[29] (addr_a0),
        .\trunc_ln2_reg_2160_reg[29] (Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_ARADDR),
        .\trunc_ln58_3_reg_2175_reg[29] (addr_b0),
        .\zext_ln18_cast_reg_2000_reg[0] (Loop_VITIS_LOOP_133_1_proc_U0_n_170),
        .\zext_ln18_cast_reg_2000_reg[15] ({\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/zext_ln18_cast_reg_2000_reg [15:2],\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/zext_ln18_cast_reg_2000_reg [0]}),
        .\zext_ln18_cast_reg_2000_reg[15]_0 (m),
        .\zext_ln18_cast_reg_2000_reg[1] (Loop_VITIS_LOOP_133_1_proc_U0_n_154),
        .\zext_ln90_reg_537_reg[15] ({Loop_VITIS_LOOP_133_1_proc_U0_m_axi_ca_AWLEN,Loop_VITIS_LOOP_133_1_proc_U0_m_axi_ca_AWADDR}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ap_s_axi ap_s_axi_U
       (.A({m_cast_loc_channel_U_n_67,m_cast_loc_channel_U_n_68,m_cast_loc_channel_U_n_69,m_cast_loc_channel_U_n_70,m_cast_loc_channel_U_n_71,m_cast_loc_channel_U_n_72,m_cast_loc_channel_U_n_73,m_cast_loc_channel_U_n_74,m_cast_loc_channel_U_n_75,m_cast_loc_channel_U_n_76,m_cast_loc_channel_U_n_77,m_cast_loc_channel_U_n_78,m_cast_loc_channel_U_n_79,m_cast_loc_channel_U_n_80,m_cast_loc_channel_U_n_53}),
        .Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .CO(m_cast_loc_channel_U_n_117),
        .D({ap_s_axi_U_n_111,ap_s_axi_U_n_112,ap_s_axi_U_n_113,ap_s_axi_U_n_114,ap_s_axi_U_n_115,ap_s_axi_U_n_116,ap_s_axi_U_n_117,ap_s_axi_U_n_118,ap_s_axi_U_n_119,ap_s_axi_U_n_120,ap_s_axi_U_n_121,ap_s_axi_U_n_122,ap_s_axi_U_n_123,ap_s_axi_U_n_124,ap_s_axi_U_n_125,ap_s_axi_U_n_126}),
        .DI(m_cast_loc_channel_U_n_134),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_ap_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_ap_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_ap_WREADY),
        .Loop_VITIS_LOOP_133_1_proc_U0_ap_ready(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .O(sub27_cast_out_0_fu_90_p1),
        .Q(m),
        .S(m_cast_loc_channel_U_n_135),
        .\SRL_SIG_reg[0][14] (lshr_ln130_cast_out_fu_54_p4),
        .\SRL_SIG_reg[0][14]_0 (ap_return_1_preg),
        .\SRL_SIG_reg[0][14]_1 (lshr_ln131_cast_out_fu_74_p4),
        .\SRL_SIG_reg[0][14]_2 (ap_return_2_preg),
        .\SRL_SIG_reg[0][15] (ap_return_0_preg_reg),
        .\SRL_SIG_reg[0][15]_0 ({ap_return_3_preg[15],ap_return_3_preg[13]}),
        .\SRL_SIG_reg[0][15]_1 (sext_ln133_fu_100_p1),
        .\SRL_SIG_reg[0][15]_2 ({ap_return_4_preg[15],ap_return_4_preg[13]}),
        .\SRL_SIG_reg[0][15]_3 (sub55_out_0_fu_104_p2[15:12]),
        .\SRL_SIG_reg[0][16] (ap_return_5_preg),
        .\add_ln25_12_reg_2155[3]_i_8 (Loop_VITIS_LOOP_133_1_proc_U0_n_170),
        .\add_ln25_12_reg_2155[3]_i_8_0 (Loop_VITIS_LOOP_133_1_proc_U0_n_154),
        .\add_ln25_12_reg_2155_reg[19] (m_cast_loc_channel_U_n_82),
        .\add_ln25_12_reg_2155_reg[19]_i_8_0 (\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/zext_ln18_cast_reg_2000_reg [15:2]),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(sub55_loc_channel_U_n_3),
        .ap_idle(ap_idle),
        .\ap_return_1_preg_reg[14] (din[14:11]),
        .\ap_return_2_preg_reg[14] ({ap_s_axi_U_n_131,ap_s_axi_U_n_132,ap_s_axi_U_n_133,ap_s_axi_U_n_134}),
        .\ap_return_3_preg_reg[15] ({ap_s_axi_U_n_135,ap_s_axi_U_n_136}),
        .\ap_return_4_preg_reg[15] ({ap_s_axi_U_n_137,ap_s_axi_U_n_138}),
        .\ap_return_5_preg_reg[16] ({ap_s_axi_U_n_139,ap_s_axi_U_n_140,ap_s_axi_U_n_141,ap_s_axi_U_n_142,ap_s_axi_U_n_143}),
        .\ap_return_5_preg_reg[16]_0 (Block_entry89_proc_U0_n_16),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_s_axi_U_n_109),
        .ap_rst_n_1(ap_s_axi_U_n_176),
        .ap_rst_n_2(ap_s_axi_U_n_177),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_entry89_proc_U0_ap_ready(ap_sync_reg_Block_entry89_proc_U0_ap_ready),
        .ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg(ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg_n_0),
        .empty_53_fu_675_p1(empty_53_fu_675_p1),
        .\empty_53_reg_855_reg[5] ({Loop_VITIS_LOOP_133_1_proc_U0_n_202,Loop_VITIS_LOOP_133_1_proc_U0_n_203,Loop_VITIS_LOOP_133_1_proc_U0_n_204}),
        .icmp_ln141_reg_828(icmp_ln141_reg_828),
        .\int_a0_p_reg[12]_0 ({ap_s_axi_U_n_74,ap_s_axi_U_n_75,ap_s_axi_U_n_76,ap_s_axi_U_n_77}),
        .\int_a0_p_reg[12]_1 ({ap_s_axi_U_n_86,ap_s_axi_U_n_87,ap_s_axi_U_n_88,ap_s_axi_U_n_89}),
        .\int_a0_p_reg[13]_0 (ap_s_axi_U_n_78),
        .\int_a0_p_reg[13]_1 (ap_s_axi_U_n_90),
        .\int_a0_p_reg[15]_0 (a0_p),
        .\int_a0_p_reg[15]_1 (ap_s_axi_U_n_91),
        .\int_a0_p_reg[15]_2 ({ap_s_axi_U_n_164,ap_s_axi_U_n_165}),
        .\int_a0_p_reg[15]_3 ({ap_s_axi_U_n_166,ap_s_axi_U_n_167}),
        .\int_a0_p_reg[1]_0 (ap_s_axi_U_n_162),
        .\int_a0_p_reg[4]_0 ({ap_s_axi_U_n_51,ap_s_axi_U_n_52,ap_s_axi_U_n_53}),
        .\int_a0_p_reg[4]_1 ({ap_s_axi_U_n_79,ap_s_axi_U_n_80,ap_s_axi_U_n_81}),
        .\int_a0_p_reg[8]_0 ({ap_s_axi_U_n_70,ap_s_axi_U_n_71,ap_s_axi_U_n_72,ap_s_axi_U_n_73}),
        .\int_a0_p_reg[8]_1 ({ap_s_axi_U_n_82,ap_s_axi_U_n_83,ap_s_axi_U_n_84,ap_s_axi_U_n_85}),
        .\int_b0_q_reg[13]_0 (sub_ln141_fu_663_p2),
        .\int_b0_q_reg[15]_0 (b0_q),
        .\int_b0_q_reg[15]_1 ({ap_s_axi_U_n_168,ap_s_axi_U_n_169}),
        .\int_b0_q_reg[15]_2 ({ap_s_axi_U_n_170,ap_s_axi_U_n_171}),
        .\int_b0_q_reg[1]_0 (ap_s_axi_U_n_163),
        .\int_isr_reg[0]_0 (icmp_ln133_fu_514_p2),
        .\int_isr_reg[0]_1 (ap_CS_fsm_state3),
        .\int_m_reg[10]_0 ({ap_s_axi_U_n_43,ap_s_axi_U_n_44,ap_s_axi_U_n_45,ap_s_axi_U_n_46}),
        .\int_m_reg[14]_0 (\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/sub_ln25_3_fu_1068_p2 ),
        .\int_m_reg[14]_1 ({ap_s_axi_U_n_47,ap_s_axi_U_n_48,ap_s_axi_U_n_49,ap_s_axi_U_n_50}),
        .\int_m_reg[15]_0 (\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/add_ln25_12_fu_1092_p2 [19:16]),
        .\int_m_reg[15]_1 (sub55_out_0_fu_104_p2[16]),
        .\int_m_reg[2]_0 ({ap_s_axi_U_n_37,ap_s_axi_U_n_38}),
        .\int_m_reg[2]_1 ({ap_s_axi_U_n_172,ap_s_axi_U_n_173}),
        .\int_m_reg[6]_0 ({ap_s_axi_U_n_39,ap_s_axi_U_n_40,ap_s_axi_U_n_41,ap_s_axi_U_n_42}),
        .interrupt(interrupt),
        .out(i_fu_180_reg[11:0]),
        .\q_reg_850_reg[13] ({Loop_VITIS_LOOP_133_1_proc_U0_n_209,Loop_VITIS_LOOP_133_1_proc_U0_n_210,Loop_VITIS_LOOP_133_1_proc_U0_n_211,Loop_VITIS_LOOP_133_1_proc_U0_n_212}),
        .\q_reg_850_reg[15] ({Loop_VITIS_LOOP_133_1_proc_U0_n_213,Loop_VITIS_LOOP_133_1_proc_U0_n_214}),
        .\q_reg_850_reg[15]_0 (trunc_ln141_reg_823),
        .\q_reg_850_reg[9] ({Loop_VITIS_LOOP_133_1_proc_U0_n_205,Loop_VITIS_LOOP_133_1_proc_U0_n_206,Loop_VITIS_LOOP_133_1_proc_U0_n_207,Loop_VITIS_LOOP_133_1_proc_U0_n_208}),
        .s_axi_ap_ARADDR(s_axi_ap_ARADDR),
        .s_axi_ap_ARVALID(s_axi_ap_ARVALID),
        .s_axi_ap_AWADDR(s_axi_ap_AWADDR),
        .s_axi_ap_AWVALID(s_axi_ap_AWVALID),
        .s_axi_ap_BREADY(s_axi_ap_BREADY),
        .s_axi_ap_BVALID(s_axi_ap_BVALID),
        .s_axi_ap_RDATA(\^s_axi_ap_RDATA ),
        .s_axi_ap_RREADY(s_axi_ap_RREADY),
        .s_axi_ap_RVALID(s_axi_ap_RVALID),
        .s_axi_ap_WDATA(s_axi_ap_WDATA[15:0]),
        .s_axi_ap_WSTRB(s_axi_ap_WSTRB[1:0]),
        .s_axi_ap_WVALID(s_axi_ap_WVALID),
        .\select_ln133_2_reg_813_reg[15]_i_2 (empty_fu_551_p1[13:1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry89_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_s_axi_U_n_177),
        .Q(ap_sync_reg_Block_entry89_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_s_axi_U_n_176),
        .Q(ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_lshr_ln130_cast_loc_channel),
        .Q(ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel),
        .R(ap_sync_reg_channel_write_sub55_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_lshr_ln131_cast_loc_channel),
        .Q(ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel),
        .R(ap_sync_reg_channel_write_sub55_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_m_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_m_cast_loc_channel),
        .Q(ap_sync_reg_channel_write_m_cast_loc_channel),
        .R(ap_sync_reg_channel_write_sub55_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_sub27_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_sub27_cast_loc_channel),
        .Q(ap_sync_reg_channel_write_sub27_cast_loc_channel),
        .R(ap_sync_reg_channel_write_sub55_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_sub37_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_sub37_cast_loc_channel),
        .Q(ap_sync_reg_channel_write_sub37_cast_loc_channel),
        .R(ap_sync_reg_channel_write_sub55_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_sub55_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_sub55_loc_channel),
        .Q(ap_sync_reg_channel_write_sub55_loc_channel_reg_n_0),
        .R(ap_sync_reg_channel_write_sub55_loc_channel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi aw_m_axi_U
       (.D({m_axi_aw_RLAST,m_axi_aw_RDATA}),
        .Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .\could_multi_bursts.burst_valid_reg (m_axi_aw_ARVALID),
        .dout({\load_unit/burst_ready ,aw_RDATA}),
        .empty_n_reg(aw_m_axi_U_n_34),
        .full_n_reg(Loop_VITIS_LOOP_133_1_proc_U0_n_47),
        .in(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_ARADDR),
        .m_axi_aw_ARADDR(\^m_axi_aw_ARADDR ),
        .m_axi_aw_ARLEN(\^m_axi_aw_ARLEN ),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .push(\load_unit/fifo_rreq/push_1 ),
        .ready_for_outstanding(\load_unit/ready_for_outstanding_0 ),
        .s_ready_t_reg(m_axi_aw_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi bi_m_axi_U
       (.D({m_axi_bi_RLAST,m_axi_bi_RDATA}),
        .Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .\could_multi_bursts.burst_valid_reg (m_axi_bi_ARVALID),
        .dout({\load_unit/burst_ready_2 ,bi_RDATA}),
        .empty_n_reg(bi_m_axi_U_n_34),
        .in(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_ARADDR),
        .\mOutPtr_reg[3] (Loop_VITIS_LOOP_133_1_proc_U0_n_53),
        .\mOutPtr_reg[3]_0 (Loop_VITIS_LOOP_133_1_proc_U0_n_52),
        .\mOutPtr_reg[3]_1 (Loop_VITIS_LOOP_133_1_proc_U0_n_46),
        .m_axi_bi_ARADDR(\^m_axi_bi_ARADDR ),
        .m_axi_bi_ARLEN(\^m_axi_bi_ARLEN ),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .mem_reg(Loop_VITIS_LOOP_133_1_proc_U0_n_216),
        .pop(\load_unit/buff_rdata/pop ),
        .push(\load_unit/fifo_rreq/push ),
        .ready_for_outstanding(\load_unit/ready_for_outstanding ),
        .s_ready_t_reg(m_axi_bi_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi ca_m_axi_U
       (.E(Loop_VITIS_LOOP_133_1_proc_U0_n_57),
        .Q({m_axi_ca_WLAST,m_axi_ca_WSTRB,m_axi_ca_WDATA}),
        .WEBWE(\store_unit/buff_wdata/push ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .\data_p1_reg[35] ({\^m_axi_ca_AWLEN ,\^m_axi_ca_AWADDR }),
        .din(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_ca_WDATA),
        .dout_vld_reg(Loop_VITIS_LOOP_133_1_proc_U0_n_61),
        .empty_n_reg(ca_m_axi_U_n_46),
        .in({Loop_VITIS_LOOP_133_1_proc_U0_m_axi_ca_AWLEN,Loop_VITIS_LOOP_133_1_proc_U0_m_axi_ca_AWADDR}),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .pop(\store_unit/buff_wdata/pop ),
        .pop_0(\store_unit/user_resp/pop ),
        .push(\store_unit/fifo_wreq/push ),
        .s_ready_t_reg(m_axi_ca_BREADY),
        .s_ready_t_reg_0(m_axi_ca_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(addr_a0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\int_addr_b0_reg[31]_0 (addr_b0),
        .\int_addr_c0_reg[31]_0 (addr_c0),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w15_d2_S lshr_ln130_cast_loc_channel_U
       (.Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .D(din),
        .Loop_VITIS_LOOP_133_1_proc_U0_ap_ready(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .\SRL_SIG_reg[1][14] (lshr_ln130_cast_loc_channel_dout),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_lshr_ln130_cast_loc_channel(ap_sync_channel_write_lshr_ln130_cast_loc_channel),
        .ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel(ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel),
        .lshr_ln130_cast_loc_channel_empty_n(lshr_ln130_cast_loc_channel_empty_n),
        .\mOutPtr_reg[0]_0 (icmp_ln133_fu_514_p2),
        .\mOutPtr_reg[0]_1 (ap_CS_fsm_state3),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w15_d2_S_0 lshr_ln131_cast_loc_channel_U
       (.B(lshr_ln131_cast_loc_channel_dout),
        .Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .D({ap_s_axi_U_n_131,ap_s_axi_U_n_132,ap_s_axi_U_n_133,ap_s_axi_U_n_134,Block_entry89_proc_U0_n_33,Block_entry89_proc_U0_n_34,Block_entry89_proc_U0_n_35,Block_entry89_proc_U0_n_36,Block_entry89_proc_U0_n_37,Block_entry89_proc_U0_n_38,Block_entry89_proc_U0_n_39,Block_entry89_proc_U0_n_40,Block_entry89_proc_U0_n_41,Block_entry89_proc_U0_n_42,Block_entry89_proc_U0_n_43}),
        .Loop_VITIS_LOOP_133_1_proc_U0_ap_ready(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .Loop_VITIS_LOOP_133_1_proc_U0_ap_start(Loop_VITIS_LOOP_133_1_proc_U0_ap_start),
        .\SRL_SIG_reg[1][14] (p_0_in),
        .\ap_CS_fsm_reg[0] (sub55_loc_channel_U_n_5),
        .\ap_CS_fsm_reg[2] (lshr_ln131_cast_loc_channel_U_n_2),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_lshr_ln131_cast_loc_channel(ap_sync_channel_write_lshr_ln131_cast_loc_channel),
        .ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel(ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel),
        .\i_fu_180_reg[0] (select_ln133_1_fu_555_p3),
        .\j_fu_176_reg[0] (lshr_ln131_cast_loc_channel_U_n_22),
        .\j_fu_176_reg[0]_i_2 (j_fu_176),
        .lshr_ln130_cast_loc_channel_empty_n(lshr_ln130_cast_loc_channel_empty_n),
        .lshr_ln131_cast_loc_channel_empty_n(lshr_ln131_cast_loc_channel_empty_n),
        .lshr_ln131_cast_loc_channel_full_n(lshr_ln131_cast_loc_channel_full_n),
        .\mOutPtr_reg[0]_0 (icmp_ln133_fu_514_p2),
        .m_cast_loc_channel_empty_n(m_cast_loc_channel_empty_n),
        .out(i_fu_180_reg[0]),
        .\trunc_ln141_reg_823_reg[13] (ap_CS_fsm_state3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S m_cast_loc_channel_U
       (.A({m_cast_loc_channel_U_n_66,m_cast_loc_channel_U_n_67,m_cast_loc_channel_U_n_68,m_cast_loc_channel_U_n_69,m_cast_loc_channel_U_n_70,m_cast_loc_channel_U_n_71,m_cast_loc_channel_U_n_72,m_cast_loc_channel_U_n_73,m_cast_loc_channel_U_n_74,m_cast_loc_channel_U_n_75,m_cast_loc_channel_U_n_76,m_cast_loc_channel_U_n_77,m_cast_loc_channel_U_n_78,m_cast_loc_channel_U_n_79,m_cast_loc_channel_U_n_80,m_cast_loc_channel_U_n_81}),
        .Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .CO(m_cast_loc_channel_U_n_117),
        .D(\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/add_ln25_7_fu_1051_p2 ),
        .DI({m_cast_loc_channel_U_n_118,m_cast_loc_channel_U_n_119}),
        .Loop_VITIS_LOOP_133_1_proc_U0_ap_ready(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .O({m_cast_loc_channel_U_n_29,m_cast_loc_channel_U_n_30,m_cast_loc_channel_U_n_31,m_cast_loc_channel_U_n_32}),
        .P({Loop_VITIS_LOOP_133_1_proc_U0_n_29,Loop_VITIS_LOOP_133_1_proc_U0_n_30,Loop_VITIS_LOOP_133_1_proc_U0_n_31,Loop_VITIS_LOOP_133_1_proc_U0_n_32,Loop_VITIS_LOOP_133_1_proc_U0_n_33,Loop_VITIS_LOOP_133_1_proc_U0_n_34,Loop_VITIS_LOOP_133_1_proc_U0_n_35,Loop_VITIS_LOOP_133_1_proc_U0_n_36,Loop_VITIS_LOOP_133_1_proc_U0_n_37,Loop_VITIS_LOOP_133_1_proc_U0_n_38,Loop_VITIS_LOOP_133_1_proc_U0_n_39,Loop_VITIS_LOOP_133_1_proc_U0_n_40,Loop_VITIS_LOOP_133_1_proc_U0_n_41,Loop_VITIS_LOOP_133_1_proc_U0_n_42,Loop_VITIS_LOOP_133_1_proc_U0_n_43,Loop_VITIS_LOOP_133_1_proc_U0_n_44}),
        .S(m_cast_loc_channel_U_n_135),
        .\SRL_SIG_reg[0][0] (m_cast_loc_channel_U_n_138),
        .\SRL_SIG_reg[0][15] ({ap_s_axi_U_n_111,ap_s_axi_U_n_112,ap_s_axi_U_n_113,ap_s_axi_U_n_114,ap_s_axi_U_n_115,ap_s_axi_U_n_116,ap_s_axi_U_n_117,ap_s_axi_U_n_118,ap_s_axi_U_n_119,ap_s_axi_U_n_120,ap_s_axi_U_n_121,ap_s_axi_U_n_122,ap_s_axi_U_n_123,ap_s_axi_U_n_124,ap_s_axi_U_n_125,ap_s_axi_U_n_126}),
        .\SRL_SIG_reg[1][0] ({m_cast_loc_channel_U_n_1,m_cast_loc_channel_U_n_2,m_cast_loc_channel_U_n_3,m_cast_loc_channel_U_n_4}),
        .\SRL_SIG_reg[1][0]_0 ({m_cast_loc_channel_U_n_50,m_cast_loc_channel_U_n_51,m_cast_loc_channel_U_n_52,m_cast_loc_channel_U_n_53}),
        .\SRL_SIG_reg[1][11] ({m_cast_loc_channel_U_n_41,m_cast_loc_channel_U_n_42,m_cast_loc_channel_U_n_43,m_cast_loc_channel_U_n_44}),
        .\SRL_SIG_reg[1][12] ({m_cast_loc_channel_U_n_25,m_cast_loc_channel_U_n_26,m_cast_loc_channel_U_n_27,m_cast_loc_channel_U_n_28}),
        .\SRL_SIG_reg[1][12]_0 ({m_cast_loc_channel_U_n_58,m_cast_loc_channel_U_n_59,m_cast_loc_channel_U_n_60,m_cast_loc_channel_U_n_61}),
        .\SRL_SIG_reg[1][13] ({m_cast_loc_channel_U_n_128,m_cast_loc_channel_U_n_129,m_cast_loc_channel_U_n_130,m_cast_loc_channel_U_n_131}),
        .\SRL_SIG_reg[1][15] ({m_cast_loc_channel_U_n_45,m_cast_loc_channel_U_n_46,m_cast_loc_channel_U_n_47,m_cast_loc_channel_U_n_48}),
        .\SRL_SIG_reg[1][15]_0 ({m_cast_loc_channel_U_n_62,m_cast_loc_channel_U_n_63,m_cast_loc_channel_U_n_64,m_cast_loc_channel_U_n_65}),
        .\SRL_SIG_reg[1][15]_1 (m_cast_loc_channel_U_n_82),
        .\SRL_SIG_reg[1][15]_2 (m_cast_loc_channel_U_n_142),
        .\SRL_SIG_reg[1][1] ({m_cast_loc_channel_U_n_33,m_cast_loc_channel_U_n_34,m_cast_loc_channel_U_n_35,m_cast_loc_channel_U_n_36}),
        .\SRL_SIG_reg[1][1]_0 ({m_cast_loc_channel_U_n_136,m_cast_loc_channel_U_n_137}),
        .\SRL_SIG_reg[1][5] ({m_cast_loc_channel_U_n_120,m_cast_loc_channel_U_n_121,m_cast_loc_channel_U_n_122,m_cast_loc_channel_U_n_123}),
        .\SRL_SIG_reg[1][7] ({m_cast_loc_channel_U_n_37,m_cast_loc_channel_U_n_38,m_cast_loc_channel_U_n_39,m_cast_loc_channel_U_n_40}),
        .\SRL_SIG_reg[1][8] ({m_cast_loc_channel_U_n_21,m_cast_loc_channel_U_n_22,m_cast_loc_channel_U_n_23,m_cast_loc_channel_U_n_24}),
        .\SRL_SIG_reg[1][8]_0 ({m_cast_loc_channel_U_n_54,m_cast_loc_channel_U_n_55,m_cast_loc_channel_U_n_56,m_cast_loc_channel_U_n_57}),
        .\SRL_SIG_reg[1][9] ({m_cast_loc_channel_U_n_124,m_cast_loc_channel_U_n_125,m_cast_loc_channel_U_n_126,m_cast_loc_channel_U_n_127}),
        .\add_ln25_12_reg_2155[15]_i_9 (\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/add_ln25_12_fu_1092_p2 [15:0]),
        .\add_ln25_12_reg_2155_reg[11] ({ap_s_axi_U_n_43,ap_s_axi_U_n_44,ap_s_axi_U_n_45,ap_s_axi_U_n_46}),
        .\add_ln25_12_reg_2155_reg[15] ({ap_s_axi_U_n_47,ap_s_axi_U_n_48,ap_s_axi_U_n_49,ap_s_axi_U_n_50}),
        .\add_ln25_12_reg_2155_reg[19] (\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/sub_ln25_3_fu_1068_p2 ),
        .\add_ln25_12_reg_2155_reg[3] ({ap_s_axi_U_n_37,ap_s_axi_U_n_38}),
        .\add_ln25_12_reg_2155_reg[3]_0 (\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/zext_ln18_cast_reg_2000_reg [0]),
        .\add_ln25_12_reg_2155_reg[7] ({ap_s_axi_U_n_39,ap_s_axi_U_n_40,ap_s_axi_U_n_41,ap_s_axi_U_n_42}),
        .\and_ln20_1_reg_2051_reg[0]_i_14 (m_cast_loc_channel_U_n_49),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2(\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/ap_sig_allocacmp_t_2 [1:0]),
        .ap_sync_channel_write_m_cast_loc_channel(ap_sync_channel_write_m_cast_loc_channel),
        .ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel(ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel),
        .ap_sync_reg_channel_write_m_cast_loc_channel(ap_sync_reg_channel_write_m_cast_loc_channel),
        .ap_sync_reg_channel_write_m_cast_loc_channel_reg(m_cast_loc_channel_U_n_139),
        .\int_m_reg[14] (m_cast_loc_channel_U_n_134),
        .lshr_ln131_cast_loc_channel_full_n(lshr_ln131_cast_loc_channel_full_n),
        .\mOutPtr_reg[0]_0 (icmp_ln133_fu_514_p2),
        .\mOutPtr_reg[0]_1 (ap_CS_fsm_state3),
        .m_cast_loc_channel_dout(m_cast_loc_channel_dout),
        .m_cast_loc_channel_empty_n(m_cast_loc_channel_empty_n),
        .shl_ln25_mid2_reg_860_reg({m_cast_loc_channel_U_n_132,m_cast_loc_channel_U_n_133}),
        .\t_2_reg_2014_reg[0] (m_cast_loc_channel_U_n_141),
        .\trunc_ln25_1_reg_2145_reg[22]_i_2 (\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/t_2_reg_2014 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w16_d2_S sub27_cast_loc_channel_U
       (.Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .D({ap_s_axi_U_n_135,ap_s_axi_U_n_136,Block_entry89_proc_U0_n_48,Block_entry89_proc_U0_n_49,Block_entry89_proc_U0_n_50,Block_entry89_proc_U0_n_51,Block_entry89_proc_U0_n_52,Block_entry89_proc_U0_n_53,Block_entry89_proc_U0_n_54,Block_entry89_proc_U0_n_55,Block_entry89_proc_U0_n_56,Block_entry89_proc_U0_n_57,Block_entry89_proc_U0_n_58,Block_entry89_proc_U0_n_59,Block_entry89_proc_U0_n_60}),
        .Loop_VITIS_LOOP_133_1_proc_U0_ap_ready(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .\SRL_SIG_reg[0][15] (p_1_in),
        .\SRL_SIG_reg[0][15]_0 (sub27_cast_loc_channel_U_n_5),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_channel_write_sub27_cast_loc_channel(ap_sync_channel_write_sub27_cast_loc_channel),
        .ap_sync_reg_Block_entry89_proc_U0_ap_ready(ap_sync_reg_Block_entry89_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_sub27_cast_loc_channel(ap_sync_reg_channel_write_sub27_cast_loc_channel),
        .\int_a0_p_reg[1] (trunc_ln133_fu_597_p1),
        .int_ap_idle_reg(Loop_VITIS_LOOP_133_1_proc_U0_n_217),
        .lshr_ln130_cast_loc_channel_empty_n(lshr_ln130_cast_loc_channel_empty_n),
        .lshr_ln131_cast_loc_channel_empty_n(lshr_ln131_cast_loc_channel_empty_n),
        .\mOutPtr_reg[0]_0 (icmp_ln133_fu_514_p2),
        .\mOutPtr_reg[0]_1 (ap_CS_fsm_state3),
        .m_cast_loc_channel_empty_n(m_cast_loc_channel_empty_n),
        .out(i_fu_180_reg),
        .\select_ln133_2_reg_813_reg[15]_i_3 (empty_fu_551_p1),
        .sub27_cast_loc_channel_empty_n(sub27_cast_loc_channel_empty_n),
        .sub27_cast_loc_channel_full_n(sub27_cast_loc_channel_full_n),
        .sub37_cast_loc_channel_empty_n(sub37_cast_loc_channel_empty_n),
        .sub55_loc_channel_empty_n(sub55_loc_channel_empty_n),
        .\trunc_ln133_reg_818_reg[0] (p_0_in),
        .\trunc_ln133_reg_818_reg[1] (a0_p[1:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w16_d2_S_1 sub37_cast_loc_channel_U
       (.Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .D({ap_s_axi_U_n_137,ap_s_axi_U_n_138,Block_entry89_proc_U0_n_63,Block_entry89_proc_U0_n_64,Block_entry89_proc_U0_n_65,Block_entry89_proc_U0_n_66,Block_entry89_proc_U0_n_67,Block_entry89_proc_U0_n_68,Block_entry89_proc_U0_n_69,Block_entry89_proc_U0_n_70,Block_entry89_proc_U0_n_71,Block_entry89_proc_U0_n_72,Block_entry89_proc_U0_n_73,Block_entry89_proc_U0_n_74,Block_entry89_proc_U0_n_75}),
        .Loop_VITIS_LOOP_133_1_proc_U0_ap_ready(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .\SRL_SIG_reg[0][15] (icmp_ln141_fu_617_p2),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_sub37_cast_loc_channel(ap_sync_channel_write_sub37_cast_loc_channel),
        .ap_sync_reg_channel_write_sub27_cast_loc_channel(ap_sync_reg_channel_write_sub27_cast_loc_channel),
        .ap_sync_reg_channel_write_sub37_cast_loc_channel(ap_sync_reg_channel_write_sub37_cast_loc_channel),
        .ap_sync_reg_channel_write_sub37_cast_loc_channel_reg(sub37_cast_loc_channel_U_n_3),
        .\icmp_ln141_reg_828_reg[0] (p_0_in),
        .\icmp_ln141_reg_828_reg[0]_0 (j_fu_176),
        .\mOutPtr_reg[0]_0 (icmp_ln133_fu_514_p2),
        .\mOutPtr_reg[0]_1 (ap_CS_fsm_state3),
        .sub27_cast_loc_channel_full_n(sub27_cast_loc_channel_full_n),
        .sub37_cast_loc_channel_empty_n(sub37_cast_loc_channel_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_2 sub55_loc_channel_U
       (.Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .CO(\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/icmp_ln143_fu_588_p2 ),
        .D({ap_s_axi_U_n_139,ap_s_axi_U_n_140,ap_s_axi_U_n_141,ap_s_axi_U_n_142,ap_s_axi_U_n_143,Block_entry89_proc_U0_n_78,Block_entry89_proc_U0_n_79,Block_entry89_proc_U0_n_80,Block_entry89_proc_U0_n_81,Block_entry89_proc_U0_n_82,Block_entry89_proc_U0_n_83,Block_entry89_proc_U0_n_84,Block_entry89_proc_U0_n_85,Block_entry89_proc_U0_n_86,Block_entry89_proc_U0_n_87,Block_entry89_proc_U0_n_88,Block_entry89_proc_U0_n_89}),
        .Loop_VITIS_LOOP_133_1_proc_U0_ap_ready(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .\SRL_SIG_reg[0][16] (ap_sync_reg_channel_write_sub55_loc_channel_reg_n_0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_t_2(\grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/ap_sig_allocacmp_t_2 ),
        .ap_sync_channel_write_sub55_loc_channel(ap_sync_channel_write_sub55_loc_channel),
        .ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg(sub55_loc_channel_U_n_5),
        .ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel(ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel),
        .ap_sync_reg_channel_write_sub55_loc_channel(ap_sync_reg_channel_write_sub55_loc_channel),
        .ap_sync_reg_channel_write_sub55_loc_channel_reg(sub55_loc_channel_U_n_3),
        .ap_sync_reg_channel_write_sub55_loc_channel_reg_0(m_cast_loc_channel_U_n_139),
        .ap_sync_reg_channel_write_sub55_loc_channel_reg_1(sub37_cast_loc_channel_U_n_3),
        .\indvar_flatten_fu_184_reg[0] (ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg_n_0),
        .\mOutPtr_reg[0]_0 (icmp_ln133_fu_514_p2),
        .\mOutPtr_reg[0]_1 (ap_CS_fsm_state3),
        .push(push),
        .sub27_cast_loc_channel_empty_n(sub27_cast_loc_channel_empty_n),
        .sub37_cast_loc_channel_empty_n(sub37_cast_loc_channel_empty_n),
        .sub55_loc_channel_empty_n(sub55_loc_channel_empty_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Block_entry89_proc
   (\int_a0_p_reg[15] ,
    \int_b0_q_reg[15] ,
    O,
    \int_b0_q_reg[15]_0 ,
    \int_m_reg[15] ,
    \int_m_reg[15]_0 ,
    ap_done_reg,
    D,
    \ap_return_1_preg_reg[14]_0 ,
    \ap_return_2_preg_reg[10]_0 ,
    \ap_return_2_preg_reg[14]_0 ,
    \ap_return_3_preg_reg[12]_0 ,
    \ap_return_3_preg_reg[15]_0 ,
    \ap_return_4_preg_reg[12]_0 ,
    \ap_return_4_preg_reg[15]_0 ,
    \ap_return_5_preg_reg[11]_0 ,
    \ap_return_5_preg_reg[16]_0 ,
    \ap_return_0_preg_reg[15]_0 ,
    Q,
    S,
    \ap_return_2_preg_reg[14]_1 ,
    \ap_return_2_preg_reg[2]_0 ,
    \ap_return_3_preg_reg[12]_1 ,
    \ap_return_3_preg_reg[15]_1 ,
    \ap_return_4_preg_reg[12]_1 ,
    \ap_return_4_preg_reg[15]_1 ,
    CO,
    \ap_return_0_preg_reg[15]_1 ,
    \ap_return_5_preg_reg[3]_0 ,
    ap_done_reg_reg_0,
    ap_clk,
    Block_entry89_proc_U0_ap_ready,
    ap_rst_n_inv);
  output [3:0]\int_a0_p_reg[15] ;
  output [3:0]\int_b0_q_reg[15] ;
  output [1:0]O;
  output [1:0]\int_b0_q_reg[15]_0 ;
  output [3:0]\int_m_reg[15] ;
  output [0:0]\int_m_reg[15]_0 ;
  output ap_done_reg;
  output [10:0]D;
  output [3:0]\ap_return_1_preg_reg[14]_0 ;
  output [10:0]\ap_return_2_preg_reg[10]_0 ;
  output [3:0]\ap_return_2_preg_reg[14]_0 ;
  output [12:0]\ap_return_3_preg_reg[12]_0 ;
  output [1:0]\ap_return_3_preg_reg[15]_0 ;
  output [12:0]\ap_return_4_preg_reg[12]_0 ;
  output [1:0]\ap_return_4_preg_reg[15]_0 ;
  output [11:0]\ap_return_5_preg_reg[11]_0 ;
  output [4:0]\ap_return_5_preg_reg[16]_0 ;
  output [15:0]\ap_return_0_preg_reg[15]_0 ;
  input [15:0]Q;
  input [0:0]S;
  input [15:0]\ap_return_2_preg_reg[14]_1 ;
  input [0:0]\ap_return_2_preg_reg[2]_0 ;
  input [1:0]\ap_return_3_preg_reg[12]_1 ;
  input [1:0]\ap_return_3_preg_reg[15]_1 ;
  input [1:0]\ap_return_4_preg_reg[12]_1 ;
  input [1:0]\ap_return_4_preg_reg[15]_1 ;
  input [0:0]CO;
  input [15:0]\ap_return_0_preg_reg[15]_1 ;
  input [1:0]\ap_return_5_preg_reg[3]_0 ;
  input ap_done_reg_reg_0;
  input ap_clk;
  input Block_entry89_proc_U0_ap_ready;
  input ap_rst_n_inv;

  wire Block_entry89_proc_U0_ap_ready;
  wire [0:0]CO;
  wire [10:0]D;
  wire [1:0]O;
  wire [15:0]Q;
  wire [0:0]S;
  wire add_ln130_fu_48_p2_carry__0_n_0;
  wire add_ln130_fu_48_p2_carry__0_n_1;
  wire add_ln130_fu_48_p2_carry__0_n_2;
  wire add_ln130_fu_48_p2_carry__0_n_3;
  wire add_ln130_fu_48_p2_carry__1_n_0;
  wire add_ln130_fu_48_p2_carry__1_n_1;
  wire add_ln130_fu_48_p2_carry__1_n_2;
  wire add_ln130_fu_48_p2_carry__1_n_3;
  wire add_ln130_fu_48_p2_carry__2_n_2;
  wire add_ln130_fu_48_p2_carry__2_n_3;
  wire add_ln130_fu_48_p2_carry_n_0;
  wire add_ln130_fu_48_p2_carry_n_1;
  wire add_ln130_fu_48_p2_carry_n_2;
  wire add_ln130_fu_48_p2_carry_n_3;
  wire add_ln131_fu_68_p2_carry__0_n_0;
  wire add_ln131_fu_68_p2_carry__0_n_1;
  wire add_ln131_fu_68_p2_carry__0_n_2;
  wire add_ln131_fu_68_p2_carry__0_n_3;
  wire add_ln131_fu_68_p2_carry__1_n_0;
  wire add_ln131_fu_68_p2_carry__1_n_1;
  wire add_ln131_fu_68_p2_carry__1_n_2;
  wire add_ln131_fu_68_p2_carry__1_n_3;
  wire add_ln131_fu_68_p2_carry__2_n_2;
  wire add_ln131_fu_68_p2_carry__2_n_3;
  wire add_ln131_fu_68_p2_carry_n_0;
  wire add_ln131_fu_68_p2_carry_n_1;
  wire add_ln131_fu_68_p2_carry_n_2;
  wire add_ln131_fu_68_p2_carry_n_3;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [15:0]\ap_return_0_preg_reg[15]_0 ;
  wire [15:0]\ap_return_0_preg_reg[15]_1 ;
  wire [10:0]ap_return_1_preg;
  wire [3:0]\ap_return_1_preg_reg[14]_0 ;
  wire [10:0]ap_return_2_preg;
  wire [10:0]\ap_return_2_preg_reg[10]_0 ;
  wire [3:0]\ap_return_2_preg_reg[14]_0 ;
  wire [15:0]\ap_return_2_preg_reg[14]_1 ;
  wire [0:0]\ap_return_2_preg_reg[2]_0 ;
  wire [12:0]ap_return_3_preg;
  wire \ap_return_3_preg[0]_i_1_n_0 ;
  wire [12:0]\ap_return_3_preg_reg[12]_0 ;
  wire [1:0]\ap_return_3_preg_reg[12]_1 ;
  wire [1:0]\ap_return_3_preg_reg[15]_0 ;
  wire [1:0]\ap_return_3_preg_reg[15]_1 ;
  wire [12:0]ap_return_4_preg;
  wire \ap_return_4_preg[0]_i_1_n_0 ;
  wire [12:0]\ap_return_4_preg_reg[12]_0 ;
  wire [1:0]\ap_return_4_preg_reg[12]_1 ;
  wire [1:0]\ap_return_4_preg_reg[15]_0 ;
  wire [1:0]\ap_return_4_preg_reg[15]_1 ;
  wire [11:0]ap_return_5_preg;
  wire [11:0]\ap_return_5_preg_reg[11]_0 ;
  wire [4:0]\ap_return_5_preg_reg[16]_0 ;
  wire [1:0]\ap_return_5_preg_reg[3]_0 ;
  wire ap_rst_n_inv;
  wire [3:0]\int_a0_p_reg[15] ;
  wire [3:0]\int_b0_q_reg[15] ;
  wire [1:0]\int_b0_q_reg[15]_0 ;
  wire [3:0]\int_m_reg[15] ;
  wire [0:0]\int_m_reg[15]_0 ;
  wire [10:0]lshr_ln130_cast_out_fu_54_p4;
  wire [10:0]lshr_ln131_cast_out_fu_74_p4;
  wire [12:1]sext_ln133_fu_100_p1;
  wire [12:1]sub27_cast_out_0_fu_90_p1;
  wire sub27_fu_84_p2_carry__0_i_1_n_0;
  wire sub27_fu_84_p2_carry__0_i_2_n_0;
  wire sub27_fu_84_p2_carry__0_i_3_n_0;
  wire sub27_fu_84_p2_carry__0_i_4_n_0;
  wire sub27_fu_84_p2_carry__0_n_0;
  wire sub27_fu_84_p2_carry__0_n_1;
  wire sub27_fu_84_p2_carry__0_n_2;
  wire sub27_fu_84_p2_carry__0_n_3;
  wire sub27_fu_84_p2_carry__1_i_3_n_0;
  wire sub27_fu_84_p2_carry__1_i_4_n_0;
  wire sub27_fu_84_p2_carry__1_n_0;
  wire sub27_fu_84_p2_carry__1_n_1;
  wire sub27_fu_84_p2_carry__1_n_2;
  wire sub27_fu_84_p2_carry__1_n_3;
  wire sub27_fu_84_p2_carry__2_n_3;
  wire sub27_fu_84_p2_carry_i_1_n_0;
  wire sub27_fu_84_p2_carry_i_2_n_0;
  wire sub27_fu_84_p2_carry_i_3_n_0;
  wire sub27_fu_84_p2_carry_i_4_n_0;
  wire sub27_fu_84_p2_carry_n_0;
  wire sub27_fu_84_p2_carry_n_1;
  wire sub27_fu_84_p2_carry_n_2;
  wire sub27_fu_84_p2_carry_n_3;
  wire sub37_fu_94_p2_carry__0_i_1_n_0;
  wire sub37_fu_94_p2_carry__0_i_2_n_0;
  wire sub37_fu_94_p2_carry__0_i_3_n_0;
  wire sub37_fu_94_p2_carry__0_i_4_n_0;
  wire sub37_fu_94_p2_carry__0_n_0;
  wire sub37_fu_94_p2_carry__0_n_1;
  wire sub37_fu_94_p2_carry__0_n_2;
  wire sub37_fu_94_p2_carry__0_n_3;
  wire sub37_fu_94_p2_carry__1_i_3_n_0;
  wire sub37_fu_94_p2_carry__1_i_4_n_0;
  wire sub37_fu_94_p2_carry__1_n_0;
  wire sub37_fu_94_p2_carry__1_n_1;
  wire sub37_fu_94_p2_carry__1_n_2;
  wire sub37_fu_94_p2_carry__1_n_3;
  wire sub37_fu_94_p2_carry__2_n_3;
  wire sub37_fu_94_p2_carry_i_1_n_0;
  wire sub37_fu_94_p2_carry_i_2_n_0;
  wire sub37_fu_94_p2_carry_i_3_n_0;
  wire sub37_fu_94_p2_carry_i_4_n_0;
  wire sub37_fu_94_p2_carry_n_0;
  wire sub37_fu_94_p2_carry_n_1;
  wire sub37_fu_94_p2_carry_n_2;
  wire sub37_fu_94_p2_carry_n_3;
  wire [11:0]sub55_out_0_fu_104_p2;
  wire sub55_out_0_fu_104_p2_carry__0_n_0;
  wire sub55_out_0_fu_104_p2_carry__0_n_1;
  wire sub55_out_0_fu_104_p2_carry__0_n_2;
  wire sub55_out_0_fu_104_p2_carry__0_n_3;
  wire sub55_out_0_fu_104_p2_carry__1_n_0;
  wire sub55_out_0_fu_104_p2_carry__1_n_1;
  wire sub55_out_0_fu_104_p2_carry__1_n_2;
  wire sub55_out_0_fu_104_p2_carry__1_n_3;
  wire sub55_out_0_fu_104_p2_carry__2_n_1;
  wire sub55_out_0_fu_104_p2_carry__2_n_2;
  wire sub55_out_0_fu_104_p2_carry__2_n_3;
  wire sub55_out_0_fu_104_p2_carry_n_0;
  wire sub55_out_0_fu_104_p2_carry_n_1;
  wire sub55_out_0_fu_104_p2_carry_n_2;
  wire sub55_out_0_fu_104_p2_carry_n_3;
  wire [0:0]NLW_add_ln130_fu_48_p2_carry_O_UNCONNECTED;
  wire [2:2]NLW_add_ln130_fu_48_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln130_fu_48_p2_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_add_ln131_fu_68_p2_carry_O_UNCONNECTED;
  wire [2:2]NLW_add_ln131_fu_68_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln131_fu_68_p2_carry__2_O_UNCONNECTED;
  wire [3:1]NLW_sub27_fu_84_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_sub27_fu_84_p2_carry__2_O_UNCONNECTED;
  wire [3:1]NLW_sub37_fu_94_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_sub37_fu_94_p2_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(lshr_ln130_cast_out_fu_54_p4[0]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_1_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(lshr_ln131_cast_out_fu_74_p4[0]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_2_preg[0]),
        .O(\ap_return_2_preg_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(lshr_ln130_cast_out_fu_54_p4[0]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_3_preg[0]),
        .O(\ap_return_3_preg_reg[12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(lshr_ln131_cast_out_fu_74_p4[0]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_4_preg[0]),
        .O(\ap_return_4_preg_reg[12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(sub55_out_0_fu_104_p2[0]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_5_preg[0]),
        .O(\ap_return_5_preg_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(lshr_ln130_cast_out_fu_54_p4[10]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_1_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(lshr_ln131_cast_out_fu_74_p4[10]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_2_preg[10]),
        .O(\ap_return_2_preg_reg[10]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(sub27_cast_out_0_fu_90_p1[10]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_3_preg[10]),
        .O(\ap_return_3_preg_reg[12]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__3 
       (.I0(sext_ln133_fu_100_p1[10]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_4_preg[10]),
        .O(\ap_return_4_preg_reg[12]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__4 
       (.I0(sub55_out_0_fu_104_p2[10]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_5_preg[10]),
        .O(\ap_return_5_preg_reg[11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(sub27_cast_out_0_fu_90_p1[11]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_3_preg[11]),
        .O(\ap_return_3_preg_reg[12]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__3 
       (.I0(sext_ln133_fu_100_p1[11]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_4_preg[11]),
        .O(\ap_return_4_preg_reg[12]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__4 
       (.I0(sub55_out_0_fu_104_p2[11]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_5_preg[11]),
        .O(\ap_return_5_preg_reg[11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(sub27_cast_out_0_fu_90_p1[12]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_3_preg[12]),
        .O(\ap_return_3_preg_reg[12]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__3 
       (.I0(sext_ln133_fu_100_p1[12]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_4_preg[12]),
        .O(\ap_return_4_preg_reg[12]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(lshr_ln130_cast_out_fu_54_p4[1]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_1_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(lshr_ln131_cast_out_fu_74_p4[1]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_2_preg[1]),
        .O(\ap_return_2_preg_reg[10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(sub27_cast_out_0_fu_90_p1[1]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_3_preg[1]),
        .O(\ap_return_3_preg_reg[12]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(sext_ln133_fu_100_p1[1]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_4_preg[1]),
        .O(\ap_return_4_preg_reg[12]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(sub55_out_0_fu_104_p2[1]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_5_preg[1]),
        .O(\ap_return_5_preg_reg[11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(lshr_ln130_cast_out_fu_54_p4[2]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_1_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(lshr_ln131_cast_out_fu_74_p4[2]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_2_preg[2]),
        .O(\ap_return_2_preg_reg[10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(sub27_cast_out_0_fu_90_p1[2]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_3_preg[2]),
        .O(\ap_return_3_preg_reg[12]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(sext_ln133_fu_100_p1[2]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_4_preg[2]),
        .O(\ap_return_4_preg_reg[12]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(sub55_out_0_fu_104_p2[2]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_5_preg[2]),
        .O(\ap_return_5_preg_reg[11]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(lshr_ln130_cast_out_fu_54_p4[3]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_1_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(lshr_ln131_cast_out_fu_74_p4[3]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_2_preg[3]),
        .O(\ap_return_2_preg_reg[10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(sub27_cast_out_0_fu_90_p1[3]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_3_preg[3]),
        .O(\ap_return_3_preg_reg[12]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(sext_ln133_fu_100_p1[3]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_4_preg[3]),
        .O(\ap_return_4_preg_reg[12]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(sub55_out_0_fu_104_p2[3]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_5_preg[3]),
        .O(\ap_return_5_preg_reg[11]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(lshr_ln130_cast_out_fu_54_p4[4]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_1_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(lshr_ln131_cast_out_fu_74_p4[4]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_2_preg[4]),
        .O(\ap_return_2_preg_reg[10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(sub27_cast_out_0_fu_90_p1[4]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_3_preg[4]),
        .O(\ap_return_3_preg_reg[12]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(sext_ln133_fu_100_p1[4]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_4_preg[4]),
        .O(\ap_return_4_preg_reg[12]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(sub55_out_0_fu_104_p2[4]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_5_preg[4]),
        .O(\ap_return_5_preg_reg[11]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(lshr_ln130_cast_out_fu_54_p4[5]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_1_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(lshr_ln131_cast_out_fu_74_p4[5]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_2_preg[5]),
        .O(\ap_return_2_preg_reg[10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(sub27_cast_out_0_fu_90_p1[5]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_3_preg[5]),
        .O(\ap_return_3_preg_reg[12]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(sext_ln133_fu_100_p1[5]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_4_preg[5]),
        .O(\ap_return_4_preg_reg[12]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(sub55_out_0_fu_104_p2[5]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_5_preg[5]),
        .O(\ap_return_5_preg_reg[11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(lshr_ln130_cast_out_fu_54_p4[6]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_1_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(lshr_ln131_cast_out_fu_74_p4[6]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_2_preg[6]),
        .O(\ap_return_2_preg_reg[10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(sub27_cast_out_0_fu_90_p1[6]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_3_preg[6]),
        .O(\ap_return_3_preg_reg[12]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(sext_ln133_fu_100_p1[6]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_4_preg[6]),
        .O(\ap_return_4_preg_reg[12]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(sub55_out_0_fu_104_p2[6]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_5_preg[6]),
        .O(\ap_return_5_preg_reg[11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(lshr_ln130_cast_out_fu_54_p4[7]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_1_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(lshr_ln131_cast_out_fu_74_p4[7]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_2_preg[7]),
        .O(\ap_return_2_preg_reg[10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(sub27_cast_out_0_fu_90_p1[7]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_3_preg[7]),
        .O(\ap_return_3_preg_reg[12]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(sext_ln133_fu_100_p1[7]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_4_preg[7]),
        .O(\ap_return_4_preg_reg[12]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(sub55_out_0_fu_104_p2[7]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_5_preg[7]),
        .O(\ap_return_5_preg_reg[11]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(lshr_ln130_cast_out_fu_54_p4[8]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_1_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(lshr_ln131_cast_out_fu_74_p4[8]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_2_preg[8]),
        .O(\ap_return_2_preg_reg[10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(sub27_cast_out_0_fu_90_p1[8]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_3_preg[8]),
        .O(\ap_return_3_preg_reg[12]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__3 
       (.I0(sext_ln133_fu_100_p1[8]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_4_preg[8]),
        .O(\ap_return_4_preg_reg[12]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__4 
       (.I0(sub55_out_0_fu_104_p2[8]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_5_preg[8]),
        .O(\ap_return_5_preg_reg[11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(lshr_ln130_cast_out_fu_54_p4[9]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_1_preg[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(lshr_ln131_cast_out_fu_74_p4[9]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_2_preg[9]),
        .O(\ap_return_2_preg_reg[10]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(sub27_cast_out_0_fu_90_p1[9]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_3_preg[9]),
        .O(\ap_return_3_preg_reg[12]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__3 
       (.I0(sext_ln133_fu_100_p1[9]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_4_preg[9]),
        .O(\ap_return_4_preg_reg[12]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__4 
       (.I0(sub55_out_0_fu_104_p2[9]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_return_5_preg[9]),
        .O(\ap_return_5_preg_reg[11]_0 [9]));
  CARRY4 add_ln130_fu_48_p2_carry
       (.CI(1'b0),
        .CO({add_ln130_fu_48_p2_carry_n_0,add_ln130_fu_48_p2_carry_n_1,add_ln130_fu_48_p2_carry_n_2,add_ln130_fu_48_p2_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,Q[1]}),
        .O({lshr_ln130_cast_out_fu_54_p4[2:0],NLW_add_ln130_fu_48_p2_carry_O_UNCONNECTED[0]}),
        .S({Q[4:2],S}));
  CARRY4 add_ln130_fu_48_p2_carry__0
       (.CI(add_ln130_fu_48_p2_carry_n_0),
        .CO({add_ln130_fu_48_p2_carry__0_n_0,add_ln130_fu_48_p2_carry__0_n_1,add_ln130_fu_48_p2_carry__0_n_2,add_ln130_fu_48_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(lshr_ln130_cast_out_fu_54_p4[6:3]),
        .S(Q[8:5]));
  CARRY4 add_ln130_fu_48_p2_carry__1
       (.CI(add_ln130_fu_48_p2_carry__0_n_0),
        .CO({add_ln130_fu_48_p2_carry__1_n_0,add_ln130_fu_48_p2_carry__1_n_1,add_ln130_fu_48_p2_carry__1_n_2,add_ln130_fu_48_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(lshr_ln130_cast_out_fu_54_p4[10:7]),
        .S(Q[12:9]));
  CARRY4 add_ln130_fu_48_p2_carry__2
       (.CI(add_ln130_fu_48_p2_carry__1_n_0),
        .CO({\int_a0_p_reg[15] [3],NLW_add_ln130_fu_48_p2_carry__2_CO_UNCONNECTED[2],add_ln130_fu_48_p2_carry__2_n_2,add_ln130_fu_48_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln130_fu_48_p2_carry__2_O_UNCONNECTED[3],\int_a0_p_reg[15] [2:0]}),
        .S({1'b1,Q[15:13]}));
  CARRY4 add_ln131_fu_68_p2_carry
       (.CI(1'b0),
        .CO({add_ln131_fu_68_p2_carry_n_0,add_ln131_fu_68_p2_carry_n_1,add_ln131_fu_68_p2_carry_n_2,add_ln131_fu_68_p2_carry_n_3}),
        .CYINIT(\ap_return_2_preg_reg[14]_1 [0]),
        .DI({1'b0,1'b0,1'b0,\ap_return_2_preg_reg[14]_1 [1]}),
        .O({lshr_ln131_cast_out_fu_74_p4[2:0],NLW_add_ln131_fu_68_p2_carry_O_UNCONNECTED[0]}),
        .S({\ap_return_2_preg_reg[14]_1 [4:2],\ap_return_2_preg_reg[2]_0 }));
  CARRY4 add_ln131_fu_68_p2_carry__0
       (.CI(add_ln131_fu_68_p2_carry_n_0),
        .CO({add_ln131_fu_68_p2_carry__0_n_0,add_ln131_fu_68_p2_carry__0_n_1,add_ln131_fu_68_p2_carry__0_n_2,add_ln131_fu_68_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(lshr_ln131_cast_out_fu_74_p4[6:3]),
        .S(\ap_return_2_preg_reg[14]_1 [8:5]));
  CARRY4 add_ln131_fu_68_p2_carry__1
       (.CI(add_ln131_fu_68_p2_carry__0_n_0),
        .CO({add_ln131_fu_68_p2_carry__1_n_0,add_ln131_fu_68_p2_carry__1_n_1,add_ln131_fu_68_p2_carry__1_n_2,add_ln131_fu_68_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(lshr_ln131_cast_out_fu_74_p4[10:7]),
        .S(\ap_return_2_preg_reg[14]_1 [12:9]));
  CARRY4 add_ln131_fu_68_p2_carry__2
       (.CI(add_ln131_fu_68_p2_carry__1_n_0),
        .CO({\int_b0_q_reg[15] [3],NLW_add_ln131_fu_68_p2_carry__2_CO_UNCONNECTED[2],add_ln131_fu_68_p2_carry__2_n_2,add_ln131_fu_68_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln131_fu_68_p2_carry__2_O_UNCONNECTED[3],\int_b0_q_reg[15] [2:0]}),
        .S({1'b1,\ap_return_2_preg_reg[14]_1 [15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [0]),
        .Q(\ap_return_0_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [10]),
        .Q(\ap_return_0_preg_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [11]),
        .Q(\ap_return_0_preg_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [12]),
        .Q(\ap_return_0_preg_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [13]),
        .Q(\ap_return_0_preg_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [14]),
        .Q(\ap_return_0_preg_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [15]),
        .Q(\ap_return_0_preg_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [1]),
        .Q(\ap_return_0_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [2]),
        .Q(\ap_return_0_preg_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [3]),
        .Q(\ap_return_0_preg_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [4]),
        .Q(\ap_return_0_preg_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [5]),
        .Q(\ap_return_0_preg_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [6]),
        .Q(\ap_return_0_preg_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [7]),
        .Q(\ap_return_0_preg_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [8]),
        .Q(\ap_return_0_preg_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_0_preg_reg[15]_1 [9]),
        .Q(\ap_return_0_preg_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln130_cast_out_fu_54_p4[0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln130_cast_out_fu_54_p4[10]),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_a0_p_reg[15] [0]),
        .Q(\ap_return_1_preg_reg[14]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_a0_p_reg[15] [1]),
        .Q(\ap_return_1_preg_reg[14]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_a0_p_reg[15] [2]),
        .Q(\ap_return_1_preg_reg[14]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_a0_p_reg[15] [3]),
        .Q(\ap_return_1_preg_reg[14]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln130_cast_out_fu_54_p4[1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln130_cast_out_fu_54_p4[2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln130_cast_out_fu_54_p4[3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln130_cast_out_fu_54_p4[4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln130_cast_out_fu_54_p4[5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln130_cast_out_fu_54_p4[6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln130_cast_out_fu_54_p4[7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln130_cast_out_fu_54_p4[8]),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln130_cast_out_fu_54_p4[9]),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln131_cast_out_fu_74_p4[0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln131_cast_out_fu_74_p4[10]),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_b0_q_reg[15] [0]),
        .Q(\ap_return_2_preg_reg[14]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_b0_q_reg[15] [1]),
        .Q(\ap_return_2_preg_reg[14]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_b0_q_reg[15] [2]),
        .Q(\ap_return_2_preg_reg[14]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_b0_q_reg[15] [3]),
        .Q(\ap_return_2_preg_reg[14]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln131_cast_out_fu_74_p4[1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln131_cast_out_fu_74_p4[2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln131_cast_out_fu_74_p4[3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln131_cast_out_fu_74_p4[4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln131_cast_out_fu_74_p4[5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln131_cast_out_fu_74_p4[6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln131_cast_out_fu_74_p4[7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln131_cast_out_fu_74_p4[8]),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(lshr_ln131_cast_out_fu_74_p4[9]),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_3_preg[0]_i_1 
       (.I0(lshr_ln130_cast_out_fu_54_p4[0]),
        .O(\ap_return_3_preg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_3_preg[0]_i_1_n_0 ),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub27_cast_out_0_fu_90_p1[10]),
        .Q(ap_return_3_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub27_cast_out_0_fu_90_p1[11]),
        .Q(ap_return_3_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub27_cast_out_0_fu_90_p1[12]),
        .Q(ap_return_3_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(O[0]),
        .Q(\ap_return_3_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(O[1]),
        .Q(\ap_return_3_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub27_cast_out_0_fu_90_p1[1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub27_cast_out_0_fu_90_p1[2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub27_cast_out_0_fu_90_p1[3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub27_cast_out_0_fu_90_p1[4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub27_cast_out_0_fu_90_p1[5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub27_cast_out_0_fu_90_p1[6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub27_cast_out_0_fu_90_p1[7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub27_cast_out_0_fu_90_p1[8]),
        .Q(ap_return_3_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub27_cast_out_0_fu_90_p1[9]),
        .Q(ap_return_3_preg[9]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_4_preg[0]_i_1 
       (.I0(lshr_ln131_cast_out_fu_74_p4[0]),
        .O(\ap_return_4_preg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\ap_return_4_preg[0]_i_1_n_0 ),
        .Q(ap_return_4_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sext_ln133_fu_100_p1[10]),
        .Q(ap_return_4_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sext_ln133_fu_100_p1[11]),
        .Q(ap_return_4_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sext_ln133_fu_100_p1[12]),
        .Q(ap_return_4_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_b0_q_reg[15]_0 [0]),
        .Q(\ap_return_4_preg_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_b0_q_reg[15]_0 [1]),
        .Q(\ap_return_4_preg_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sext_ln133_fu_100_p1[1]),
        .Q(ap_return_4_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sext_ln133_fu_100_p1[2]),
        .Q(ap_return_4_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sext_ln133_fu_100_p1[3]),
        .Q(ap_return_4_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sext_ln133_fu_100_p1[4]),
        .Q(ap_return_4_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sext_ln133_fu_100_p1[5]),
        .Q(ap_return_4_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sext_ln133_fu_100_p1[6]),
        .Q(ap_return_4_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sext_ln133_fu_100_p1[7]),
        .Q(ap_return_4_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sext_ln133_fu_100_p1[8]),
        .Q(ap_return_4_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_4_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sext_ln133_fu_100_p1[9]),
        .Q(ap_return_4_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub55_out_0_fu_104_p2[0]),
        .Q(ap_return_5_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub55_out_0_fu_104_p2[10]),
        .Q(ap_return_5_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub55_out_0_fu_104_p2[11]),
        .Q(ap_return_5_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_m_reg[15] [0]),
        .Q(\ap_return_5_preg_reg[16]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_m_reg[15] [1]),
        .Q(\ap_return_5_preg_reg[16]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_m_reg[15] [2]),
        .Q(\ap_return_5_preg_reg[16]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(\int_m_reg[15] [3]),
        .Q(\ap_return_5_preg_reg[16]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[16] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(CO),
        .Q(\ap_return_5_preg_reg[16]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub55_out_0_fu_104_p2[1]),
        .Q(ap_return_5_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub55_out_0_fu_104_p2[2]),
        .Q(ap_return_5_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub55_out_0_fu_104_p2[3]),
        .Q(ap_return_5_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub55_out_0_fu_104_p2[4]),
        .Q(ap_return_5_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub55_out_0_fu_104_p2[5]),
        .Q(ap_return_5_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub55_out_0_fu_104_p2[6]),
        .Q(ap_return_5_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub55_out_0_fu_104_p2[7]),
        .Q(ap_return_5_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub55_out_0_fu_104_p2[8]),
        .Q(ap_return_5_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_5_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry89_proc_U0_ap_ready),
        .D(sub55_out_0_fu_104_p2[9]),
        .Q(ap_return_5_preg[9]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub27_fu_84_p2_carry
       (.CI(1'b0),
        .CO({sub27_fu_84_p2_carry_n_0,sub27_fu_84_p2_carry_n_1,sub27_fu_84_p2_carry_n_2,sub27_fu_84_p2_carry_n_3}),
        .CYINIT(lshr_ln130_cast_out_fu_54_p4[0]),
        .DI(lshr_ln130_cast_out_fu_54_p4[4:1]),
        .O(sub27_cast_out_0_fu_90_p1[4:1]),
        .S({sub27_fu_84_p2_carry_i_1_n_0,sub27_fu_84_p2_carry_i_2_n_0,sub27_fu_84_p2_carry_i_3_n_0,sub27_fu_84_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub27_fu_84_p2_carry__0
       (.CI(sub27_fu_84_p2_carry_n_0),
        .CO({sub27_fu_84_p2_carry__0_n_0,sub27_fu_84_p2_carry__0_n_1,sub27_fu_84_p2_carry__0_n_2,sub27_fu_84_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(lshr_ln130_cast_out_fu_54_p4[8:5]),
        .O(sub27_cast_out_0_fu_90_p1[8:5]),
        .S({sub27_fu_84_p2_carry__0_i_1_n_0,sub27_fu_84_p2_carry__0_i_2_n_0,sub27_fu_84_p2_carry__0_i_3_n_0,sub27_fu_84_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry__0_i_1
       (.I0(lshr_ln130_cast_out_fu_54_p4[8]),
        .O(sub27_fu_84_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry__0_i_2
       (.I0(lshr_ln130_cast_out_fu_54_p4[7]),
        .O(sub27_fu_84_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry__0_i_3
       (.I0(lshr_ln130_cast_out_fu_54_p4[6]),
        .O(sub27_fu_84_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry__0_i_4
       (.I0(lshr_ln130_cast_out_fu_54_p4[5]),
        .O(sub27_fu_84_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub27_fu_84_p2_carry__1
       (.CI(sub27_fu_84_p2_carry__0_n_0),
        .CO({sub27_fu_84_p2_carry__1_n_0,sub27_fu_84_p2_carry__1_n_1,sub27_fu_84_p2_carry__1_n_2,sub27_fu_84_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\int_a0_p_reg[15] [1:0],lshr_ln130_cast_out_fu_54_p4[10:9]}),
        .O(sub27_cast_out_0_fu_90_p1[12:9]),
        .S({\ap_return_3_preg_reg[12]_1 ,sub27_fu_84_p2_carry__1_i_3_n_0,sub27_fu_84_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry__1_i_3
       (.I0(lshr_ln130_cast_out_fu_54_p4[10]),
        .O(sub27_fu_84_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry__1_i_4
       (.I0(lshr_ln130_cast_out_fu_54_p4[9]),
        .O(sub27_fu_84_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub27_fu_84_p2_carry__2
       (.CI(sub27_fu_84_p2_carry__1_n_0),
        .CO({NLW_sub27_fu_84_p2_carry__2_CO_UNCONNECTED[3:1],sub27_fu_84_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\int_a0_p_reg[15] [2]}),
        .O({NLW_sub27_fu_84_p2_carry__2_O_UNCONNECTED[3:2],O}),
        .S({1'b0,1'b0,\ap_return_3_preg_reg[15]_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry_i_1
       (.I0(lshr_ln130_cast_out_fu_54_p4[4]),
        .O(sub27_fu_84_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry_i_2
       (.I0(lshr_ln130_cast_out_fu_54_p4[3]),
        .O(sub27_fu_84_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry_i_3
       (.I0(lshr_ln130_cast_out_fu_54_p4[2]),
        .O(sub27_fu_84_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry_i_4
       (.I0(lshr_ln130_cast_out_fu_54_p4[1]),
        .O(sub27_fu_84_p2_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub37_fu_94_p2_carry
       (.CI(1'b0),
        .CO({sub37_fu_94_p2_carry_n_0,sub37_fu_94_p2_carry_n_1,sub37_fu_94_p2_carry_n_2,sub37_fu_94_p2_carry_n_3}),
        .CYINIT(lshr_ln131_cast_out_fu_74_p4[0]),
        .DI(lshr_ln131_cast_out_fu_74_p4[4:1]),
        .O(sext_ln133_fu_100_p1[4:1]),
        .S({sub37_fu_94_p2_carry_i_1_n_0,sub37_fu_94_p2_carry_i_2_n_0,sub37_fu_94_p2_carry_i_3_n_0,sub37_fu_94_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub37_fu_94_p2_carry__0
       (.CI(sub37_fu_94_p2_carry_n_0),
        .CO({sub37_fu_94_p2_carry__0_n_0,sub37_fu_94_p2_carry__0_n_1,sub37_fu_94_p2_carry__0_n_2,sub37_fu_94_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(lshr_ln131_cast_out_fu_74_p4[8:5]),
        .O(sext_ln133_fu_100_p1[8:5]),
        .S({sub37_fu_94_p2_carry__0_i_1_n_0,sub37_fu_94_p2_carry__0_i_2_n_0,sub37_fu_94_p2_carry__0_i_3_n_0,sub37_fu_94_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry__0_i_1
       (.I0(lshr_ln131_cast_out_fu_74_p4[8]),
        .O(sub37_fu_94_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry__0_i_2
       (.I0(lshr_ln131_cast_out_fu_74_p4[7]),
        .O(sub37_fu_94_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry__0_i_3
       (.I0(lshr_ln131_cast_out_fu_74_p4[6]),
        .O(sub37_fu_94_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry__0_i_4
       (.I0(lshr_ln131_cast_out_fu_74_p4[5]),
        .O(sub37_fu_94_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub37_fu_94_p2_carry__1
       (.CI(sub37_fu_94_p2_carry__0_n_0),
        .CO({sub37_fu_94_p2_carry__1_n_0,sub37_fu_94_p2_carry__1_n_1,sub37_fu_94_p2_carry__1_n_2,sub37_fu_94_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\int_b0_q_reg[15] [1:0],lshr_ln131_cast_out_fu_74_p4[10:9]}),
        .O(sext_ln133_fu_100_p1[12:9]),
        .S({\ap_return_4_preg_reg[12]_1 ,sub37_fu_94_p2_carry__1_i_3_n_0,sub37_fu_94_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry__1_i_3
       (.I0(lshr_ln131_cast_out_fu_74_p4[10]),
        .O(sub37_fu_94_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry__1_i_4
       (.I0(lshr_ln131_cast_out_fu_74_p4[9]),
        .O(sub37_fu_94_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub37_fu_94_p2_carry__2
       (.CI(sub37_fu_94_p2_carry__1_n_0),
        .CO({NLW_sub37_fu_94_p2_carry__2_CO_UNCONNECTED[3:1],sub37_fu_94_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\int_b0_q_reg[15] [2]}),
        .O({NLW_sub37_fu_94_p2_carry__2_O_UNCONNECTED[3:2],\int_b0_q_reg[15]_0 }),
        .S({1'b0,1'b0,\ap_return_4_preg_reg[15]_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry_i_1
       (.I0(lshr_ln131_cast_out_fu_74_p4[4]),
        .O(sub37_fu_94_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry_i_2
       (.I0(lshr_ln131_cast_out_fu_74_p4[3]),
        .O(sub37_fu_94_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry_i_3
       (.I0(lshr_ln131_cast_out_fu_74_p4[2]),
        .O(sub37_fu_94_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry_i_4
       (.I0(lshr_ln131_cast_out_fu_74_p4[1]),
        .O(sub37_fu_94_p2_carry_i_4_n_0));
  CARRY4 sub55_out_0_fu_104_p2_carry
       (.CI(1'b0),
        .CO({sub55_out_0_fu_104_p2_carry_n_0,sub55_out_0_fu_104_p2_carry_n_1,sub55_out_0_fu_104_p2_carry_n_2,sub55_out_0_fu_104_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_return_0_preg_reg[15]_1 [2:1],1'b0}),
        .O(sub55_out_0_fu_104_p2[3:0]),
        .S({\ap_return_0_preg_reg[15]_1 [3],\ap_return_5_preg_reg[3]_0 ,\ap_return_0_preg_reg[15]_1 [0]}));
  CARRY4 sub55_out_0_fu_104_p2_carry__0
       (.CI(sub55_out_0_fu_104_p2_carry_n_0),
        .CO({sub55_out_0_fu_104_p2_carry__0_n_0,sub55_out_0_fu_104_p2_carry__0_n_1,sub55_out_0_fu_104_p2_carry__0_n_2,sub55_out_0_fu_104_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub55_out_0_fu_104_p2[7:4]),
        .S(\ap_return_0_preg_reg[15]_1 [7:4]));
  CARRY4 sub55_out_0_fu_104_p2_carry__1
       (.CI(sub55_out_0_fu_104_p2_carry__0_n_0),
        .CO({sub55_out_0_fu_104_p2_carry__1_n_0,sub55_out_0_fu_104_p2_carry__1_n_1,sub55_out_0_fu_104_p2_carry__1_n_2,sub55_out_0_fu_104_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub55_out_0_fu_104_p2[11:8]),
        .S(\ap_return_0_preg_reg[15]_1 [11:8]));
  CARRY4 sub55_out_0_fu_104_p2_carry__2
       (.CI(sub55_out_0_fu_104_p2_carry__1_n_0),
        .CO({\int_m_reg[15]_0 ,sub55_out_0_fu_104_p2_carry__2_n_1,sub55_out_0_fu_104_p2_carry__2_n_2,sub55_out_0_fu_104_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_m_reg[15] ),
        .S(\ap_return_0_preg_reg[15]_1 [15:12]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Loop_VITIS_LOOP_133_1_proc
   (icmp_ln141_reg_828,
    \ap_CS_fsm_reg[2]_0 ,
    \trunc_ln141_reg_823_reg[11]_0 ,
    \j_fu_176_reg[14]_0 ,
    P,
    push,
    \ap_CS_fsm_reg[5]_0 ,
    empty_n_reg,
    ready_for_outstanding,
    Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY,
    push_0,
    pop,
    \and_ln20_reg_2043_pp0_iter2_reg_reg[0] ,
    \icmp_ln143_reg_2022_pp0_iter3_reg_reg[0] ,
    ready_for_outstanding_1,
    Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY,
    push_2,
    E,
    mOutPtr18_out,
    WEBWE,
    pop_3,
    empty_n_reg_0,
    ap_sig_allocacmp_t_2,
    \t_2_reg_2014_reg[15] ,
    in,
    \trunc_ln2_reg_2160_reg[29] ,
    \zext_ln18_cast_reg_2000_reg[1] ,
    \zext_ln18_cast_reg_2000_reg[15] ,
    \zext_ln18_cast_reg_2000_reg[0] ,
    Loop_VITIS_LOOP_133_1_proc_U0_ap_ready,
    bound_reg_800_reg_0,
    \i_fu_180_reg[14]_0 ,
    out,
    \trunc_ln141_reg_823_reg[2]_0 ,
    \trunc_ln141_reg_823_reg[6]_0 ,
    \trunc_ln141_reg_823_reg[10]_0 ,
    \trunc_ln141_reg_823_reg[12]_0 ,
    ap_sync_ready,
    ap_rst_n_0,
    \ap_CS_fsm_reg[0]_0 ,
    \zext_ln90_reg_537_reg[15] ,
    m_axi_ca_WDATA,
    ap_clk,
    ap_rst_n_inv,
    CO,
    Q,
    A,
    B,
    bound_reg_800_reg_1,
    \icmp_ln141_reg_828_reg[0]_0 ,
    \trunc_ln141_reg_823_reg[13]_0 ,
    mul_ln133_1_reg_838_reg_0,
    \zext_ln18_cast_reg_2000_reg[15]_0 ,
    \trunc_ln133_reg_818_reg[1]_0 ,
    empty_53_fu_675_p1,
    sub_ln141_fu_663_p2,
    aw_ARREADY,
    full_n_reg,
    dout,
    bi_ARREADY,
    bi_RVALID,
    mem_reg,
    ready_for_outstanding_reg,
    ca_AWREADY,
    ca_WREADY,
    pop_4,
    ca_BVALID,
    dout_vld_reg,
    S,
    O,
    \and_ln20_1_reg_2051_reg[0] ,
    \and_ln20_2_reg_2059_reg[0]_i_18 ,
    \and_ln20_2_reg_2059_reg[0] ,
    \trunc_ln25_3_reg_2191_reg[29] ,
    DI,
    \trunc_ln25_1_reg_2145_reg[6] ,
    \trunc_ln25_1_reg_2145_reg[10] ,
    \trunc_ln25_1_reg_2145_reg[14] ,
    \trunc_ln25_1_reg_2145_reg[18] ,
    \trunc_ln25_1_reg_2145_reg[22] ,
    \trunc_ln25_1_reg_2145_reg[22]_0 ,
    \trunc_ln58_3_reg_2175_reg[29] ,
    ap_rst_n,
    aw_RVALID,
    m_cast_loc_channel_dout,
    \i_fu_180_reg[0]_0 ,
    \select_ln133_2_reg_813_reg[15]_i_4_0 ,
    Loop_VITIS_LOOP_133_1_proc_U0_ap_start,
    \select_ln133_2_reg_813_reg[15]_0 ,
    \select_ln133_2_reg_813_reg[15]_1 ,
    \trunc_ln133_reg_818_reg[5]_0 ,
    \select_ln133_2_reg_813_reg[9]_0 ,
    \select_ln133_2_reg_813_reg[13]_0 ,
    \select_ln133_2_reg_813_reg[15]_2 ,
    \trunc_ln133_reg_818_reg[5]_1 ,
    \select_ln133_2_reg_813_reg[9]_1 ,
    \select_ln133_2_reg_813_reg[13]_1 ,
    \select_ln133_2_reg_813_reg[15]_3 ,
    \select_ln133_2_reg_813_reg[15]_4 ,
    int_ap_ready_reg,
    ap_sync_reg_Block_entry89_proc_U0_ap_ready,
    Block_entry89_proc_U0_ap_ready,
    \and_ln20_1_reg_2051_reg[0]_i_3 ,
    \and_ln20_2_reg_2059_reg[0]_i_3 ,
    \and_ln20_reg_2043_reg[0]_i_5 ,
    \and_ln20_1_reg_2051_reg[0]_i_5 ,
    \and_ln20_2_reg_2059_reg[0]_i_5 ,
    \and_ln20_reg_2043_reg[0]_i_11 ,
    \and_ln20_1_reg_2051_reg[0]_i_15 ,
    \and_ln20_2_reg_2059_reg[0]_i_18_0 ,
    \and_ln20_reg_2043_reg[0]_i_25 ,
    \and_ln20_1_reg_2051_reg[0]_i_29 ,
    \indvar_flatten_fu_184_reg[0]_0 ,
    ap_start,
    m_cast_loc_channel_empty_n,
    lshr_ln130_cast_loc_channel_empty_n,
    lshr_ln131_cast_loc_channel_empty_n,
    D,
    \add_ln25_12_reg_2155_reg[19] ,
    \j_fu_176_reg[0]_0 ,
    \ca_addr_reg_555_reg[29] );
  output icmp_ln141_reg_828;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [11:0]\trunc_ln141_reg_823_reg[11]_0 ;
  output [14:0]\j_fu_176_reg[14]_0 ;
  output [15:0]P;
  output push;
  output \ap_CS_fsm_reg[5]_0 ;
  output empty_n_reg;
  output ready_for_outstanding;
  output Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY;
  output push_0;
  output pop;
  output \and_ln20_reg_2043_pp0_iter2_reg_reg[0] ;
  output \icmp_ln143_reg_2022_pp0_iter3_reg_reg[0] ;
  output ready_for_outstanding_1;
  output Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY;
  output push_2;
  output [0:0]E;
  output mOutPtr18_out;
  output [0:0]WEBWE;
  output pop_3;
  output empty_n_reg_0;
  output [15:0]ap_sig_allocacmp_t_2;
  output [15:0]\t_2_reg_2014_reg[15] ;
  output [29:0]in;
  output [29:0]\trunc_ln2_reg_2160_reg[29] ;
  output [0:0]\zext_ln18_cast_reg_2000_reg[1] ;
  output [14:0]\zext_ln18_cast_reg_2000_reg[15] ;
  output \zext_ln18_cast_reg_2000_reg[0] ;
  output Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  output [0:0]bound_reg_800_reg_0;
  output [13:0]\i_fu_180_reg[14]_0 ;
  output [14:0]out;
  output [2:0]\trunc_ln141_reg_823_reg[2]_0 ;
  output [3:0]\trunc_ln141_reg_823_reg[6]_0 ;
  output [3:0]\trunc_ln141_reg_823_reg[10]_0 ;
  output [1:0]\trunc_ln141_reg_823_reg[12]_0 ;
  output ap_sync_ready;
  output ap_rst_n_0;
  output \ap_CS_fsm_reg[0]_0 ;
  output [45:0]\zext_ln90_reg_537_reg[15] ;
  output [31:0]m_axi_ca_WDATA;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]CO;
  input [15:0]Q;
  input [16:0]A;
  input [14:0]B;
  input [14:0]bound_reg_800_reg_1;
  input [0:0]\icmp_ln141_reg_828_reg[0]_0 ;
  input \trunc_ln141_reg_823_reg[13]_0 ;
  input [0:0]mul_ln133_1_reg_838_reg_0;
  input [15:0]\zext_ln18_cast_reg_2000_reg[15]_0 ;
  input [1:0]\trunc_ln133_reg_818_reg[1]_0 ;
  input [0:0]empty_53_fu_675_p1;
  input [12:0]sub_ln141_fu_663_p2;
  input aw_ARREADY;
  input full_n_reg;
  input [32:0]dout;
  input bi_ARREADY;
  input bi_RVALID;
  input mem_reg;
  input [32:0]ready_for_outstanding_reg;
  input ca_AWREADY;
  input ca_WREADY;
  input pop_4;
  input ca_BVALID;
  input dout_vld_reg;
  input [0:0]S;
  input [3:0]O;
  input [0:0]\and_ln20_1_reg_2051_reg[0] ;
  input [1:0]\and_ln20_2_reg_2059_reg[0]_i_18 ;
  input [3:0]\and_ln20_2_reg_2059_reg[0] ;
  input [30:0]\trunc_ln25_3_reg_2191_reg[29] ;
  input [1:0]DI;
  input [0:0]\trunc_ln25_1_reg_2145_reg[6] ;
  input [3:0]\trunc_ln25_1_reg_2145_reg[10] ;
  input [3:0]\trunc_ln25_1_reg_2145_reg[14] ;
  input [3:0]\trunc_ln25_1_reg_2145_reg[18] ;
  input [1:0]\trunc_ln25_1_reg_2145_reg[22] ;
  input [0:0]\trunc_ln25_1_reg_2145_reg[22]_0 ;
  input [30:0]\trunc_ln58_3_reg_2175_reg[29] ;
  input ap_rst_n;
  input aw_RVALID;
  input [15:0]m_cast_loc_channel_dout;
  input [0:0]\i_fu_180_reg[0]_0 ;
  input [13:0]\select_ln133_2_reg_813_reg[15]_i_4_0 ;
  input Loop_VITIS_LOOP_133_1_proc_U0_ap_start;
  input [0:0]\select_ln133_2_reg_813_reg[15]_0 ;
  input [0:0]\select_ln133_2_reg_813_reg[15]_1 ;
  input [2:0]\trunc_ln133_reg_818_reg[5]_0 ;
  input [3:0]\select_ln133_2_reg_813_reg[9]_0 ;
  input [3:0]\select_ln133_2_reg_813_reg[13]_0 ;
  input [0:0]\select_ln133_2_reg_813_reg[15]_2 ;
  input [2:0]\trunc_ln133_reg_818_reg[5]_1 ;
  input [3:0]\select_ln133_2_reg_813_reg[9]_1 ;
  input [3:0]\select_ln133_2_reg_813_reg[13]_1 ;
  input [0:0]\select_ln133_2_reg_813_reg[15]_3 ;
  input [0:0]\select_ln133_2_reg_813_reg[15]_4 ;
  input int_ap_ready_reg;
  input ap_sync_reg_Block_entry89_proc_U0_ap_ready;
  input Block_entry89_proc_U0_ap_ready;
  input [3:0]\and_ln20_1_reg_2051_reg[0]_i_3 ;
  input [3:0]\and_ln20_2_reg_2059_reg[0]_i_3 ;
  input [3:0]\and_ln20_reg_2043_reg[0]_i_5 ;
  input [3:0]\and_ln20_1_reg_2051_reg[0]_i_5 ;
  input [3:0]\and_ln20_2_reg_2059_reg[0]_i_5 ;
  input [3:0]\and_ln20_reg_2043_reg[0]_i_11 ;
  input [3:0]\and_ln20_1_reg_2051_reg[0]_i_15 ;
  input [2:0]\and_ln20_2_reg_2059_reg[0]_i_18_0 ;
  input [3:0]\and_ln20_reg_2043_reg[0]_i_25 ;
  input [3:0]\and_ln20_1_reg_2051_reg[0]_i_29 ;
  input \indvar_flatten_fu_184_reg[0]_0 ;
  input ap_start;
  input m_cast_loc_channel_empty_n;
  input lshr_ln130_cast_loc_channel_empty_n;
  input lshr_ln131_cast_loc_channel_empty_n;
  input [17:0]D;
  input [19:0]\add_ln25_12_reg_2155_reg[19] ;
  input [0:0]\j_fu_176_reg[0]_0 ;
  input [30:0]\ca_addr_reg_555_reg[29] ;

  wire [16:0]A;
  wire [14:0]B;
  wire Block_entry89_proc_U0_ap_ready;
  wire [0:0]CO;
  wire [17:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  wire Loop_VITIS_LOOP_133_1_proc_U0_ap_start;
  wire Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY;
  wire Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY;
  wire [3:0]O;
  wire [15:0]P;
  wire [15:0]Q;
  wire [0:0]S;
  wire [0:0]WEBWE;
  wire [14:1]add_ln134_fu_622_p2;
  wire [29:2]add_ln158_fu_697_p2;
  wire \add_ln158_reg_865[12]_i_2_n_0 ;
  wire \add_ln158_reg_865[12]_i_3_n_0 ;
  wire \add_ln158_reg_865[12]_i_4_n_0 ;
  wire \add_ln158_reg_865[12]_i_5_n_0 ;
  wire \add_ln158_reg_865[16]_i_2_n_0 ;
  wire \add_ln158_reg_865[16]_i_3_n_0 ;
  wire \add_ln158_reg_865[16]_i_4_n_0 ;
  wire \add_ln158_reg_865[4]_i_2_n_0 ;
  wire \add_ln158_reg_865[4]_i_3_n_0 ;
  wire \add_ln158_reg_865[4]_i_4_n_0 ;
  wire \add_ln158_reg_865[8]_i_2_n_0 ;
  wire \add_ln158_reg_865[8]_i_3_n_0 ;
  wire \add_ln158_reg_865[8]_i_4_n_0 ;
  wire \add_ln158_reg_865[8]_i_5_n_0 ;
  wire \add_ln158_reg_865_reg[12]_i_1_n_0 ;
  wire \add_ln158_reg_865_reg[12]_i_1_n_1 ;
  wire \add_ln158_reg_865_reg[12]_i_1_n_2 ;
  wire \add_ln158_reg_865_reg[12]_i_1_n_3 ;
  wire \add_ln158_reg_865_reg[16]_i_1_n_0 ;
  wire \add_ln158_reg_865_reg[16]_i_1_n_1 ;
  wire \add_ln158_reg_865_reg[16]_i_1_n_2 ;
  wire \add_ln158_reg_865_reg[16]_i_1_n_3 ;
  wire \add_ln158_reg_865_reg[20]_i_1_n_0 ;
  wire \add_ln158_reg_865_reg[20]_i_1_n_1 ;
  wire \add_ln158_reg_865_reg[20]_i_1_n_2 ;
  wire \add_ln158_reg_865_reg[20]_i_1_n_3 ;
  wire \add_ln158_reg_865_reg[24]_i_1_n_0 ;
  wire \add_ln158_reg_865_reg[24]_i_1_n_1 ;
  wire \add_ln158_reg_865_reg[24]_i_1_n_2 ;
  wire \add_ln158_reg_865_reg[24]_i_1_n_3 ;
  wire \add_ln158_reg_865_reg[28]_i_1_n_0 ;
  wire \add_ln158_reg_865_reg[28]_i_1_n_1 ;
  wire \add_ln158_reg_865_reg[28]_i_1_n_2 ;
  wire \add_ln158_reg_865_reg[28]_i_1_n_3 ;
  wire \add_ln158_reg_865_reg[4]_i_1_n_0 ;
  wire \add_ln158_reg_865_reg[4]_i_1_n_1 ;
  wire \add_ln158_reg_865_reg[4]_i_1_n_2 ;
  wire \add_ln158_reg_865_reg[4]_i_1_n_3 ;
  wire \add_ln158_reg_865_reg[8]_i_1_n_0 ;
  wire \add_ln158_reg_865_reg[8]_i_1_n_1 ;
  wire \add_ln158_reg_865_reg[8]_i_1_n_2 ;
  wire \add_ln158_reg_865_reg[8]_i_1_n_3 ;
  wire \add_ln158_reg_865_reg_n_0_[10] ;
  wire \add_ln158_reg_865_reg_n_0_[11] ;
  wire \add_ln158_reg_865_reg_n_0_[12] ;
  wire \add_ln158_reg_865_reg_n_0_[13] ;
  wire \add_ln158_reg_865_reg_n_0_[14] ;
  wire \add_ln158_reg_865_reg_n_0_[15] ;
  wire \add_ln158_reg_865_reg_n_0_[16] ;
  wire \add_ln158_reg_865_reg_n_0_[17] ;
  wire \add_ln158_reg_865_reg_n_0_[18] ;
  wire \add_ln158_reg_865_reg_n_0_[19] ;
  wire \add_ln158_reg_865_reg_n_0_[20] ;
  wire \add_ln158_reg_865_reg_n_0_[21] ;
  wire \add_ln158_reg_865_reg_n_0_[22] ;
  wire \add_ln158_reg_865_reg_n_0_[23] ;
  wire \add_ln158_reg_865_reg_n_0_[24] ;
  wire \add_ln158_reg_865_reg_n_0_[25] ;
  wire \add_ln158_reg_865_reg_n_0_[26] ;
  wire \add_ln158_reg_865_reg_n_0_[27] ;
  wire \add_ln158_reg_865_reg_n_0_[28] ;
  wire \add_ln158_reg_865_reg_n_0_[29] ;
  wire \add_ln158_reg_865_reg_n_0_[2] ;
  wire \add_ln158_reg_865_reg_n_0_[3] ;
  wire \add_ln158_reg_865_reg_n_0_[4] ;
  wire \add_ln158_reg_865_reg_n_0_[5] ;
  wire \add_ln158_reg_865_reg_n_0_[6] ;
  wire \add_ln158_reg_865_reg_n_0_[7] ;
  wire \add_ln158_reg_865_reg_n_0_[8] ;
  wire \add_ln158_reg_865_reg_n_0_[9] ;
  wire [19:0]\add_ln25_12_reg_2155_reg[19] ;
  wire [0:0]\and_ln20_1_reg_2051_reg[0] ;
  wire [3:0]\and_ln20_1_reg_2051_reg[0]_i_15 ;
  wire [3:0]\and_ln20_1_reg_2051_reg[0]_i_29 ;
  wire [3:0]\and_ln20_1_reg_2051_reg[0]_i_3 ;
  wire [3:0]\and_ln20_1_reg_2051_reg[0]_i_5 ;
  wire [3:0]\and_ln20_2_reg_2059_reg[0] ;
  wire [1:0]\and_ln20_2_reg_2059_reg[0]_i_18 ;
  wire [2:0]\and_ln20_2_reg_2059_reg[0]_i_18_0 ;
  wire [3:0]\and_ln20_2_reg_2059_reg[0]_i_3 ;
  wire [3:0]\and_ln20_2_reg_2059_reg[0]_i_5 ;
  wire \and_ln20_reg_2043_pp0_iter2_reg_reg[0] ;
  wire [3:0]\and_ln20_reg_2043_reg[0]_i_11 ;
  wire [3:0]\and_ln20_reg_2043_reg[0]_i_25 ;
  wire [3:0]\and_ln20_reg_2043_reg[0]_i_5 ;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_11_n_0 ;
  wire \ap_CS_fsm[3]_i_12_n_0 ;
  wire \ap_CS_fsm[3]_i_13_n_0 ;
  wire \ap_CS_fsm[3]_i_14_n_0 ;
  wire \ap_CS_fsm[3]_i_1__1_n_0 ;
  wire \ap_CS_fsm[3]_i_4_n_0 ;
  wire \ap_CS_fsm[3]_i_5__0_n_0 ;
  wire \ap_CS_fsm[3]_i_7__0_n_0 ;
  wire \ap_CS_fsm[3]_i_8__0_n_0 ;
  wire \ap_CS_fsm[3]_i_9__0_n_0 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_6_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_6_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_6_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_6_n_3 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [15:0]ap_sig_allocacmp_t_2;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry89_proc_U0_ap_ready;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire [0:0]bound_reg_800_reg_0;
  wire [14:0]bound_reg_800_reg_1;
  wire bound_reg_800_reg_n_100;
  wire bound_reg_800_reg_n_101;
  wire bound_reg_800_reg_n_102;
  wire bound_reg_800_reg_n_103;
  wire bound_reg_800_reg_n_104;
  wire bound_reg_800_reg_n_105;
  wire bound_reg_800_reg_n_76;
  wire bound_reg_800_reg_n_77;
  wire bound_reg_800_reg_n_78;
  wire bound_reg_800_reg_n_79;
  wire bound_reg_800_reg_n_80;
  wire bound_reg_800_reg_n_81;
  wire bound_reg_800_reg_n_82;
  wire bound_reg_800_reg_n_83;
  wire bound_reg_800_reg_n_84;
  wire bound_reg_800_reg_n_85;
  wire bound_reg_800_reg_n_86;
  wire bound_reg_800_reg_n_87;
  wire bound_reg_800_reg_n_88;
  wire bound_reg_800_reg_n_89;
  wire bound_reg_800_reg_n_90;
  wire bound_reg_800_reg_n_91;
  wire bound_reg_800_reg_n_92;
  wire bound_reg_800_reg_n_93;
  wire bound_reg_800_reg_n_94;
  wire bound_reg_800_reg_n_95;
  wire bound_reg_800_reg_n_96;
  wire bound_reg_800_reg_n_97;
  wire bound_reg_800_reg_n_98;
  wire bound_reg_800_reg_n_99;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire [30:0]\ca_addr_reg_555_reg[29] ;
  wire [32:0]dout;
  wire dout_vld_reg;
  wire [0:0]empty_53_fu_675_p1;
  wire [7:0]empty_53_reg_855;
  wire [15:2]empty_55_fu_501_p2;
  wire [0:0]empty_fu_551_p1;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire full_n_reg;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_reg_rep__0_n_0;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_reg_rep_n_0;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_642;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_643;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_644;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o;
  wire grp_sa_store_1_fu_360_ap_start_reg;
  wire grp_sa_store_1_fu_360_n_8;
  wire i_fu_180;
  wire [0:0]\i_fu_180_reg[0]_0 ;
  wire \i_fu_180_reg[0]_i_2_n_0 ;
  wire \i_fu_180_reg[0]_i_2_n_1 ;
  wire \i_fu_180_reg[0]_i_2_n_2 ;
  wire \i_fu_180_reg[0]_i_2_n_3 ;
  wire \i_fu_180_reg[0]_i_2_n_4 ;
  wire \i_fu_180_reg[0]_i_2_n_5 ;
  wire \i_fu_180_reg[0]_i_2_n_6 ;
  wire \i_fu_180_reg[0]_i_2_n_7 ;
  wire \i_fu_180_reg[12]_i_1_n_2 ;
  wire \i_fu_180_reg[12]_i_1_n_3 ;
  wire \i_fu_180_reg[12]_i_1_n_5 ;
  wire \i_fu_180_reg[12]_i_1_n_6 ;
  wire \i_fu_180_reg[12]_i_1_n_7 ;
  wire [13:0]\i_fu_180_reg[14]_0 ;
  wire \i_fu_180_reg[4]_i_1_n_0 ;
  wire \i_fu_180_reg[4]_i_1_n_1 ;
  wire \i_fu_180_reg[4]_i_1_n_2 ;
  wire \i_fu_180_reg[4]_i_1_n_3 ;
  wire \i_fu_180_reg[4]_i_1_n_4 ;
  wire \i_fu_180_reg[4]_i_1_n_5 ;
  wire \i_fu_180_reg[4]_i_1_n_6 ;
  wire \i_fu_180_reg[4]_i_1_n_7 ;
  wire \i_fu_180_reg[8]_i_1_n_0 ;
  wire \i_fu_180_reg[8]_i_1_n_1 ;
  wire \i_fu_180_reg[8]_i_1_n_2 ;
  wire \i_fu_180_reg[8]_i_1_n_3 ;
  wire \i_fu_180_reg[8]_i_1_n_4 ;
  wire \i_fu_180_reg[8]_i_1_n_5 ;
  wire \i_fu_180_reg[8]_i_1_n_6 ;
  wire \i_fu_180_reg[8]_i_1_n_7 ;
  wire icmp_ln141_reg_828;
  wire [0:0]\icmp_ln141_reg_828_reg[0]_0 ;
  wire \icmp_ln143_reg_2022_pp0_iter3_reg_reg[0] ;
  wire [29:0]in;
  wire \indvar_flatten_fu_184[0]_i_2_n_0 ;
  wire [29:0]indvar_flatten_fu_184_reg;
  wire \indvar_flatten_fu_184_reg[0]_0 ;
  wire \indvar_flatten_fu_184_reg[0]_i_1_n_0 ;
  wire \indvar_flatten_fu_184_reg[0]_i_1_n_1 ;
  wire \indvar_flatten_fu_184_reg[0]_i_1_n_2 ;
  wire \indvar_flatten_fu_184_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_fu_184_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_fu_184_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_fu_184_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_fu_184_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_fu_184_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_fu_184_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_fu_184_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_fu_184_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_fu_184_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_fu_184_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_fu_184_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_fu_184_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_fu_184_reg[16]_i_1_n_0 ;
  wire \indvar_flatten_fu_184_reg[16]_i_1_n_1 ;
  wire \indvar_flatten_fu_184_reg[16]_i_1_n_2 ;
  wire \indvar_flatten_fu_184_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_fu_184_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_fu_184_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_fu_184_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_fu_184_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_fu_184_reg[20]_i_1_n_0 ;
  wire \indvar_flatten_fu_184_reg[20]_i_1_n_1 ;
  wire \indvar_flatten_fu_184_reg[20]_i_1_n_2 ;
  wire \indvar_flatten_fu_184_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_fu_184_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_fu_184_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_fu_184_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_fu_184_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_fu_184_reg[24]_i_1_n_0 ;
  wire \indvar_flatten_fu_184_reg[24]_i_1_n_1 ;
  wire \indvar_flatten_fu_184_reg[24]_i_1_n_2 ;
  wire \indvar_flatten_fu_184_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_fu_184_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_fu_184_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_fu_184_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_fu_184_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_fu_184_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_fu_184_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_fu_184_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_fu_184_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_fu_184_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_fu_184_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_fu_184_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_184_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_fu_184_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_fu_184_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_fu_184_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_fu_184_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_fu_184_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_fu_184_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_fu_184_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_184_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_fu_184_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_fu_184_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_fu_184_reg[8]_i_1_n_7 ;
  wire int_ap_ready_reg;
  wire \j_fu_176[14]_i_1_n_0 ;
  wire \j_fu_176[4]_i_2_n_0 ;
  wire [0:0]\j_fu_176_reg[0]_0 ;
  wire \j_fu_176_reg[12]_i_1_n_0 ;
  wire \j_fu_176_reg[12]_i_1_n_1 ;
  wire \j_fu_176_reg[12]_i_1_n_2 ;
  wire \j_fu_176_reg[12]_i_1_n_3 ;
  wire [14:0]\j_fu_176_reg[14]_0 ;
  wire \j_fu_176_reg[14]_i_2_n_3 ;
  wire \j_fu_176_reg[4]_i_1_n_0 ;
  wire \j_fu_176_reg[4]_i_1_n_1 ;
  wire \j_fu_176_reg[4]_i_1_n_2 ;
  wire \j_fu_176_reg[4]_i_1_n_3 ;
  wire \j_fu_176_reg[8]_i_1_n_0 ;
  wire \j_fu_176_reg[8]_i_1_n_1 ;
  wire \j_fu_176_reg[8]_i_1_n_2 ;
  wire \j_fu_176_reg[8]_i_1_n_3 ;
  wire lshr_ln130_cast_loc_channel_empty_n;
  wire lshr_ln131_cast_loc_channel_empty_n;
  wire mOutPtr18_out;
  wire [31:0]m_axi_ca_WDATA;
  wire [15:0]m_cast_loc_channel_dout;
  wire m_cast_loc_channel_empty_n;
  wire mem_reg;
  wire [0:0]mul_ln133_1_reg_838_reg_0;
  wire mul_ln133_1_reg_838_reg_i_15_n_3;
  wire mul_ln133_1_reg_838_reg_i_16_n_0;
  wire mul_ln133_1_reg_838_reg_i_16_n_1;
  wire mul_ln133_1_reg_838_reg_i_16_n_2;
  wire mul_ln133_1_reg_838_reg_i_16_n_3;
  wire mul_ln133_1_reg_838_reg_i_17_n_0;
  wire mul_ln133_1_reg_838_reg_i_17_n_1;
  wire mul_ln133_1_reg_838_reg_i_17_n_2;
  wire mul_ln133_1_reg_838_reg_i_17_n_3;
  wire mul_ln133_1_reg_838_reg_i_18_n_0;
  wire mul_ln133_1_reg_838_reg_i_18_n_1;
  wire mul_ln133_1_reg_838_reg_i_18_n_2;
  wire mul_ln133_1_reg_838_reg_i_18_n_3;
  wire [14:0]out;
  wire [15:2]p_mid19_fu_576_p2;
  wire [29:2]p_mid_fu_687_p3;
  wire pop;
  wire pop_3;
  wire pop_4;
  wire push;
  wire push_0;
  wire push_2;
  wire [15:8]q_reg_850;
  wire \q_reg_850[15]_i_1_n_0 ;
  wire ready_for_outstanding;
  wire ready_for_outstanding_1;
  wire [32:0]ready_for_outstanding_reg;
  wire [13:1]select_ln133_1_fu_555_p3;
  wire [15:8]select_ln133_2_reg_813;
  wire \select_ln133_2_reg_813[13]_i_10_n_0 ;
  wire \select_ln133_2_reg_813[13]_i_11_n_0 ;
  wire \select_ln133_2_reg_813[13]_i_16_n_0 ;
  wire \select_ln133_2_reg_813[13]_i_17_n_0 ;
  wire \select_ln133_2_reg_813[13]_i_18_n_0 ;
  wire \select_ln133_2_reg_813[13]_i_19_n_0 ;
  wire \select_ln133_2_reg_813[13]_i_8_n_0 ;
  wire \select_ln133_2_reg_813[13]_i_9_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_13_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_14_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_8_n_0 ;
  wire \select_ln133_2_reg_813[9]_i_10_n_0 ;
  wire \select_ln133_2_reg_813[9]_i_11_n_0 ;
  wire \select_ln133_2_reg_813[9]_i_16_n_0 ;
  wire \select_ln133_2_reg_813[9]_i_17_n_0 ;
  wire \select_ln133_2_reg_813[9]_i_18_n_0 ;
  wire \select_ln133_2_reg_813[9]_i_19_n_0 ;
  wire \select_ln133_2_reg_813[9]_i_8_n_0 ;
  wire \select_ln133_2_reg_813[9]_i_9_n_0 ;
  wire [3:0]\select_ln133_2_reg_813_reg[13]_0 ;
  wire [3:0]\select_ln133_2_reg_813_reg[13]_1 ;
  wire \select_ln133_2_reg_813_reg[13]_i_2_n_0 ;
  wire \select_ln133_2_reg_813_reg[13]_i_2_n_1 ;
  wire \select_ln133_2_reg_813_reg[13]_i_2_n_2 ;
  wire \select_ln133_2_reg_813_reg[13]_i_2_n_3 ;
  wire \select_ln133_2_reg_813_reg[13]_i_3_n_0 ;
  wire \select_ln133_2_reg_813_reg[13]_i_3_n_1 ;
  wire \select_ln133_2_reg_813_reg[13]_i_3_n_2 ;
  wire \select_ln133_2_reg_813_reg[13]_i_3_n_3 ;
  wire [0:0]\select_ln133_2_reg_813_reg[15]_0 ;
  wire [0:0]\select_ln133_2_reg_813_reg[15]_1 ;
  wire [0:0]\select_ln133_2_reg_813_reg[15]_2 ;
  wire [0:0]\select_ln133_2_reg_813_reg[15]_3 ;
  wire [0:0]\select_ln133_2_reg_813_reg[15]_4 ;
  wire \select_ln133_2_reg_813_reg[15]_i_2_n_3 ;
  wire [13:0]\select_ln133_2_reg_813_reg[15]_i_4_0 ;
  wire \select_ln133_2_reg_813_reg[15]_i_4_n_3 ;
  wire [3:0]\select_ln133_2_reg_813_reg[9]_0 ;
  wire [3:0]\select_ln133_2_reg_813_reg[9]_1 ;
  wire \select_ln133_2_reg_813_reg[9]_i_2_n_0 ;
  wire \select_ln133_2_reg_813_reg[9]_i_2_n_1 ;
  wire \select_ln133_2_reg_813_reg[9]_i_2_n_2 ;
  wire \select_ln133_2_reg_813_reg[9]_i_2_n_3 ;
  wire \select_ln133_2_reg_813_reg[9]_i_3_n_0 ;
  wire \select_ln133_2_reg_813_reg[9]_i_3_n_1 ;
  wire \select_ln133_2_reg_813_reg[9]_i_3_n_2 ;
  wire \select_ln133_2_reg_813_reg[9]_i_3_n_3 ;
  wire [14:14]select_ln133_fu_533_p3;
  wire [13:1]select_ln133_fu_533_p3__0;
  wire [31:0]shell_top_sa_pe_ba_0_0;
  wire [31:0]shell_top_sa_pe_ba_0_1;
  wire [31:0]shell_top_sa_pe_ba_0_2;
  wire [31:0]shell_top_sa_pe_ba_0_3;
  wire [31:0]shell_top_sa_pe_ba_1_0;
  wire [31:0]shell_top_sa_pe_ba_1_1;
  wire [31:0]shell_top_sa_pe_ba_1_2;
  wire [31:0]shell_top_sa_pe_ba_1_3;
  wire [31:0]shell_top_sa_pe_ba_2_0;
  wire [31:0]shell_top_sa_pe_ba_2_1;
  wire [31:0]shell_top_sa_pe_ba_2_2;
  wire [31:0]shell_top_sa_pe_ba_2_3;
  wire [31:0]shell_top_sa_pe_ba_3_0;
  wire [31:0]shell_top_sa_pe_ba_3_1;
  wire [31:0]shell_top_sa_pe_ba_3_2;
  wire [31:0]shell_top_sa_pe_ba_3_3;
  wire shl_ln25_mid2_reg_860_reg_n_78;
  wire shl_ln25_mid2_reg_860_reg_n_79;
  wire shl_ln25_mid2_reg_860_reg_n_80;
  wire shl_ln25_mid2_reg_860_reg_n_81;
  wire shl_ln25_mid2_reg_860_reg_n_82;
  wire shl_ln25_mid2_reg_860_reg_n_83;
  wire shl_ln25_mid2_reg_860_reg_n_84;
  wire shl_ln25_mid2_reg_860_reg_n_85;
  wire shl_ln25_mid2_reg_860_reg_n_86;
  wire shl_ln25_mid2_reg_860_reg_n_87;
  wire shl_ln25_mid2_reg_860_reg_n_88;
  wire shl_ln25_mid2_reg_860_reg_n_89;
  wire [12:0]sub_ln141_fu_663_p2;
  wire [15:0]\t_2_reg_2014_reg[15] ;
  wire [15:2]trunc_ln133_fu_597_p1;
  wire [7:0]trunc_ln133_reg_818;
  wire \trunc_ln133_reg_818[3]_i_10_n_0 ;
  wire \trunc_ln133_reg_818[3]_i_14_n_0 ;
  wire \trunc_ln133_reg_818[3]_i_15_n_0 ;
  wire \trunc_ln133_reg_818[3]_i_16_n_0 ;
  wire \trunc_ln133_reg_818[3]_i_17_n_0 ;
  wire \trunc_ln133_reg_818[3]_i_7_n_0 ;
  wire \trunc_ln133_reg_818[3]_i_8_n_0 ;
  wire \trunc_ln133_reg_818[3]_i_9_n_0 ;
  wire [1:0]\trunc_ln133_reg_818_reg[1]_0 ;
  wire \trunc_ln133_reg_818_reg[3]_i_2_n_0 ;
  wire \trunc_ln133_reg_818_reg[3]_i_2_n_1 ;
  wire \trunc_ln133_reg_818_reg[3]_i_2_n_2 ;
  wire \trunc_ln133_reg_818_reg[3]_i_2_n_3 ;
  wire \trunc_ln133_reg_818_reg[3]_i_3_n_0 ;
  wire \trunc_ln133_reg_818_reg[3]_i_3_n_1 ;
  wire \trunc_ln133_reg_818_reg[3]_i_3_n_2 ;
  wire \trunc_ln133_reg_818_reg[3]_i_3_n_3 ;
  wire [2:0]\trunc_ln133_reg_818_reg[5]_0 ;
  wire [2:0]\trunc_ln133_reg_818_reg[5]_1 ;
  wire [13:12]trunc_ln141_reg_823;
  wire [3:0]\trunc_ln141_reg_823_reg[10]_0 ;
  wire [11:0]\trunc_ln141_reg_823_reg[11]_0 ;
  wire [1:0]\trunc_ln141_reg_823_reg[12]_0 ;
  wire \trunc_ln141_reg_823_reg[13]_0 ;
  wire [2:0]\trunc_ln141_reg_823_reg[2]_0 ;
  wire [3:0]\trunc_ln141_reg_823_reg[6]_0 ;
  wire [3:0]\trunc_ln25_1_reg_2145_reg[10] ;
  wire [3:0]\trunc_ln25_1_reg_2145_reg[14] ;
  wire [3:0]\trunc_ln25_1_reg_2145_reg[18] ;
  wire [1:0]\trunc_ln25_1_reg_2145_reg[22] ;
  wire [0:0]\trunc_ln25_1_reg_2145_reg[22]_0 ;
  wire [0:0]\trunc_ln25_1_reg_2145_reg[6] ;
  wire [30:0]\trunc_ln25_3_reg_2191_reg[29] ;
  wire [29:0]\trunc_ln2_reg_2160_reg[29] ;
  wire [30:0]\trunc_ln58_3_reg_2175_reg[29] ;
  wire [15:2]zext_ln140_fu_694_p1;
  wire \zext_ln18_cast_reg_2000_reg[0] ;
  wire [14:0]\zext_ln18_cast_reg_2000_reg[15] ;
  wire [15:0]\zext_ln18_cast_reg_2000_reg[15]_0 ;
  wire [0:0]\zext_ln18_cast_reg_2000_reg[1] ;
  wire [45:0]\zext_ln90_reg_537_reg[15] ;
  wire [3:0]\NLW_add_ln158_reg_865_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln158_reg_865_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln158_reg_865_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_6_O_UNCONNECTED ;
  wire NLW_bound_reg_800_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_bound_reg_800_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_bound_reg_800_reg_OVERFLOW_UNCONNECTED;
  wire NLW_bound_reg_800_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_bound_reg_800_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_bound_reg_800_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_bound_reg_800_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_bound_reg_800_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_bound_reg_800_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_bound_reg_800_reg_P_UNCONNECTED;
  wire [47:0]NLW_bound_reg_800_reg_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_i_fu_180_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_180_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_fu_184_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_fu_184_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_j_fu_176_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_j_fu_176_reg[14]_i_2_O_UNCONNECTED ;
  wire NLW_mul_ln133_1_reg_838_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln133_1_reg_838_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln133_1_reg_838_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln133_1_reg_838_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln133_1_reg_838_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln133_1_reg_838_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln133_1_reg_838_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln133_1_reg_838_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln133_1_reg_838_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mul_ln133_1_reg_838_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln133_1_reg_838_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_mul_ln133_1_reg_838_reg_i_15_CO_UNCONNECTED;
  wire [3:2]NLW_mul_ln133_1_reg_838_reg_i_15_O_UNCONNECTED;
  wire [3:1]\NLW_select_ln133_2_reg_813_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_select_ln133_2_reg_813_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_select_ln133_2_reg_813_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_select_ln133_2_reg_813_reg[15]_i_4_O_UNCONNECTED ;
  wire NLW_shl_ln25_mid2_reg_860_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_shl_ln25_mid2_reg_860_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_shl_ln25_mid2_reg_860_reg_OVERFLOW_UNCONNECTED;
  wire NLW_shl_ln25_mid2_reg_860_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_shl_ln25_mid2_reg_860_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_shl_ln25_mid2_reg_860_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_shl_ln25_mid2_reg_860_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_shl_ln25_mid2_reg_860_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_shl_ln25_mid2_reg_860_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_shl_ln25_mid2_reg_860_reg_P_UNCONNECTED;
  wire [47:0]NLW_shl_ln25_mid2_reg_860_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[12]_i_2 
       (.I0(p_mid_fu_687_p3[12]),
        .I1(zext_ln140_fu_694_p1[12]),
        .O(\add_ln158_reg_865[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[12]_i_3 
       (.I0(p_mid_fu_687_p3[11]),
        .I1(zext_ln140_fu_694_p1[11]),
        .O(\add_ln158_reg_865[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[12]_i_4 
       (.I0(p_mid_fu_687_p3[10]),
        .I1(zext_ln140_fu_694_p1[10]),
        .O(\add_ln158_reg_865[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[12]_i_5 
       (.I0(p_mid_fu_687_p3[9]),
        .I1(zext_ln140_fu_694_p1[9]),
        .O(\add_ln158_reg_865[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[16]_i_2 
       (.I0(p_mid_fu_687_p3[15]),
        .I1(zext_ln140_fu_694_p1[15]),
        .O(\add_ln158_reg_865[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[16]_i_3 
       (.I0(p_mid_fu_687_p3[14]),
        .I1(zext_ln140_fu_694_p1[14]),
        .O(\add_ln158_reg_865[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[16]_i_4 
       (.I0(p_mid_fu_687_p3[13]),
        .I1(zext_ln140_fu_694_p1[13]),
        .O(\add_ln158_reg_865[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[4]_i_2 
       (.I0(p_mid_fu_687_p3[4]),
        .I1(zext_ln140_fu_694_p1[4]),
        .O(\add_ln158_reg_865[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[4]_i_3 
       (.I0(p_mid_fu_687_p3[3]),
        .I1(zext_ln140_fu_694_p1[3]),
        .O(\add_ln158_reg_865[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[4]_i_4 
       (.I0(p_mid_fu_687_p3[2]),
        .I1(zext_ln140_fu_694_p1[2]),
        .O(\add_ln158_reg_865[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[8]_i_2 
       (.I0(p_mid_fu_687_p3[8]),
        .I1(zext_ln140_fu_694_p1[8]),
        .O(\add_ln158_reg_865[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[8]_i_3 
       (.I0(p_mid_fu_687_p3[7]),
        .I1(zext_ln140_fu_694_p1[7]),
        .O(\add_ln158_reg_865[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[8]_i_4 
       (.I0(p_mid_fu_687_p3[6]),
        .I1(zext_ln140_fu_694_p1[6]),
        .O(\add_ln158_reg_865[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln158_reg_865[8]_i_5 
       (.I0(p_mid_fu_687_p3[5]),
        .I1(zext_ln140_fu_694_p1[5]),
        .O(\add_ln158_reg_865[8]_i_5_n_0 ));
  FDRE \add_ln158_reg_865_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[10]),
        .Q(\add_ln158_reg_865_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[11]),
        .Q(\add_ln158_reg_865_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[12]),
        .Q(\add_ln158_reg_865_reg_n_0_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_865_reg[12]_i_1 
       (.CI(\add_ln158_reg_865_reg[8]_i_1_n_0 ),
        .CO({\add_ln158_reg_865_reg[12]_i_1_n_0 ,\add_ln158_reg_865_reg[12]_i_1_n_1 ,\add_ln158_reg_865_reg[12]_i_1_n_2 ,\add_ln158_reg_865_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_mid_fu_687_p3[12:9]),
        .O(add_ln158_fu_697_p2[12:9]),
        .S({\add_ln158_reg_865[12]_i_2_n_0 ,\add_ln158_reg_865[12]_i_3_n_0 ,\add_ln158_reg_865[12]_i_4_n_0 ,\add_ln158_reg_865[12]_i_5_n_0 }));
  FDRE \add_ln158_reg_865_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[13]),
        .Q(\add_ln158_reg_865_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[14]),
        .Q(\add_ln158_reg_865_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[15]),
        .Q(\add_ln158_reg_865_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[16]),
        .Q(\add_ln158_reg_865_reg_n_0_[16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_865_reg[16]_i_1 
       (.CI(\add_ln158_reg_865_reg[12]_i_1_n_0 ),
        .CO({\add_ln158_reg_865_reg[16]_i_1_n_0 ,\add_ln158_reg_865_reg[16]_i_1_n_1 ,\add_ln158_reg_865_reg[16]_i_1_n_2 ,\add_ln158_reg_865_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_mid_fu_687_p3[15:13]}),
        .O(add_ln158_fu_697_p2[16:13]),
        .S({p_mid_fu_687_p3[16],\add_ln158_reg_865[16]_i_2_n_0 ,\add_ln158_reg_865[16]_i_3_n_0 ,\add_ln158_reg_865[16]_i_4_n_0 }));
  FDRE \add_ln158_reg_865_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[17]),
        .Q(\add_ln158_reg_865_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[18]),
        .Q(\add_ln158_reg_865_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[19]),
        .Q(\add_ln158_reg_865_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[20]),
        .Q(\add_ln158_reg_865_reg_n_0_[20] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_865_reg[20]_i_1 
       (.CI(\add_ln158_reg_865_reg[16]_i_1_n_0 ),
        .CO({\add_ln158_reg_865_reg[20]_i_1_n_0 ,\add_ln158_reg_865_reg[20]_i_1_n_1 ,\add_ln158_reg_865_reg[20]_i_1_n_2 ,\add_ln158_reg_865_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_697_p2[20:17]),
        .S(p_mid_fu_687_p3[20:17]));
  FDRE \add_ln158_reg_865_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[21]),
        .Q(\add_ln158_reg_865_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[22]),
        .Q(\add_ln158_reg_865_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[23]),
        .Q(\add_ln158_reg_865_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[24]),
        .Q(\add_ln158_reg_865_reg_n_0_[24] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_865_reg[24]_i_1 
       (.CI(\add_ln158_reg_865_reg[20]_i_1_n_0 ),
        .CO({\add_ln158_reg_865_reg[24]_i_1_n_0 ,\add_ln158_reg_865_reg[24]_i_1_n_1 ,\add_ln158_reg_865_reg[24]_i_1_n_2 ,\add_ln158_reg_865_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_697_p2[24:21]),
        .S(p_mid_fu_687_p3[24:21]));
  FDRE \add_ln158_reg_865_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[25]),
        .Q(\add_ln158_reg_865_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[26]),
        .Q(\add_ln158_reg_865_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[27]),
        .Q(\add_ln158_reg_865_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[28]),
        .Q(\add_ln158_reg_865_reg_n_0_[28] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_865_reg[28]_i_1 
       (.CI(\add_ln158_reg_865_reg[24]_i_1_n_0 ),
        .CO({\add_ln158_reg_865_reg[28]_i_1_n_0 ,\add_ln158_reg_865_reg[28]_i_1_n_1 ,\add_ln158_reg_865_reg[28]_i_1_n_2 ,\add_ln158_reg_865_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_697_p2[28:25]),
        .S(p_mid_fu_687_p3[28:25]));
  FDRE \add_ln158_reg_865_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[29]),
        .Q(\add_ln158_reg_865_reg_n_0_[29] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_865_reg[29]_i_1 
       (.CI(\add_ln158_reg_865_reg[28]_i_1_n_0 ),
        .CO(\NLW_add_ln158_reg_865_reg[29]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln158_reg_865_reg[29]_i_1_O_UNCONNECTED [3:1],add_ln158_fu_697_p2[29]}),
        .S({1'b0,1'b0,1'b0,p_mid_fu_687_p3[29]}));
  FDRE \add_ln158_reg_865_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[2]),
        .Q(\add_ln158_reg_865_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[3]),
        .Q(\add_ln158_reg_865_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[4]),
        .Q(\add_ln158_reg_865_reg_n_0_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_865_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln158_reg_865_reg[4]_i_1_n_0 ,\add_ln158_reg_865_reg[4]_i_1_n_1 ,\add_ln158_reg_865_reg[4]_i_1_n_2 ,\add_ln158_reg_865_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_mid_fu_687_p3[4:2],1'b0}),
        .O({add_ln158_fu_697_p2[4:2],\NLW_add_ln158_reg_865_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln158_reg_865[4]_i_2_n_0 ,\add_ln158_reg_865[4]_i_3_n_0 ,\add_ln158_reg_865[4]_i_4_n_0 ,1'b0}));
  FDRE \add_ln158_reg_865_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[5]),
        .Q(\add_ln158_reg_865_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[6]),
        .Q(\add_ln158_reg_865_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[7]),
        .Q(\add_ln158_reg_865_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \add_ln158_reg_865_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[8]),
        .Q(\add_ln158_reg_865_reg_n_0_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_865_reg[8]_i_1 
       (.CI(\add_ln158_reg_865_reg[4]_i_1_n_0 ),
        .CO({\add_ln158_reg_865_reg[8]_i_1_n_0 ,\add_ln158_reg_865_reg[8]_i_1_n_1 ,\add_ln158_reg_865_reg[8]_i_1_n_2 ,\add_ln158_reg_865_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_mid_fu_687_p3[8:5]),
        .O(add_ln158_fu_697_p2[8:5]),
        .S({\add_ln158_reg_865[8]_i_2_n_0 ,\add_ln158_reg_865[8]_i_3_n_0 ,\add_ln158_reg_865[8]_i_4_n_0 ,\add_ln158_reg_865[8]_i_5_n_0 }));
  FDRE \add_ln158_reg_865_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln158_fu_697_p2[9]),
        .Q(\add_ln158_reg_865_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h08F8)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(bound_reg_800_reg_0),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Loop_VITIS_LOOP_133_1_proc_U0_ap_start),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state9),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state7),
        .I2(\j_fu_176[14]_i_1_n_0 ),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state2),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(bound_reg_800_reg_n_91),
        .I1(bound_reg_800_reg_n_92),
        .I2(bound_reg_800_reg_n_93),
        .I3(indvar_flatten_fu_184_reg[12]),
        .I4(indvar_flatten_fu_184_reg[13]),
        .I5(indvar_flatten_fu_184_reg[14]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(bound_reg_800_reg_n_94),
        .I1(bound_reg_800_reg_n_95),
        .I2(bound_reg_800_reg_n_96),
        .I3(indvar_flatten_fu_184_reg[9]),
        .I4(indvar_flatten_fu_184_reg[10]),
        .I5(indvar_flatten_fu_184_reg[11]),
        .O(\ap_CS_fsm[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_12 
       (.I0(bound_reg_800_reg_n_97),
        .I1(bound_reg_800_reg_n_98),
        .I2(bound_reg_800_reg_n_99),
        .I3(indvar_flatten_fu_184_reg[6]),
        .I4(indvar_flatten_fu_184_reg[7]),
        .I5(indvar_flatten_fu_184_reg[8]),
        .O(\ap_CS_fsm[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_13 
       (.I0(bound_reg_800_reg_n_100),
        .I1(bound_reg_800_reg_n_101),
        .I2(bound_reg_800_reg_n_102),
        .I3(indvar_flatten_fu_184_reg[3]),
        .I4(indvar_flatten_fu_184_reg[4]),
        .I5(indvar_flatten_fu_184_reg[5]),
        .O(\ap_CS_fsm[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(bound_reg_800_reg_n_103),
        .I1(bound_reg_800_reg_n_104),
        .I2(bound_reg_800_reg_n_105),
        .I3(indvar_flatten_fu_184_reg[0]),
        .I4(indvar_flatten_fu_184_reg[1]),
        .I5(indvar_flatten_fu_184_reg[2]),
        .O(\ap_CS_fsm[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(bound_reg_800_reg_0),
        .O(\ap_CS_fsm[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(bound_reg_800_reg_n_76),
        .I1(bound_reg_800_reg_n_77),
        .I2(bound_reg_800_reg_n_78),
        .I3(indvar_flatten_fu_184_reg[27]),
        .I4(indvar_flatten_fu_184_reg[28]),
        .I5(indvar_flatten_fu_184_reg[29]),
        .O(\ap_CS_fsm[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(bound_reg_800_reg_n_79),
        .I1(bound_reg_800_reg_n_80),
        .I2(bound_reg_800_reg_n_81),
        .I3(indvar_flatten_fu_184_reg[24]),
        .I4(indvar_flatten_fu_184_reg[25]),
        .I5(indvar_flatten_fu_184_reg[26]),
        .O(\ap_CS_fsm[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(bound_reg_800_reg_n_82),
        .I1(bound_reg_800_reg_n_83),
        .I2(bound_reg_800_reg_n_84),
        .I3(indvar_flatten_fu_184_reg[21]),
        .I4(indvar_flatten_fu_184_reg[22]),
        .I5(indvar_flatten_fu_184_reg[23]),
        .O(\ap_CS_fsm[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_8__0 
       (.I0(bound_reg_800_reg_n_85),
        .I1(bound_reg_800_reg_n_86),
        .I2(bound_reg_800_reg_n_87),
        .I3(indvar_flatten_fu_184_reg[18]),
        .I4(indvar_flatten_fu_184_reg[19]),
        .I5(indvar_flatten_fu_184_reg[20]),
        .O(\ap_CS_fsm[3]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_9__0 
       (.I0(bound_reg_800_reg_n_88),
        .I1(bound_reg_800_reg_n_89),
        .I2(bound_reg_800_reg_n_90),
        .I3(indvar_flatten_fu_184_reg[15]),
        .I4(indvar_flatten_fu_184_reg[16]),
        .I5(indvar_flatten_fu_184_reg[17]),
        .O(\ap_CS_fsm[3]_i_9__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__0 
       (.CI(\ap_CS_fsm_reg[3]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__0_CO_UNCONNECTED [3:2],bound_reg_800_reg_0,\ap_CS_fsm_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4_n_0 ,\ap_CS_fsm[3]_i_5__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__0 
       (.CI(\ap_CS_fsm_reg[3]_i_6_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_3__0_n_0 ,\ap_CS_fsm_reg[3]_i_3__0_n_1 ,\ap_CS_fsm_reg[3]_i_3__0_n_2 ,\ap_CS_fsm_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_7__0_n_0 ,\ap_CS_fsm[3]_i_8__0_n_0 ,\ap_CS_fsm[3]_i_9__0_n_0 ,\ap_CS_fsm[3]_i_10_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_6_n_0 ,\ap_CS_fsm_reg[3]_i_6_n_1 ,\ap_CS_fsm_reg[3]_i_6_n_2 ,\ap_CS_fsm_reg[3]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_11_n_0 ,\ap_CS_fsm[3]_i_12_n_0 ,\ap_CS_fsm[3]_i_13_n_0 ,\ap_CS_fsm[3]_i_14_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    bound_reg_800_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,bound_reg_800_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_bound_reg_800_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_bound_reg_800_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_bound_reg_800_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_bound_reg_800_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_bound_reg_800_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_bound_reg_800_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_bound_reg_800_reg_P_UNCONNECTED[47:30],bound_reg_800_reg_n_76,bound_reg_800_reg_n_77,bound_reg_800_reg_n_78,bound_reg_800_reg_n_79,bound_reg_800_reg_n_80,bound_reg_800_reg_n_81,bound_reg_800_reg_n_82,bound_reg_800_reg_n_83,bound_reg_800_reg_n_84,bound_reg_800_reg_n_85,bound_reg_800_reg_n_86,bound_reg_800_reg_n_87,bound_reg_800_reg_n_88,bound_reg_800_reg_n_89,bound_reg_800_reg_n_90,bound_reg_800_reg_n_91,bound_reg_800_reg_n_92,bound_reg_800_reg_n_93,bound_reg_800_reg_n_94,bound_reg_800_reg_n_95,bound_reg_800_reg_n_96,bound_reg_800_reg_n_97,bound_reg_800_reg_n_98,bound_reg_800_reg_n_99,bound_reg_800_reg_n_100,bound_reg_800_reg_n_101,bound_reg_800_reg_n_102,bound_reg_800_reg_n_103,bound_reg_800_reg_n_104,bound_reg_800_reg_n_105}),
        .PATTERNBDETECT(NLW_bound_reg_800_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_bound_reg_800_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_bound_reg_800_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_bound_reg_800_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hB44B)) 
    \empty_53_reg_855[3]_i_5 
       (.I0(\trunc_ln141_reg_823_reg[11]_0 [2]),
        .I1(Q[4]),
        .I2(\trunc_ln141_reg_823_reg[11]_0 [3]),
        .I3(Q[5]),
        .O(\trunc_ln141_reg_823_reg[2]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \empty_53_reg_855[3]_i_6 
       (.I0(\trunc_ln141_reg_823_reg[11]_0 [1]),
        .I1(Q[3]),
        .I2(\trunc_ln141_reg_823_reg[11]_0 [2]),
        .I3(Q[4]),
        .O(\trunc_ln141_reg_823_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \empty_53_reg_855[3]_i_7 
       (.I0(\trunc_ln141_reg_823_reg[11]_0 [0]),
        .I1(Q[2]),
        .I2(\trunc_ln141_reg_823_reg[11]_0 [1]),
        .I3(Q[3]),
        .O(\trunc_ln141_reg_823_reg[2]_0 [0]));
  FDRE \empty_53_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[0]),
        .Q(empty_53_reg_855[0]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  FDRE \empty_53_reg_855_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(Q[1]),
        .Q(empty_53_reg_855[1]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  FDRE \empty_53_reg_855_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_53_fu_675_p1),
        .Q(empty_53_reg_855[2]),
        .R(1'b0));
  FDRE \empty_53_reg_855_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln141_fu_663_p2[0]),
        .Q(empty_53_reg_855[3]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  FDRE \empty_53_reg_855_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln141_fu_663_p2[1]),
        .Q(empty_53_reg_855[4]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  FDRE \empty_53_reg_855_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln141_fu_663_p2[2]),
        .Q(empty_53_reg_855[5]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  FDRE \empty_53_reg_855_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln141_fu_663_p2[3]),
        .Q(empty_53_reg_855[6]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  FDRE \empty_53_reg_855_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln141_fu_663_p2[4]),
        .Q(empty_53_reg_855[7]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3 grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260
       (.A(A),
        .CO(CO),
        .D(ap_sig_allocacmp_t_2),
        .DI(DI),
        .Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY),
        .O(O),
        .P({shl_ln25_mid2_reg_860_reg_n_78,shl_ln25_mid2_reg_860_reg_n_79,shl_ln25_mid2_reg_860_reg_n_80,shl_ln25_mid2_reg_860_reg_n_81,shl_ln25_mid2_reg_860_reg_n_82,shl_ln25_mid2_reg_860_reg_n_83,shl_ln25_mid2_reg_860_reg_n_84,shl_ln25_mid2_reg_860_reg_n_85,shl_ln25_mid2_reg_860_reg_n_86,shl_ln25_mid2_reg_860_reg_n_87,shl_ln25_mid2_reg_860_reg_n_88,shl_ln25_mid2_reg_860_reg_n_89,P}),
        .Q(Q),
        .S(S),
        .\add_ln25_12_reg_2155_reg[19]_0 (\add_ln25_12_reg_2155_reg[19] ),
        .\add_ln25_7_reg_2150_reg[18]_0 (D),
        .\and_ln20_1_reg_2051_reg[0]_0 (\and_ln20_1_reg_2051_reg[0] ),
        .\and_ln20_1_reg_2051_reg[0]_1 (grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_reg_rep__0_n_0),
        .\and_ln20_1_reg_2051_reg[0]_i_15 (\and_ln20_1_reg_2051_reg[0]_i_15 ),
        .\and_ln20_1_reg_2051_reg[0]_i_29 (\and_ln20_1_reg_2051_reg[0]_i_29 ),
        .\and_ln20_1_reg_2051_reg[0]_i_3 (\and_ln20_1_reg_2051_reg[0]_i_3 ),
        .\and_ln20_1_reg_2051_reg[0]_i_5 (\and_ln20_1_reg_2051_reg[0]_i_5 ),
        .\and_ln20_2_reg_2059_reg[0]_0 (\and_ln20_2_reg_2059_reg[0] ),
        .\and_ln20_2_reg_2059_reg[0]_i_18 (\and_ln20_2_reg_2059_reg[0]_i_18 ),
        .\and_ln20_2_reg_2059_reg[0]_i_18_0 (\and_ln20_2_reg_2059_reg[0]_i_18_0 ),
        .\and_ln20_2_reg_2059_reg[0]_i_3 (\and_ln20_2_reg_2059_reg[0]_i_3 ),
        .\and_ln20_2_reg_2059_reg[0]_i_5 (\and_ln20_2_reg_2059_reg[0]_i_5 ),
        .\and_ln20_reg_2043_pp0_iter2_reg_reg[0]_0 (\and_ln20_reg_2043_pp0_iter2_reg_reg[0] ),
        .\and_ln20_reg_2043_reg[0]_i_11 (\and_ln20_reg_2043_reg[0]_i_11 ),
        .\and_ln20_reg_2043_reg[0]_i_25 (\and_ln20_reg_2043_reg[0]_i_25 ),
        .\and_ln20_reg_2043_reg[0]_i_5 (\and_ln20_reg_2043_reg[0]_i_5 ),
        .\ap_CS_fsm_reg[5] (grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .\ap_CS_fsm_reg[5]_0 (grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .\ap_CS_fsm_reg[5]_1 (grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .\ap_CS_fsm_reg[5]_2 (grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .\ap_CS_fsm_reg[5]_3 (grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .\ap_CS_fsm_reg[5]_4 (grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .\ap_CS_fsm_reg[5]_5 (grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_reg_0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_642),
        .ap_enable_reg_pp0_iter0_reg_reg_1(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_643),
        .ap_enable_reg_pp0_iter0_reg_reg_2(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_644),
        .ap_enable_reg_pp0_iter3_reg_0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .ap_enable_reg_pp0_iter4_reg_0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .ap_loop_exit_ready_pp0_iter3_reg_reg_0(ap_NS_fsm[6:5]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .dout(dout),
        .empty_53_reg_855(empty_53_reg_855),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(full_n_reg),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o),
        .\icmp_ln143_reg_2022_pp0_iter3_reg_reg[0]_0 (\icmp_ln143_reg_2022_pp0_iter3_reg_reg[0] ),
        .in(in),
        .m_cast_loc_channel_dout(m_cast_loc_channel_dout),
        .mem_reg(mem_reg),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_1(ready_for_outstanding_1),
        .ready_for_outstanding_reg(\ap_CS_fsm_reg[5]_0 ),
        .ready_for_outstanding_reg_0(ready_for_outstanding_reg),
        .shell_top_sa_pe_ba_0_0(shell_top_sa_pe_ba_0_0),
        .shell_top_sa_pe_ba_0_1(shell_top_sa_pe_ba_0_1),
        .shell_top_sa_pe_ba_0_2(shell_top_sa_pe_ba_0_2),
        .shell_top_sa_pe_ba_0_3(shell_top_sa_pe_ba_0_3),
        .shell_top_sa_pe_ba_1_0(shell_top_sa_pe_ba_1_0),
        .shell_top_sa_pe_ba_1_1(shell_top_sa_pe_ba_1_1),
        .shell_top_sa_pe_ba_1_2(shell_top_sa_pe_ba_1_2),
        .shell_top_sa_pe_ba_1_3(shell_top_sa_pe_ba_1_3),
        .shell_top_sa_pe_ba_2_0(shell_top_sa_pe_ba_2_0),
        .\shell_top_sa_pe_ba_2_0_reg[0] ({ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .shell_top_sa_pe_ba_2_1(shell_top_sa_pe_ba_2_1),
        .shell_top_sa_pe_ba_2_2(shell_top_sa_pe_ba_2_2),
        .shell_top_sa_pe_ba_2_3(shell_top_sa_pe_ba_2_3),
        .shell_top_sa_pe_ba_3_0(shell_top_sa_pe_ba_3_0),
        .shell_top_sa_pe_ba_3_1(shell_top_sa_pe_ba_3_1),
        .shell_top_sa_pe_ba_3_2(shell_top_sa_pe_ba_3_2),
        .shell_top_sa_pe_ba_3_3(shell_top_sa_pe_ba_3_3),
        .\t_2_reg_2014_reg[15]_0 (\t_2_reg_2014_reg[15] ),
        .\t_2_reg_2014_reg[4]_0 (grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_reg_rep_n_0),
        .trunc_ln133_reg_818(trunc_ln133_reg_818),
        .\trunc_ln25_1_reg_2145_reg[10]_0 (\trunc_ln25_1_reg_2145_reg[10] ),
        .\trunc_ln25_1_reg_2145_reg[14]_0 (\trunc_ln25_1_reg_2145_reg[14] ),
        .\trunc_ln25_1_reg_2145_reg[18]_0 (\trunc_ln25_1_reg_2145_reg[18] ),
        .\trunc_ln25_1_reg_2145_reg[22]_0 (\trunc_ln25_1_reg_2145_reg[22] ),
        .\trunc_ln25_1_reg_2145_reg[22]_1 (\trunc_ln25_1_reg_2145_reg[22]_0 ),
        .\trunc_ln25_1_reg_2145_reg[6]_0 (\trunc_ln25_1_reg_2145_reg[6] ),
        .\trunc_ln25_3_reg_2191_reg[29]_0 (\trunc_ln25_3_reg_2191_reg[29] ),
        .\trunc_ln2_reg_2160_reg[29]_0 (\trunc_ln2_reg_2160_reg[29] ),
        .\trunc_ln58_3_reg_2175_reg[29]_0 (\trunc_ln58_3_reg_2175_reg[29] ),
        .\zext_ln140_cast_reg_1995_reg[15]_0 (zext_ln140_fu_694_p1),
        .\zext_ln18_cast_reg_2000_reg[0]_0 (\zext_ln18_cast_reg_2000_reg[0] ),
        .\zext_ln18_cast_reg_2000_reg[15]_0 (\zext_ln18_cast_reg_2000_reg[15] ),
        .\zext_ln18_cast_reg_2000_reg[15]_1 (\zext_ln18_cast_reg_2000_reg[15]_0 ),
        .\zext_ln18_cast_reg_2000_reg[1]_0 (\zext_ln18_cast_reg_2000_reg[1] ));
  (* ORIG_CELL_NAME = "grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_642),
        .Q(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_643),
        .Q(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_reg_rep_n_0),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_644),
        .Q(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_reg_rep__0_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_sa_store_1 grp_sa_store_1_fu_360
       (.D(ap_NS_fsm[8:7]),
        .E(E),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7}),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[1]_0 (grp_sa_store_1_fu_360_n_8),
        .\ap_CS_fsm_reg[2]_i_2_0 (select_ln133_2_reg_813),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .\ca_addr_reg_555_reg[29]_0 (\ca_addr_reg_555_reg[29] ),
        .\ca_addr_reg_555_reg[29]_i_2_0 ({\add_ln158_reg_865_reg_n_0_[29] ,\add_ln158_reg_865_reg_n_0_[28] ,\add_ln158_reg_865_reg_n_0_[27] ,\add_ln158_reg_865_reg_n_0_[26] ,\add_ln158_reg_865_reg_n_0_[25] ,\add_ln158_reg_865_reg_n_0_[24] ,\add_ln158_reg_865_reg_n_0_[23] ,\add_ln158_reg_865_reg_n_0_[22] ,\add_ln158_reg_865_reg_n_0_[21] ,\add_ln158_reg_865_reg_n_0_[20] ,\add_ln158_reg_865_reg_n_0_[19] ,\add_ln158_reg_865_reg_n_0_[18] ,\add_ln158_reg_865_reg_n_0_[17] ,\add_ln158_reg_865_reg_n_0_[16] ,\add_ln158_reg_865_reg_n_0_[15] ,\add_ln158_reg_865_reg_n_0_[14] ,\add_ln158_reg_865_reg_n_0_[13] ,\add_ln158_reg_865_reg_n_0_[12] ,\add_ln158_reg_865_reg_n_0_[11] ,\add_ln158_reg_865_reg_n_0_[10] ,\add_ln158_reg_865_reg_n_0_[9] ,\add_ln158_reg_865_reg_n_0_[8] ,\add_ln158_reg_865_reg_n_0_[7] ,\add_ln158_reg_865_reg_n_0_[6] ,\add_ln158_reg_865_reg_n_0_[5] ,\add_ln158_reg_865_reg_n_0_[4] ,\add_ln158_reg_865_reg_n_0_[3] ,\add_ln158_reg_865_reg_n_0_[2] }),
        .dout_vld_reg(dout_vld_reg),
        .empty_n_reg(empty_n_reg_0),
        .grp_sa_store_1_fu_360_ap_start_reg(grp_sa_store_1_fu_360_ap_start_reg),
        .mOutPtr18_out(mOutPtr18_out),
        .m_axi_ca_WDATA(m_axi_ca_WDATA),
        .pop_3(pop_3),
        .pop_4(pop_4),
        .push_2(push_2),
        .shell_top_sa_pe_ba_0_0(shell_top_sa_pe_ba_0_0),
        .shell_top_sa_pe_ba_0_1(shell_top_sa_pe_ba_0_1),
        .shell_top_sa_pe_ba_0_2(shell_top_sa_pe_ba_0_2),
        .shell_top_sa_pe_ba_0_3(shell_top_sa_pe_ba_0_3),
        .shell_top_sa_pe_ba_1_0(shell_top_sa_pe_ba_1_0),
        .shell_top_sa_pe_ba_1_1(shell_top_sa_pe_ba_1_1),
        .shell_top_sa_pe_ba_1_2(shell_top_sa_pe_ba_1_2),
        .shell_top_sa_pe_ba_1_3(shell_top_sa_pe_ba_1_3),
        .shell_top_sa_pe_ba_2_0(shell_top_sa_pe_ba_2_0),
        .shell_top_sa_pe_ba_2_1(shell_top_sa_pe_ba_2_1),
        .shell_top_sa_pe_ba_2_2(shell_top_sa_pe_ba_2_2),
        .shell_top_sa_pe_ba_2_3(shell_top_sa_pe_ba_2_3),
        .shell_top_sa_pe_ba_3_0(shell_top_sa_pe_ba_3_0),
        .shell_top_sa_pe_ba_3_1(shell_top_sa_pe_ba_3_1),
        .shell_top_sa_pe_ba_3_2(shell_top_sa_pe_ba_3_2),
        .shell_top_sa_pe_ba_3_3(shell_top_sa_pe_ba_3_3),
        .trunc_ln133_reg_818(trunc_ln133_reg_818),
        .\zext_ln88_reg_532_reg[15]_0 (Q),
        .\zext_ln90_reg_537_reg[15]_0 (\zext_ln90_reg_537_reg[15] ),
        .\zext_ln90_reg_537_reg[15]_1 ({q_reg_850,empty_53_reg_855}));
  FDRE #(
    .INIT(1'b0)) 
    grp_sa_store_1_fu_360_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sa_store_1_fu_360_n_8),
        .Q(grp_sa_store_1_fu_360_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h40)) 
    \i_fu_180[0]_i_1 
       (.I0(bound_reg_800_reg_0),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .O(i_fu_180));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_180[0]_i_3 
       (.I0(out[0]),
        .O(empty_fu_551_p1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[0]_i_2_n_7 ),
        .Q(out[0]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_180_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_180_reg[0]_i_2_n_0 ,\i_fu_180_reg[0]_i_2_n_1 ,\i_fu_180_reg[0]_i_2_n_2 ,\i_fu_180_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_180_reg[0]_i_2_n_4 ,\i_fu_180_reg[0]_i_2_n_5 ,\i_fu_180_reg[0]_i_2_n_6 ,\i_fu_180_reg[0]_i_2_n_7 }),
        .S({out[3:1],empty_fu_551_p1}));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[8]_i_1_n_5 ),
        .Q(out[10]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[8]_i_1_n_4 ),
        .Q(out[11]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[12]_i_1_n_7 ),
        .Q(out[12]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_180_reg[12]_i_1 
       (.CI(\i_fu_180_reg[8]_i_1_n_0 ),
        .CO({\NLW_i_fu_180_reg[12]_i_1_CO_UNCONNECTED [3:2],\i_fu_180_reg[12]_i_1_n_2 ,\i_fu_180_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_180_reg[12]_i_1_O_UNCONNECTED [3],\i_fu_180_reg[12]_i_1_n_5 ,\i_fu_180_reg[12]_i_1_n_6 ,\i_fu_180_reg[12]_i_1_n_7 }),
        .S({1'b0,out[14:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[12]_i_1_n_6 ),
        .Q(out[13]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[12]_i_1_n_5 ),
        .Q(out[14]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[0]_i_2_n_6 ),
        .Q(out[1]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[0]_i_2_n_5 ),
        .Q(out[2]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[0]_i_2_n_4 ),
        .Q(out[3]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[4]_i_1_n_7 ),
        .Q(out[4]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_180_reg[4]_i_1 
       (.CI(\i_fu_180_reg[0]_i_2_n_0 ),
        .CO({\i_fu_180_reg[4]_i_1_n_0 ,\i_fu_180_reg[4]_i_1_n_1 ,\i_fu_180_reg[4]_i_1_n_2 ,\i_fu_180_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_180_reg[4]_i_1_n_4 ,\i_fu_180_reg[4]_i_1_n_5 ,\i_fu_180_reg[4]_i_1_n_6 ,\i_fu_180_reg[4]_i_1_n_7 }),
        .S(out[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[4]_i_1_n_6 ),
        .Q(out[5]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[4]_i_1_n_5 ),
        .Q(out[6]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[4]_i_1_n_4 ),
        .Q(out[7]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[8]_i_1_n_7 ),
        .Q(out[8]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_180_reg[8]_i_1 
       (.CI(\i_fu_180_reg[4]_i_1_n_0 ),
        .CO({\i_fu_180_reg[8]_i_1_n_0 ,\i_fu_180_reg[8]_i_1_n_1 ,\i_fu_180_reg[8]_i_1_n_2 ,\i_fu_180_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_180_reg[8]_i_1_n_4 ,\i_fu_180_reg[8]_i_1_n_5 ,\i_fu_180_reg[8]_i_1_n_6 ,\i_fu_180_reg[8]_i_1_n_7 }),
        .S(out[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_180_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_180),
        .D(\i_fu_180_reg[8]_i_1_n_6 ),
        .Q(out[9]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE \icmp_ln141_reg_828_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\icmp_ln141_reg_828_reg[0]_0 ),
        .Q(icmp_ln141_reg_828),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_fu_184[0]_i_2 
       (.I0(indvar_flatten_fu_184_reg[0]),
        .O(\indvar_flatten_fu_184[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_fu_184_reg[0]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_184_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_184_reg[0]_i_1_n_0 ,\indvar_flatten_fu_184_reg[0]_i_1_n_1 ,\indvar_flatten_fu_184_reg[0]_i_1_n_2 ,\indvar_flatten_fu_184_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_fu_184_reg[0]_i_1_n_4 ,\indvar_flatten_fu_184_reg[0]_i_1_n_5 ,\indvar_flatten_fu_184_reg[0]_i_1_n_6 ,\indvar_flatten_fu_184_reg[0]_i_1_n_7 }),
        .S({indvar_flatten_fu_184_reg[3:1],\indvar_flatten_fu_184[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten_fu_184_reg[10]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten_fu_184_reg[11]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_fu_184_reg[12]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_184_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_184_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_184_reg[12]_i_1_n_0 ,\indvar_flatten_fu_184_reg[12]_i_1_n_1 ,\indvar_flatten_fu_184_reg[12]_i_1_n_2 ,\indvar_flatten_fu_184_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_184_reg[12]_i_1_n_4 ,\indvar_flatten_fu_184_reg[12]_i_1_n_5 ,\indvar_flatten_fu_184_reg[12]_i_1_n_6 ,\indvar_flatten_fu_184_reg[12]_i_1_n_7 }),
        .S(indvar_flatten_fu_184_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten_fu_184_reg[13]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten_fu_184_reg[14]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[12]_i_1_n_4 ),
        .Q(indvar_flatten_fu_184_reg[15]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_fu_184_reg[16]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_184_reg[16]_i_1 
       (.CI(\indvar_flatten_fu_184_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_184_reg[16]_i_1_n_0 ,\indvar_flatten_fu_184_reg[16]_i_1_n_1 ,\indvar_flatten_fu_184_reg[16]_i_1_n_2 ,\indvar_flatten_fu_184_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_184_reg[16]_i_1_n_4 ,\indvar_flatten_fu_184_reg[16]_i_1_n_5 ,\indvar_flatten_fu_184_reg[16]_i_1_n_6 ,\indvar_flatten_fu_184_reg[16]_i_1_n_7 }),
        .S(indvar_flatten_fu_184_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten_fu_184_reg[17]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[16]_i_1_n_5 ),
        .Q(indvar_flatten_fu_184_reg[18]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[16]_i_1_n_4 ),
        .Q(indvar_flatten_fu_184_reg[19]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[0]_i_1_n_6 ),
        .Q(indvar_flatten_fu_184_reg[1]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_fu_184_reg[20]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_184_reg[20]_i_1 
       (.CI(\indvar_flatten_fu_184_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_184_reg[20]_i_1_n_0 ,\indvar_flatten_fu_184_reg[20]_i_1_n_1 ,\indvar_flatten_fu_184_reg[20]_i_1_n_2 ,\indvar_flatten_fu_184_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_184_reg[20]_i_1_n_4 ,\indvar_flatten_fu_184_reg[20]_i_1_n_5 ,\indvar_flatten_fu_184_reg[20]_i_1_n_6 ,\indvar_flatten_fu_184_reg[20]_i_1_n_7 }),
        .S(indvar_flatten_fu_184_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[20]_i_1_n_6 ),
        .Q(indvar_flatten_fu_184_reg[21]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[20]_i_1_n_5 ),
        .Q(indvar_flatten_fu_184_reg[22]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[20]_i_1_n_4 ),
        .Q(indvar_flatten_fu_184_reg[23]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_fu_184_reg[24]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_184_reg[24]_i_1 
       (.CI(\indvar_flatten_fu_184_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_184_reg[24]_i_1_n_0 ,\indvar_flatten_fu_184_reg[24]_i_1_n_1 ,\indvar_flatten_fu_184_reg[24]_i_1_n_2 ,\indvar_flatten_fu_184_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_184_reg[24]_i_1_n_4 ,\indvar_flatten_fu_184_reg[24]_i_1_n_5 ,\indvar_flatten_fu_184_reg[24]_i_1_n_6 ,\indvar_flatten_fu_184_reg[24]_i_1_n_7 }),
        .S(indvar_flatten_fu_184_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[24]_i_1_n_6 ),
        .Q(indvar_flatten_fu_184_reg[25]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[24]_i_1_n_5 ),
        .Q(indvar_flatten_fu_184_reg[26]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[24]_i_1_n_4 ),
        .Q(indvar_flatten_fu_184_reg[27]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_fu_184_reg[28]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_184_reg[28]_i_1 
       (.CI(\indvar_flatten_fu_184_reg[24]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_fu_184_reg[28]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten_fu_184_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_fu_184_reg[28]_i_1_O_UNCONNECTED [3:2],\indvar_flatten_fu_184_reg[28]_i_1_n_6 ,\indvar_flatten_fu_184_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,indvar_flatten_fu_184_reg[29:28]}));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[28]_i_1_n_6 ),
        .Q(indvar_flatten_fu_184_reg[29]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[0]_i_1_n_5 ),
        .Q(indvar_flatten_fu_184_reg[2]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[0]_i_1_n_4 ),
        .Q(indvar_flatten_fu_184_reg[3]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_fu_184_reg[4]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_184_reg[4]_i_1 
       (.CI(\indvar_flatten_fu_184_reg[0]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_184_reg[4]_i_1_n_0 ,\indvar_flatten_fu_184_reg[4]_i_1_n_1 ,\indvar_flatten_fu_184_reg[4]_i_1_n_2 ,\indvar_flatten_fu_184_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_184_reg[4]_i_1_n_4 ,\indvar_flatten_fu_184_reg[4]_i_1_n_5 ,\indvar_flatten_fu_184_reg[4]_i_1_n_6 ,\indvar_flatten_fu_184_reg[4]_i_1_n_7 }),
        .S(indvar_flatten_fu_184_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_fu_184_reg[5]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten_fu_184_reg[6]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten_fu_184_reg[7]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_fu_184_reg[8]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_184_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_184_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_184_reg[8]_i_1_n_0 ,\indvar_flatten_fu_184_reg[8]_i_1_n_1 ,\indvar_flatten_fu_184_reg[8]_i_1_n_2 ,\indvar_flatten_fu_184_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_184_reg[8]_i_1_n_4 ,\indvar_flatten_fu_184_reg[8]_i_1_n_5 ,\indvar_flatten_fu_184_reg[8]_i_1_n_6 ,\indvar_flatten_fu_184_reg[8]_i_1_n_7 }),
        .S(indvar_flatten_fu_184_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_184_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\indvar_flatten_fu_184_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_fu_184_reg[9]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    int_ap_idle_i_3
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\indvar_flatten_fu_184_reg[0]_0 ),
        .I2(ap_start),
        .I3(m_cast_loc_channel_empty_n),
        .I4(lshr_ln130_cast_loc_channel_empty_n),
        .I5(lshr_ln131_cast_loc_channel_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hF8F8F800)) 
    int_ap_start_i_2
       (.I0(bound_reg_800_reg_0),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(int_ap_ready_reg),
        .I3(ap_sync_reg_Block_entry89_proc_U0_ap_ready),
        .I4(Block_entry89_proc_U0_ap_ready),
        .O(ap_sync_ready));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[12]_i_2 
       (.I0(\j_fu_176_reg[14]_0 [12]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3__0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[12]_i_3 
       (.I0(\j_fu_176_reg[14]_0 [11]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3__0[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[12]_i_4 
       (.I0(\j_fu_176_reg[14]_0 [10]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3__0[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[12]_i_5 
       (.I0(\j_fu_176_reg[14]_0 [9]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3__0[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_fu_176[14]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(lshr_ln131_cast_loc_channel_empty_n),
        .I2(lshr_ln130_cast_loc_channel_empty_n),
        .I3(m_cast_loc_channel_empty_n),
        .I4(ap_start),
        .I5(\indvar_flatten_fu_184_reg[0]_0 ),
        .O(\j_fu_176[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[14]_i_4 
       (.I0(\j_fu_176_reg[14]_0 [14]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[14]_i_5 
       (.I0(\j_fu_176_reg[14]_0 [13]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3__0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[4]_i_2 
       (.I0(\j_fu_176_reg[14]_0 [0]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(\j_fu_176[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[4]_i_3 
       (.I0(\j_fu_176_reg[14]_0 [4]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3__0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[4]_i_4 
       (.I0(\j_fu_176_reg[14]_0 [3]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3__0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[4]_i_5 
       (.I0(\j_fu_176_reg[14]_0 [2]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3__0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[4]_i_6 
       (.I0(\j_fu_176_reg[14]_0 [1]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3__0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[8]_i_2 
       (.I0(\j_fu_176_reg[14]_0 [8]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3__0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[8]_i_3 
       (.I0(\j_fu_176_reg[14]_0 [7]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3__0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[8]_i_4 
       (.I0(\j_fu_176_reg[14]_0 [6]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3__0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[8]_i_5 
       (.I0(\j_fu_176_reg[14]_0 [5]),
        .I1(\i_fu_180_reg[0]_0 ),
        .O(select_ln133_fu_533_p3__0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(\j_fu_176_reg[0]_0 ),
        .Q(\j_fu_176_reg[14]_0 [0]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[10]),
        .Q(\j_fu_176_reg[14]_0 [10]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[11]),
        .Q(\j_fu_176_reg[14]_0 [11]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[12]),
        .Q(\j_fu_176_reg[14]_0 [12]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_176_reg[12]_i_1 
       (.CI(\j_fu_176_reg[8]_i_1_n_0 ),
        .CO({\j_fu_176_reg[12]_i_1_n_0 ,\j_fu_176_reg[12]_i_1_n_1 ,\j_fu_176_reg[12]_i_1_n_2 ,\j_fu_176_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln134_fu_622_p2[12:9]),
        .S(select_ln133_fu_533_p3__0[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[13]),
        .Q(\j_fu_176_reg[14]_0 [13]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[14]),
        .Q(\j_fu_176_reg[14]_0 [14]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_176_reg[14]_i_2 
       (.CI(\j_fu_176_reg[12]_i_1_n_0 ),
        .CO({\NLW_j_fu_176_reg[14]_i_2_CO_UNCONNECTED [3:1],\j_fu_176_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_176_reg[14]_i_2_O_UNCONNECTED [3:2],add_ln134_fu_622_p2[14:13]}),
        .S({1'b0,1'b0,select_ln133_fu_533_p3,select_ln133_fu_533_p3__0[13]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[1]),
        .Q(\j_fu_176_reg[14]_0 [1]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[2]),
        .Q(\j_fu_176_reg[14]_0 [2]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[3]),
        .Q(\j_fu_176_reg[14]_0 [3]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[4]),
        .Q(\j_fu_176_reg[14]_0 [4]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_176_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_176_reg[4]_i_1_n_0 ,\j_fu_176_reg[4]_i_1_n_1 ,\j_fu_176_reg[4]_i_1_n_2 ,\j_fu_176_reg[4]_i_1_n_3 }),
        .CYINIT(\j_fu_176[4]_i_2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln134_fu_622_p2[4:1]),
        .S(select_ln133_fu_533_p3__0[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[5]),
        .Q(\j_fu_176_reg[14]_0 [5]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[6]),
        .Q(\j_fu_176_reg[14]_0 [6]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[7]),
        .Q(\j_fu_176_reg[14]_0 [7]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[8]),
        .Q(\j_fu_176_reg[14]_0 [8]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_176_reg[8]_i_1 
       (.CI(\j_fu_176_reg[4]_i_1_n_0 ),
        .CO({\j_fu_176_reg[8]_i_1_n_0 ,\j_fu_176_reg[8]_i_1_n_1 ,\j_fu_176_reg[8]_i_1_n_2 ,\j_fu_176_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln134_fu_622_p2[8:5]),
        .S(select_ln133_fu_533_p3__0[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_176_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .D(add_ln134_fu_622_p2[9]),
        .Q(\j_fu_176_reg[14]_0 [9]),
        .R(\j_fu_176[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2__0 
       (.I0(bound_reg_800_reg_0),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .O(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[5][0]_srl6_i_5__0 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state5),
        .O(\ap_CS_fsm_reg[5]_0 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln133_1_reg_838_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln133_1_reg_838_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,select_ln133_1_fu_555_p3,mul_ln133_1_reg_838_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln133_1_reg_838_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln133_1_reg_838_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln133_1_reg_838_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[2]_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state4),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln133_1_reg_838_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln133_1_reg_838_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln133_1_reg_838_reg_P_UNCONNECTED[47:28],p_mid_fu_687_p3}),
        .PATTERNBDETECT(NLW_mul_ln133_1_reg_838_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln133_1_reg_838_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln133_1_reg_838_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln133_1_reg_838_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln133_1_reg_838_reg_i_1
       (.I0(\i_fu_180_reg[14]_0 [12]),
        .I1(\i_fu_180_reg[0]_0 ),
        .I2(out[13]),
        .O(select_ln133_1_fu_555_p3[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln133_1_reg_838_reg_i_10
       (.I0(\i_fu_180_reg[14]_0 [3]),
        .I1(\i_fu_180_reg[0]_0 ),
        .I2(out[4]),
        .O(select_ln133_1_fu_555_p3[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln133_1_reg_838_reg_i_11
       (.I0(\i_fu_180_reg[14]_0 [2]),
        .I1(\i_fu_180_reg[0]_0 ),
        .I2(out[3]),
        .O(select_ln133_1_fu_555_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln133_1_reg_838_reg_i_12
       (.I0(\i_fu_180_reg[14]_0 [1]),
        .I1(\i_fu_180_reg[0]_0 ),
        .I2(out[2]),
        .O(select_ln133_1_fu_555_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln133_1_reg_838_reg_i_13
       (.I0(\i_fu_180_reg[14]_0 [0]),
        .I1(\i_fu_180_reg[0]_0 ),
        .I2(out[1]),
        .O(select_ln133_1_fu_555_p3[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln133_1_reg_838_reg_i_15
       (.CI(mul_ln133_1_reg_838_reg_i_16_n_0),
        .CO({NLW_mul_ln133_1_reg_838_reg_i_15_CO_UNCONNECTED[3:1],mul_ln133_1_reg_838_reg_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mul_ln133_1_reg_838_reg_i_15_O_UNCONNECTED[3:2],\i_fu_180_reg[14]_0 [13:12]}),
        .S({1'b0,1'b0,out[14:13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln133_1_reg_838_reg_i_16
       (.CI(mul_ln133_1_reg_838_reg_i_17_n_0),
        .CO({mul_ln133_1_reg_838_reg_i_16_n_0,mul_ln133_1_reg_838_reg_i_16_n_1,mul_ln133_1_reg_838_reg_i_16_n_2,mul_ln133_1_reg_838_reg_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_180_reg[14]_0 [11:8]),
        .S(out[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln133_1_reg_838_reg_i_17
       (.CI(mul_ln133_1_reg_838_reg_i_18_n_0),
        .CO({mul_ln133_1_reg_838_reg_i_17_n_0,mul_ln133_1_reg_838_reg_i_17_n_1,mul_ln133_1_reg_838_reg_i_17_n_2,mul_ln133_1_reg_838_reg_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_180_reg[14]_0 [7:4]),
        .S(out[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mul_ln133_1_reg_838_reg_i_18
       (.CI(1'b0),
        .CO({mul_ln133_1_reg_838_reg_i_18_n_0,mul_ln133_1_reg_838_reg_i_18_n_1,mul_ln133_1_reg_838_reg_i_18_n_2,mul_ln133_1_reg_838_reg_i_18_n_3}),
        .CYINIT(out[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_180_reg[14]_0 [3:0]),
        .S(out[4:1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln133_1_reg_838_reg_i_2
       (.I0(\i_fu_180_reg[14]_0 [11]),
        .I1(\i_fu_180_reg[0]_0 ),
        .I2(out[12]),
        .O(select_ln133_1_fu_555_p3[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln133_1_reg_838_reg_i_3
       (.I0(\i_fu_180_reg[14]_0 [10]),
        .I1(\i_fu_180_reg[0]_0 ),
        .I2(out[11]),
        .O(select_ln133_1_fu_555_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln133_1_reg_838_reg_i_4
       (.I0(\i_fu_180_reg[14]_0 [9]),
        .I1(\i_fu_180_reg[0]_0 ),
        .I2(out[10]),
        .O(select_ln133_1_fu_555_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln133_1_reg_838_reg_i_5
       (.I0(\i_fu_180_reg[14]_0 [8]),
        .I1(\i_fu_180_reg[0]_0 ),
        .I2(out[9]),
        .O(select_ln133_1_fu_555_p3[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln133_1_reg_838_reg_i_6
       (.I0(\i_fu_180_reg[14]_0 [7]),
        .I1(\i_fu_180_reg[0]_0 ),
        .I2(out[8]),
        .O(select_ln133_1_fu_555_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln133_1_reg_838_reg_i_7
       (.I0(\i_fu_180_reg[14]_0 [6]),
        .I1(\i_fu_180_reg[0]_0 ),
        .I2(out[7]),
        .O(select_ln133_1_fu_555_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln133_1_reg_838_reg_i_8
       (.I0(\i_fu_180_reg[14]_0 [5]),
        .I1(\i_fu_180_reg[0]_0 ),
        .I2(out[6]),
        .O(select_ln133_1_fu_555_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln133_1_reg_838_reg_i_9
       (.I0(\i_fu_180_reg[14]_0 [4]),
        .I1(\i_fu_180_reg[0]_0 ),
        .I2(out[5]),
        .O(select_ln133_1_fu_555_p3[5]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \q_reg_850[13]_i_6 
       (.I0(\trunc_ln141_reg_823_reg[11]_0 [10]),
        .I1(Q[12]),
        .I2(\trunc_ln141_reg_823_reg[11]_0 [11]),
        .I3(Q[13]),
        .O(\trunc_ln141_reg_823_reg[10]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \q_reg_850[13]_i_7 
       (.I0(\trunc_ln141_reg_823_reg[11]_0 [9]),
        .I1(Q[11]),
        .I2(\trunc_ln141_reg_823_reg[11]_0 [10]),
        .I3(Q[12]),
        .O(\trunc_ln141_reg_823_reg[10]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \q_reg_850[13]_i_8 
       (.I0(\trunc_ln141_reg_823_reg[11]_0 [8]),
        .I1(Q[10]),
        .I2(\trunc_ln141_reg_823_reg[11]_0 [9]),
        .I3(Q[11]),
        .O(\trunc_ln141_reg_823_reg[10]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \q_reg_850[13]_i_9 
       (.I0(\trunc_ln141_reg_823_reg[11]_0 [7]),
        .I1(Q[9]),
        .I2(\trunc_ln141_reg_823_reg[11]_0 [8]),
        .I3(Q[10]),
        .O(\trunc_ln141_reg_823_reg[10]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg_850[15]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln141_reg_828),
        .O(\q_reg_850[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \q_reg_850[15]_i_4 
       (.I0(trunc_ln141_reg_823[12]),
        .I1(Q[14]),
        .I2(trunc_ln141_reg_823[13]),
        .I3(Q[15]),
        .O(\trunc_ln141_reg_823_reg[12]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \q_reg_850[15]_i_5 
       (.I0(\trunc_ln141_reg_823_reg[11]_0 [11]),
        .I1(Q[13]),
        .I2(trunc_ln141_reg_823[12]),
        .I3(Q[14]),
        .O(\trunc_ln141_reg_823_reg[12]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \q_reg_850[9]_i_6 
       (.I0(\trunc_ln141_reg_823_reg[11]_0 [6]),
        .I1(Q[8]),
        .I2(\trunc_ln141_reg_823_reg[11]_0 [7]),
        .I3(Q[9]),
        .O(\trunc_ln141_reg_823_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \q_reg_850[9]_i_7 
       (.I0(\trunc_ln141_reg_823_reg[11]_0 [5]),
        .I1(Q[7]),
        .I2(\trunc_ln141_reg_823_reg[11]_0 [6]),
        .I3(Q[8]),
        .O(\trunc_ln141_reg_823_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \q_reg_850[9]_i_8 
       (.I0(\trunc_ln141_reg_823_reg[11]_0 [4]),
        .I1(Q[6]),
        .I2(\trunc_ln141_reg_823_reg[11]_0 [5]),
        .I3(Q[7]),
        .O(\trunc_ln141_reg_823_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \q_reg_850[9]_i_9 
       (.I0(\trunc_ln141_reg_823_reg[11]_0 [3]),
        .I1(Q[5]),
        .I2(\trunc_ln141_reg_823_reg[11]_0 [4]),
        .I3(Q[6]),
        .O(\trunc_ln141_reg_823_reg[6]_0 [0]));
  FDRE \q_reg_850_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln141_fu_663_p2[7]),
        .Q(q_reg_850[10]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  FDRE \q_reg_850_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln141_fu_663_p2[8]),
        .Q(q_reg_850[11]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  FDRE \q_reg_850_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln141_fu_663_p2[9]),
        .Q(q_reg_850[12]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  FDRE \q_reg_850_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln141_fu_663_p2[10]),
        .Q(q_reg_850[13]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  FDRE \q_reg_850_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln141_fu_663_p2[11]),
        .Q(q_reg_850[14]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  FDRE \q_reg_850_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln141_fu_663_p2[12]),
        .Q(q_reg_850[15]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  FDRE \q_reg_850_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln141_fu_663_p2[5]),
        .Q(q_reg_850[8]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  FDRE \q_reg_850_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sub_ln141_fu_663_p2[6]),
        .Q(q_reg_850[9]),
        .R(\q_reg_850[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \select_ln133_2_reg_813[10]_i_1 
       (.I0(p_mid19_fu_576_p2[10]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[10]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[10]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \select_ln133_2_reg_813[11]_i_1 
       (.I0(p_mid19_fu_576_p2[11]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[11]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[11]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \select_ln133_2_reg_813[12]_i_1 
       (.I0(p_mid19_fu_576_p2[12]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[12]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[12]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \select_ln133_2_reg_813[13]_i_1 
       (.I0(p_mid19_fu_576_p2[13]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[13]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[13]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[13]_i_10 
       (.I0(\i_fu_180_reg[14]_0 [7]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [8]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [9]),
        .I3(\i_fu_180_reg[14]_0 [8]),
        .O(\select_ln133_2_reg_813[13]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[13]_i_11 
       (.I0(\i_fu_180_reg[14]_0 [6]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [7]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [8]),
        .I3(\i_fu_180_reg[14]_0 [7]),
        .O(\select_ln133_2_reg_813[13]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[13]_i_16 
       (.I0(out[10]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [10]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [11]),
        .I3(out[11]),
        .O(\select_ln133_2_reg_813[13]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[13]_i_17 
       (.I0(out[9]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [9]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [10]),
        .I3(out[10]),
        .O(\select_ln133_2_reg_813[13]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[13]_i_18 
       (.I0(out[8]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [8]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [9]),
        .I3(out[9]),
        .O(\select_ln133_2_reg_813[13]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[13]_i_19 
       (.I0(out[7]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [7]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [8]),
        .I3(out[8]),
        .O(\select_ln133_2_reg_813[13]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[13]_i_8 
       (.I0(\i_fu_180_reg[14]_0 [9]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [10]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [11]),
        .I3(\i_fu_180_reg[14]_0 [10]),
        .O(\select_ln133_2_reg_813[13]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[13]_i_9 
       (.I0(\i_fu_180_reg[14]_0 [8]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [9]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [10]),
        .I3(\i_fu_180_reg[14]_0 [9]),
        .O(\select_ln133_2_reg_813[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \select_ln133_2_reg_813[14]_i_1 
       (.I0(p_mid19_fu_576_p2[14]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[14]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[14]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \select_ln133_2_reg_813[15]_i_1 
       (.I0(p_mid19_fu_576_p2[15]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[15]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[15]));
  LUT4 #(
    .INIT(16'h9969)) 
    \select_ln133_2_reg_813[15]_i_13 
       (.I0(out[13]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [13]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [12]),
        .I3(out[12]),
        .O(\select_ln133_2_reg_813[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[15]_i_14 
       (.I0(out[11]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [11]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [12]),
        .I3(out[12]),
        .O(\select_ln133_2_reg_813[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[15]_i_8 
       (.I0(\i_fu_180_reg[14]_0 [10]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [11]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [12]),
        .I3(\i_fu_180_reg[14]_0 [11]),
        .O(\select_ln133_2_reg_813[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \select_ln133_2_reg_813[8]_i_1 
       (.I0(p_mid19_fu_576_p2[8]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[8]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[8]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \select_ln133_2_reg_813[9]_i_1 
       (.I0(p_mid19_fu_576_p2[9]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[9]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[9]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[9]_i_10 
       (.I0(\i_fu_180_reg[14]_0 [3]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [4]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [5]),
        .I3(\i_fu_180_reg[14]_0 [4]),
        .O(\select_ln133_2_reg_813[9]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[9]_i_11 
       (.I0(\i_fu_180_reg[14]_0 [2]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [3]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [4]),
        .I3(\i_fu_180_reg[14]_0 [3]),
        .O(\select_ln133_2_reg_813[9]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[9]_i_16 
       (.I0(out[6]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [6]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [7]),
        .I3(out[7]),
        .O(\select_ln133_2_reg_813[9]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[9]_i_17 
       (.I0(out[5]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [5]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [6]),
        .I3(out[6]),
        .O(\select_ln133_2_reg_813[9]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[9]_i_18 
       (.I0(out[4]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [4]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [5]),
        .I3(out[5]),
        .O(\select_ln133_2_reg_813[9]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[9]_i_19 
       (.I0(out[3]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [3]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [4]),
        .I3(out[4]),
        .O(\select_ln133_2_reg_813[9]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[9]_i_8 
       (.I0(\i_fu_180_reg[14]_0 [5]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [6]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [7]),
        .I3(\i_fu_180_reg[14]_0 [6]),
        .O(\select_ln133_2_reg_813[9]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \select_ln133_2_reg_813[9]_i_9 
       (.I0(\i_fu_180_reg[14]_0 [4]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [5]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [6]),
        .I3(\i_fu_180_reg[14]_0 [5]),
        .O(\select_ln133_2_reg_813[9]_i_9_n_0 ));
  FDRE \select_ln133_2_reg_813_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[10]),
        .Q(select_ln133_2_reg_813[10]),
        .R(1'b0));
  FDRE \select_ln133_2_reg_813_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[11]),
        .Q(select_ln133_2_reg_813[11]),
        .R(1'b0));
  FDRE \select_ln133_2_reg_813_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[12]),
        .Q(select_ln133_2_reg_813[12]),
        .R(1'b0));
  FDRE \select_ln133_2_reg_813_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[13]),
        .Q(select_ln133_2_reg_813[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln133_2_reg_813_reg[13]_i_2 
       (.CI(\select_ln133_2_reg_813_reg[9]_i_2_n_0 ),
        .CO({\select_ln133_2_reg_813_reg[13]_i_2_n_0 ,\select_ln133_2_reg_813_reg[13]_i_2_n_1 ,\select_ln133_2_reg_813_reg[13]_i_2_n_2 ,\select_ln133_2_reg_813_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\select_ln133_2_reg_813_reg[13]_1 ),
        .O(p_mid19_fu_576_p2[13:10]),
        .S({\select_ln133_2_reg_813[13]_i_8_n_0 ,\select_ln133_2_reg_813[13]_i_9_n_0 ,\select_ln133_2_reg_813[13]_i_10_n_0 ,\select_ln133_2_reg_813[13]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln133_2_reg_813_reg[13]_i_3 
       (.CI(\select_ln133_2_reg_813_reg[9]_i_3_n_0 ),
        .CO({\select_ln133_2_reg_813_reg[13]_i_3_n_0 ,\select_ln133_2_reg_813_reg[13]_i_3_n_1 ,\select_ln133_2_reg_813_reg[13]_i_3_n_2 ,\select_ln133_2_reg_813_reg[13]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\select_ln133_2_reg_813_reg[13]_0 ),
        .O(empty_55_fu_501_p2[13:10]),
        .S({\select_ln133_2_reg_813[13]_i_16_n_0 ,\select_ln133_2_reg_813[13]_i_17_n_0 ,\select_ln133_2_reg_813[13]_i_18_n_0 ,\select_ln133_2_reg_813[13]_i_19_n_0 }));
  FDRE \select_ln133_2_reg_813_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[14]),
        .Q(select_ln133_2_reg_813[14]),
        .R(1'b0));
  FDRE \select_ln133_2_reg_813_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[15]),
        .Q(select_ln133_2_reg_813[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln133_2_reg_813_reg[15]_i_2 
       (.CI(\select_ln133_2_reg_813_reg[13]_i_2_n_0 ),
        .CO({\NLW_select_ln133_2_reg_813_reg[15]_i_2_CO_UNCONNECTED [3:1],\select_ln133_2_reg_813_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\select_ln133_2_reg_813_reg[15]_3 }),
        .O({\NLW_select_ln133_2_reg_813_reg[15]_i_2_O_UNCONNECTED [3:2],p_mid19_fu_576_p2[15:14]}),
        .S({1'b0,1'b0,\select_ln133_2_reg_813_reg[15]_4 ,\select_ln133_2_reg_813[15]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln133_2_reg_813_reg[15]_i_4 
       (.CI(\select_ln133_2_reg_813_reg[13]_i_3_n_0 ),
        .CO({\NLW_select_ln133_2_reg_813_reg[15]_i_4_CO_UNCONNECTED [3:1],\select_ln133_2_reg_813_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\select_ln133_2_reg_813_reg[15]_2 }),
        .O({\NLW_select_ln133_2_reg_813_reg[15]_i_4_O_UNCONNECTED [3:2],empty_55_fu_501_p2[15:14]}),
        .S({1'b0,1'b0,\select_ln133_2_reg_813[15]_i_13_n_0 ,\select_ln133_2_reg_813[15]_i_14_n_0 }));
  FDRE \select_ln133_2_reg_813_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[8]),
        .Q(select_ln133_2_reg_813[8]),
        .R(1'b0));
  FDRE \select_ln133_2_reg_813_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[9]),
        .Q(select_ln133_2_reg_813[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln133_2_reg_813_reg[9]_i_2 
       (.CI(\trunc_ln133_reg_818_reg[3]_i_2_n_0 ),
        .CO({\select_ln133_2_reg_813_reg[9]_i_2_n_0 ,\select_ln133_2_reg_813_reg[9]_i_2_n_1 ,\select_ln133_2_reg_813_reg[9]_i_2_n_2 ,\select_ln133_2_reg_813_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\select_ln133_2_reg_813_reg[9]_1 ),
        .O(p_mid19_fu_576_p2[9:6]),
        .S({\select_ln133_2_reg_813[9]_i_8_n_0 ,\select_ln133_2_reg_813[9]_i_9_n_0 ,\select_ln133_2_reg_813[9]_i_10_n_0 ,\select_ln133_2_reg_813[9]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln133_2_reg_813_reg[9]_i_3 
       (.CI(\trunc_ln133_reg_818_reg[3]_i_3_n_0 ),
        .CO({\select_ln133_2_reg_813_reg[9]_i_3_n_0 ,\select_ln133_2_reg_813_reg[9]_i_3_n_1 ,\select_ln133_2_reg_813_reg[9]_i_3_n_2 ,\select_ln133_2_reg_813_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\select_ln133_2_reg_813_reg[9]_0 ),
        .O(empty_55_fu_501_p2[9:6]),
        .S({\select_ln133_2_reg_813[9]_i_16_n_0 ,\select_ln133_2_reg_813[9]_i_17_n_0 ,\select_ln133_2_reg_813[9]_i_18_n_0 ,\select_ln133_2_reg_813[9]_i_19_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[0]),
        .Q(shell_top_sa_pe_ba_0_0[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[10]),
        .Q(shell_top_sa_pe_ba_0_0[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[11]),
        .Q(shell_top_sa_pe_ba_0_0[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[12]),
        .Q(shell_top_sa_pe_ba_0_0[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[13]),
        .Q(shell_top_sa_pe_ba_0_0[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[14]),
        .Q(shell_top_sa_pe_ba_0_0[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[15]),
        .Q(shell_top_sa_pe_ba_0_0[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[16]),
        .Q(shell_top_sa_pe_ba_0_0[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[17]),
        .Q(shell_top_sa_pe_ba_0_0[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[18]),
        .Q(shell_top_sa_pe_ba_0_0[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[19]),
        .Q(shell_top_sa_pe_ba_0_0[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[1]),
        .Q(shell_top_sa_pe_ba_0_0[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[20]),
        .Q(shell_top_sa_pe_ba_0_0[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[21]),
        .Q(shell_top_sa_pe_ba_0_0[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[22]),
        .Q(shell_top_sa_pe_ba_0_0[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[23]),
        .Q(shell_top_sa_pe_ba_0_0[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[24]),
        .Q(shell_top_sa_pe_ba_0_0[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[25]),
        .Q(shell_top_sa_pe_ba_0_0[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[26]),
        .Q(shell_top_sa_pe_ba_0_0[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[27]),
        .Q(shell_top_sa_pe_ba_0_0[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[28]),
        .Q(shell_top_sa_pe_ba_0_0[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[29]),
        .Q(shell_top_sa_pe_ba_0_0[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[2]),
        .Q(shell_top_sa_pe_ba_0_0[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[30]),
        .Q(shell_top_sa_pe_ba_0_0[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[31]),
        .Q(shell_top_sa_pe_ba_0_0[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[3]),
        .Q(shell_top_sa_pe_ba_0_0[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[4]),
        .Q(shell_top_sa_pe_ba_0_0[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[5]),
        .Q(shell_top_sa_pe_ba_0_0[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[6]),
        .Q(shell_top_sa_pe_ba_0_0[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[7]),
        .Q(shell_top_sa_pe_ba_0_0[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[8]),
        .Q(shell_top_sa_pe_ba_0_0[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[9]),
        .Q(shell_top_sa_pe_ba_0_0[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[0]),
        .Q(shell_top_sa_pe_ba_0_1[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[10]),
        .Q(shell_top_sa_pe_ba_0_1[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[11]),
        .Q(shell_top_sa_pe_ba_0_1[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[12]),
        .Q(shell_top_sa_pe_ba_0_1[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[13]),
        .Q(shell_top_sa_pe_ba_0_1[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[14]),
        .Q(shell_top_sa_pe_ba_0_1[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[15]),
        .Q(shell_top_sa_pe_ba_0_1[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[16]),
        .Q(shell_top_sa_pe_ba_0_1[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[17]),
        .Q(shell_top_sa_pe_ba_0_1[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[18]),
        .Q(shell_top_sa_pe_ba_0_1[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[19]),
        .Q(shell_top_sa_pe_ba_0_1[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[1]),
        .Q(shell_top_sa_pe_ba_0_1[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[20]),
        .Q(shell_top_sa_pe_ba_0_1[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[21]),
        .Q(shell_top_sa_pe_ba_0_1[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[22]),
        .Q(shell_top_sa_pe_ba_0_1[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[23]),
        .Q(shell_top_sa_pe_ba_0_1[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[24]),
        .Q(shell_top_sa_pe_ba_0_1[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[25]),
        .Q(shell_top_sa_pe_ba_0_1[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[26]),
        .Q(shell_top_sa_pe_ba_0_1[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[27]),
        .Q(shell_top_sa_pe_ba_0_1[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[28]),
        .Q(shell_top_sa_pe_ba_0_1[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[29]),
        .Q(shell_top_sa_pe_ba_0_1[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[2]),
        .Q(shell_top_sa_pe_ba_0_1[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[30]),
        .Q(shell_top_sa_pe_ba_0_1[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[31]),
        .Q(shell_top_sa_pe_ba_0_1[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[3]),
        .Q(shell_top_sa_pe_ba_0_1[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[4]),
        .Q(shell_top_sa_pe_ba_0_1[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[5]),
        .Q(shell_top_sa_pe_ba_0_1[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[6]),
        .Q(shell_top_sa_pe_ba_0_1[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[7]),
        .Q(shell_top_sa_pe_ba_0_1[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[8]),
        .Q(shell_top_sa_pe_ba_0_1[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[9]),
        .Q(shell_top_sa_pe_ba_0_1[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[0]),
        .Q(shell_top_sa_pe_ba_0_2[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[10]),
        .Q(shell_top_sa_pe_ba_0_2[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[11]),
        .Q(shell_top_sa_pe_ba_0_2[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[12]),
        .Q(shell_top_sa_pe_ba_0_2[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[13]),
        .Q(shell_top_sa_pe_ba_0_2[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[14]),
        .Q(shell_top_sa_pe_ba_0_2[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[15]),
        .Q(shell_top_sa_pe_ba_0_2[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[16]),
        .Q(shell_top_sa_pe_ba_0_2[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[17]),
        .Q(shell_top_sa_pe_ba_0_2[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[18]),
        .Q(shell_top_sa_pe_ba_0_2[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[19]),
        .Q(shell_top_sa_pe_ba_0_2[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[1]),
        .Q(shell_top_sa_pe_ba_0_2[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[20]),
        .Q(shell_top_sa_pe_ba_0_2[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[21]),
        .Q(shell_top_sa_pe_ba_0_2[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[22]),
        .Q(shell_top_sa_pe_ba_0_2[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[23]),
        .Q(shell_top_sa_pe_ba_0_2[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[24]),
        .Q(shell_top_sa_pe_ba_0_2[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[25]),
        .Q(shell_top_sa_pe_ba_0_2[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[26]),
        .Q(shell_top_sa_pe_ba_0_2[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[27]),
        .Q(shell_top_sa_pe_ba_0_2[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[28]),
        .Q(shell_top_sa_pe_ba_0_2[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[29]),
        .Q(shell_top_sa_pe_ba_0_2[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[2]),
        .Q(shell_top_sa_pe_ba_0_2[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[30]),
        .Q(shell_top_sa_pe_ba_0_2[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[31]),
        .Q(shell_top_sa_pe_ba_0_2[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[3]),
        .Q(shell_top_sa_pe_ba_0_2[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[4]),
        .Q(shell_top_sa_pe_ba_0_2[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[5]),
        .Q(shell_top_sa_pe_ba_0_2[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[6]),
        .Q(shell_top_sa_pe_ba_0_2[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[7]),
        .Q(shell_top_sa_pe_ba_0_2[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[8]),
        .Q(shell_top_sa_pe_ba_0_2[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[9]),
        .Q(shell_top_sa_pe_ba_0_2[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[0]),
        .Q(shell_top_sa_pe_ba_0_3[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[10]),
        .Q(shell_top_sa_pe_ba_0_3[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[11]),
        .Q(shell_top_sa_pe_ba_0_3[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[12]),
        .Q(shell_top_sa_pe_ba_0_3[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[13]),
        .Q(shell_top_sa_pe_ba_0_3[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[14]),
        .Q(shell_top_sa_pe_ba_0_3[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[15]),
        .Q(shell_top_sa_pe_ba_0_3[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[16]),
        .Q(shell_top_sa_pe_ba_0_3[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[17]),
        .Q(shell_top_sa_pe_ba_0_3[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[18]),
        .Q(shell_top_sa_pe_ba_0_3[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[19]),
        .Q(shell_top_sa_pe_ba_0_3[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[1]),
        .Q(shell_top_sa_pe_ba_0_3[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[20]),
        .Q(shell_top_sa_pe_ba_0_3[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[21]),
        .Q(shell_top_sa_pe_ba_0_3[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[22]),
        .Q(shell_top_sa_pe_ba_0_3[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[23]),
        .Q(shell_top_sa_pe_ba_0_3[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[24]),
        .Q(shell_top_sa_pe_ba_0_3[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[25]),
        .Q(shell_top_sa_pe_ba_0_3[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[26]),
        .Q(shell_top_sa_pe_ba_0_3[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[27]),
        .Q(shell_top_sa_pe_ba_0_3[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[28]),
        .Q(shell_top_sa_pe_ba_0_3[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[29]),
        .Q(shell_top_sa_pe_ba_0_3[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[2]),
        .Q(shell_top_sa_pe_ba_0_3[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[30]),
        .Q(shell_top_sa_pe_ba_0_3[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[31]),
        .Q(shell_top_sa_pe_ba_0_3[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[3]),
        .Q(shell_top_sa_pe_ba_0_3[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[4]),
        .Q(shell_top_sa_pe_ba_0_3[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[5]),
        .Q(shell_top_sa_pe_ba_0_3[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[6]),
        .Q(shell_top_sa_pe_ba_0_3[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[7]),
        .Q(shell_top_sa_pe_ba_0_3[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[8]),
        .Q(shell_top_sa_pe_ba_0_3[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_0_3_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[9]),
        .Q(shell_top_sa_pe_ba_0_3[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[0]),
        .Q(shell_top_sa_pe_ba_1_0[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[10]),
        .Q(shell_top_sa_pe_ba_1_0[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[11]),
        .Q(shell_top_sa_pe_ba_1_0[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[12]),
        .Q(shell_top_sa_pe_ba_1_0[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[13]),
        .Q(shell_top_sa_pe_ba_1_0[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[14]),
        .Q(shell_top_sa_pe_ba_1_0[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[15]),
        .Q(shell_top_sa_pe_ba_1_0[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[16]),
        .Q(shell_top_sa_pe_ba_1_0[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[17]),
        .Q(shell_top_sa_pe_ba_1_0[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[18]),
        .Q(shell_top_sa_pe_ba_1_0[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[19]),
        .Q(shell_top_sa_pe_ba_1_0[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[1]),
        .Q(shell_top_sa_pe_ba_1_0[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[20]),
        .Q(shell_top_sa_pe_ba_1_0[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[21]),
        .Q(shell_top_sa_pe_ba_1_0[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[22]),
        .Q(shell_top_sa_pe_ba_1_0[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[23]),
        .Q(shell_top_sa_pe_ba_1_0[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[24]),
        .Q(shell_top_sa_pe_ba_1_0[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[25]),
        .Q(shell_top_sa_pe_ba_1_0[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[26]),
        .Q(shell_top_sa_pe_ba_1_0[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[27]),
        .Q(shell_top_sa_pe_ba_1_0[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[28]),
        .Q(shell_top_sa_pe_ba_1_0[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[29]),
        .Q(shell_top_sa_pe_ba_1_0[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[2]),
        .Q(shell_top_sa_pe_ba_1_0[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[30]),
        .Q(shell_top_sa_pe_ba_1_0[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[31]),
        .Q(shell_top_sa_pe_ba_1_0[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[3]),
        .Q(shell_top_sa_pe_ba_1_0[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[4]),
        .Q(shell_top_sa_pe_ba_1_0[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[5]),
        .Q(shell_top_sa_pe_ba_1_0[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[6]),
        .Q(shell_top_sa_pe_ba_1_0[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[7]),
        .Q(shell_top_sa_pe_ba_1_0[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[8]),
        .Q(shell_top_sa_pe_ba_1_0[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_635),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[9]),
        .Q(shell_top_sa_pe_ba_1_0[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[0]),
        .Q(shell_top_sa_pe_ba_1_1[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[10]),
        .Q(shell_top_sa_pe_ba_1_1[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[11]),
        .Q(shell_top_sa_pe_ba_1_1[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[12]),
        .Q(shell_top_sa_pe_ba_1_1[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[13]),
        .Q(shell_top_sa_pe_ba_1_1[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[14]),
        .Q(shell_top_sa_pe_ba_1_1[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[15]),
        .Q(shell_top_sa_pe_ba_1_1[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[16]),
        .Q(shell_top_sa_pe_ba_1_1[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[17]),
        .Q(shell_top_sa_pe_ba_1_1[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[18]),
        .Q(shell_top_sa_pe_ba_1_1[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[19]),
        .Q(shell_top_sa_pe_ba_1_1[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[1]),
        .Q(shell_top_sa_pe_ba_1_1[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[20]),
        .Q(shell_top_sa_pe_ba_1_1[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[21]),
        .Q(shell_top_sa_pe_ba_1_1[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[22]),
        .Q(shell_top_sa_pe_ba_1_1[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[23]),
        .Q(shell_top_sa_pe_ba_1_1[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[24]),
        .Q(shell_top_sa_pe_ba_1_1[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[25]),
        .Q(shell_top_sa_pe_ba_1_1[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[26]),
        .Q(shell_top_sa_pe_ba_1_1[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[27]),
        .Q(shell_top_sa_pe_ba_1_1[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[28]),
        .Q(shell_top_sa_pe_ba_1_1[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[29]),
        .Q(shell_top_sa_pe_ba_1_1[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[2]),
        .Q(shell_top_sa_pe_ba_1_1[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[30]),
        .Q(shell_top_sa_pe_ba_1_1[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[31]),
        .Q(shell_top_sa_pe_ba_1_1[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[3]),
        .Q(shell_top_sa_pe_ba_1_1[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[4]),
        .Q(shell_top_sa_pe_ba_1_1[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[5]),
        .Q(shell_top_sa_pe_ba_1_1[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[6]),
        .Q(shell_top_sa_pe_ba_1_1[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[7]),
        .Q(shell_top_sa_pe_ba_1_1[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[8]),
        .Q(shell_top_sa_pe_ba_1_1[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[9]),
        .Q(shell_top_sa_pe_ba_1_1[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[0]),
        .Q(shell_top_sa_pe_ba_1_2[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[10]),
        .Q(shell_top_sa_pe_ba_1_2[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[11]),
        .Q(shell_top_sa_pe_ba_1_2[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[12]),
        .Q(shell_top_sa_pe_ba_1_2[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[13]),
        .Q(shell_top_sa_pe_ba_1_2[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[14]),
        .Q(shell_top_sa_pe_ba_1_2[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[15]),
        .Q(shell_top_sa_pe_ba_1_2[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[16]),
        .Q(shell_top_sa_pe_ba_1_2[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[17]),
        .Q(shell_top_sa_pe_ba_1_2[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[18]),
        .Q(shell_top_sa_pe_ba_1_2[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[19]),
        .Q(shell_top_sa_pe_ba_1_2[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[1]),
        .Q(shell_top_sa_pe_ba_1_2[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[20]),
        .Q(shell_top_sa_pe_ba_1_2[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[21]),
        .Q(shell_top_sa_pe_ba_1_2[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[22]),
        .Q(shell_top_sa_pe_ba_1_2[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[23]),
        .Q(shell_top_sa_pe_ba_1_2[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[24]),
        .Q(shell_top_sa_pe_ba_1_2[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[25]),
        .Q(shell_top_sa_pe_ba_1_2[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[26]),
        .Q(shell_top_sa_pe_ba_1_2[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[27]),
        .Q(shell_top_sa_pe_ba_1_2[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[28]),
        .Q(shell_top_sa_pe_ba_1_2[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[29]),
        .Q(shell_top_sa_pe_ba_1_2[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[2]),
        .Q(shell_top_sa_pe_ba_1_2[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[30]),
        .Q(shell_top_sa_pe_ba_1_2[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[31]),
        .Q(shell_top_sa_pe_ba_1_2[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[3]),
        .Q(shell_top_sa_pe_ba_1_2[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[4]),
        .Q(shell_top_sa_pe_ba_1_2[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[5]),
        .Q(shell_top_sa_pe_ba_1_2[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[6]),
        .Q(shell_top_sa_pe_ba_1_2[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[7]),
        .Q(shell_top_sa_pe_ba_1_2[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[8]),
        .Q(shell_top_sa_pe_ba_1_2[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[9]),
        .Q(shell_top_sa_pe_ba_1_2[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[0]),
        .Q(shell_top_sa_pe_ba_1_3[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[10]),
        .Q(shell_top_sa_pe_ba_1_3[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[11]),
        .Q(shell_top_sa_pe_ba_1_3[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[12]),
        .Q(shell_top_sa_pe_ba_1_3[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[13]),
        .Q(shell_top_sa_pe_ba_1_3[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[14]),
        .Q(shell_top_sa_pe_ba_1_3[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[15]),
        .Q(shell_top_sa_pe_ba_1_3[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[16]),
        .Q(shell_top_sa_pe_ba_1_3[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[17]),
        .Q(shell_top_sa_pe_ba_1_3[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[18]),
        .Q(shell_top_sa_pe_ba_1_3[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[19]),
        .Q(shell_top_sa_pe_ba_1_3[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[1]),
        .Q(shell_top_sa_pe_ba_1_3[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[20]),
        .Q(shell_top_sa_pe_ba_1_3[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[21]),
        .Q(shell_top_sa_pe_ba_1_3[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[22]),
        .Q(shell_top_sa_pe_ba_1_3[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[23]),
        .Q(shell_top_sa_pe_ba_1_3[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[24]),
        .Q(shell_top_sa_pe_ba_1_3[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[25]),
        .Q(shell_top_sa_pe_ba_1_3[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[26]),
        .Q(shell_top_sa_pe_ba_1_3[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[27]),
        .Q(shell_top_sa_pe_ba_1_3[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[28]),
        .Q(shell_top_sa_pe_ba_1_3[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[29]),
        .Q(shell_top_sa_pe_ba_1_3[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[2]),
        .Q(shell_top_sa_pe_ba_1_3[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[30]),
        .Q(shell_top_sa_pe_ba_1_3[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[31]),
        .Q(shell_top_sa_pe_ba_1_3[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[3]),
        .Q(shell_top_sa_pe_ba_1_3[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[4]),
        .Q(shell_top_sa_pe_ba_1_3[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[5]),
        .Q(shell_top_sa_pe_ba_1_3[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[6]),
        .Q(shell_top_sa_pe_ba_1_3[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[7]),
        .Q(shell_top_sa_pe_ba_1_3[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[8]),
        .Q(shell_top_sa_pe_ba_1_3[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_1_3_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_638),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[9]),
        .Q(shell_top_sa_pe_ba_1_3[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[0]),
        .Q(shell_top_sa_pe_ba_2_0[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[10]),
        .Q(shell_top_sa_pe_ba_2_0[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[11]),
        .Q(shell_top_sa_pe_ba_2_0[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[12]),
        .Q(shell_top_sa_pe_ba_2_0[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[13]),
        .Q(shell_top_sa_pe_ba_2_0[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[14]),
        .Q(shell_top_sa_pe_ba_2_0[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[15]),
        .Q(shell_top_sa_pe_ba_2_0[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[16]),
        .Q(shell_top_sa_pe_ba_2_0[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[17]),
        .Q(shell_top_sa_pe_ba_2_0[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[18]),
        .Q(shell_top_sa_pe_ba_2_0[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[19]),
        .Q(shell_top_sa_pe_ba_2_0[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[1]),
        .Q(shell_top_sa_pe_ba_2_0[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[20]),
        .Q(shell_top_sa_pe_ba_2_0[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[21]),
        .Q(shell_top_sa_pe_ba_2_0[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[22]),
        .Q(shell_top_sa_pe_ba_2_0[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[23]),
        .Q(shell_top_sa_pe_ba_2_0[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[24]),
        .Q(shell_top_sa_pe_ba_2_0[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[25]),
        .Q(shell_top_sa_pe_ba_2_0[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[26]),
        .Q(shell_top_sa_pe_ba_2_0[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[27]),
        .Q(shell_top_sa_pe_ba_2_0[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[28]),
        .Q(shell_top_sa_pe_ba_2_0[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[29]),
        .Q(shell_top_sa_pe_ba_2_0[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[2]),
        .Q(shell_top_sa_pe_ba_2_0[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[30]),
        .Q(shell_top_sa_pe_ba_2_0[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[31]),
        .Q(shell_top_sa_pe_ba_2_0[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[3]),
        .Q(shell_top_sa_pe_ba_2_0[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[4]),
        .Q(shell_top_sa_pe_ba_2_0[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[5]),
        .Q(shell_top_sa_pe_ba_2_0[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[6]),
        .Q(shell_top_sa_pe_ba_2_0[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[7]),
        .Q(shell_top_sa_pe_ba_2_0[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[8]),
        .Q(shell_top_sa_pe_ba_2_0[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_633),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[9]),
        .Q(shell_top_sa_pe_ba_2_0[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[0]),
        .Q(shell_top_sa_pe_ba_2_1[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[10]),
        .Q(shell_top_sa_pe_ba_2_1[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[11]),
        .Q(shell_top_sa_pe_ba_2_1[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[12]),
        .Q(shell_top_sa_pe_ba_2_1[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[13]),
        .Q(shell_top_sa_pe_ba_2_1[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[14]),
        .Q(shell_top_sa_pe_ba_2_1[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[15]),
        .Q(shell_top_sa_pe_ba_2_1[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[16]),
        .Q(shell_top_sa_pe_ba_2_1[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[17]),
        .Q(shell_top_sa_pe_ba_2_1[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[18]),
        .Q(shell_top_sa_pe_ba_2_1[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[19]),
        .Q(shell_top_sa_pe_ba_2_1[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[1]),
        .Q(shell_top_sa_pe_ba_2_1[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[20]),
        .Q(shell_top_sa_pe_ba_2_1[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[21]),
        .Q(shell_top_sa_pe_ba_2_1[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[22]),
        .Q(shell_top_sa_pe_ba_2_1[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[23]),
        .Q(shell_top_sa_pe_ba_2_1[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[24]),
        .Q(shell_top_sa_pe_ba_2_1[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[25]),
        .Q(shell_top_sa_pe_ba_2_1[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[26]),
        .Q(shell_top_sa_pe_ba_2_1[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[27]),
        .Q(shell_top_sa_pe_ba_2_1[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[28]),
        .Q(shell_top_sa_pe_ba_2_1[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[29]),
        .Q(shell_top_sa_pe_ba_2_1[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[2]),
        .Q(shell_top_sa_pe_ba_2_1[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[30]),
        .Q(shell_top_sa_pe_ba_2_1[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[31]),
        .Q(shell_top_sa_pe_ba_2_1[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[3]),
        .Q(shell_top_sa_pe_ba_2_1[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[4]),
        .Q(shell_top_sa_pe_ba_2_1[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[5]),
        .Q(shell_top_sa_pe_ba_2_1[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[6]),
        .Q(shell_top_sa_pe_ba_2_1[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[7]),
        .Q(shell_top_sa_pe_ba_2_1[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[8]),
        .Q(shell_top_sa_pe_ba_2_1[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_637),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[9]),
        .Q(shell_top_sa_pe_ba_2_1[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[0]),
        .Q(shell_top_sa_pe_ba_2_2[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[10]),
        .Q(shell_top_sa_pe_ba_2_2[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[11]),
        .Q(shell_top_sa_pe_ba_2_2[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[12]),
        .Q(shell_top_sa_pe_ba_2_2[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[13]),
        .Q(shell_top_sa_pe_ba_2_2[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[14]),
        .Q(shell_top_sa_pe_ba_2_2[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[15]),
        .Q(shell_top_sa_pe_ba_2_2[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[16]),
        .Q(shell_top_sa_pe_ba_2_2[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[17]),
        .Q(shell_top_sa_pe_ba_2_2[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[18]),
        .Q(shell_top_sa_pe_ba_2_2[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[19]),
        .Q(shell_top_sa_pe_ba_2_2[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[1]),
        .Q(shell_top_sa_pe_ba_2_2[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[20]),
        .Q(shell_top_sa_pe_ba_2_2[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[21]),
        .Q(shell_top_sa_pe_ba_2_2[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[22]),
        .Q(shell_top_sa_pe_ba_2_2[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[23]),
        .Q(shell_top_sa_pe_ba_2_2[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[24]),
        .Q(shell_top_sa_pe_ba_2_2[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[25]),
        .Q(shell_top_sa_pe_ba_2_2[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[26]),
        .Q(shell_top_sa_pe_ba_2_2[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[27]),
        .Q(shell_top_sa_pe_ba_2_2[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[28]),
        .Q(shell_top_sa_pe_ba_2_2[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[29]),
        .Q(shell_top_sa_pe_ba_2_2[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[2]),
        .Q(shell_top_sa_pe_ba_2_2[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[30]),
        .Q(shell_top_sa_pe_ba_2_2[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[31]),
        .Q(shell_top_sa_pe_ba_2_2[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[3]),
        .Q(shell_top_sa_pe_ba_2_2[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[4]),
        .Q(shell_top_sa_pe_ba_2_2[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[5]),
        .Q(shell_top_sa_pe_ba_2_2[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[6]),
        .Q(shell_top_sa_pe_ba_2_2[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[7]),
        .Q(shell_top_sa_pe_ba_2_2[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[8]),
        .Q(shell_top_sa_pe_ba_2_2[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[9]),
        .Q(shell_top_sa_pe_ba_2_2[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[0]),
        .Q(shell_top_sa_pe_ba_2_3[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[10]),
        .Q(shell_top_sa_pe_ba_2_3[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[11]),
        .Q(shell_top_sa_pe_ba_2_3[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[12]),
        .Q(shell_top_sa_pe_ba_2_3[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[13]),
        .Q(shell_top_sa_pe_ba_2_3[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[14]),
        .Q(shell_top_sa_pe_ba_2_3[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[15]),
        .Q(shell_top_sa_pe_ba_2_3[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[16]),
        .Q(shell_top_sa_pe_ba_2_3[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[17]),
        .Q(shell_top_sa_pe_ba_2_3[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[18]),
        .Q(shell_top_sa_pe_ba_2_3[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[19]),
        .Q(shell_top_sa_pe_ba_2_3[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[1]),
        .Q(shell_top_sa_pe_ba_2_3[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[20]),
        .Q(shell_top_sa_pe_ba_2_3[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[21]),
        .Q(shell_top_sa_pe_ba_2_3[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[22]),
        .Q(shell_top_sa_pe_ba_2_3[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[23]),
        .Q(shell_top_sa_pe_ba_2_3[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[24]),
        .Q(shell_top_sa_pe_ba_2_3[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[25]),
        .Q(shell_top_sa_pe_ba_2_3[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[26]),
        .Q(shell_top_sa_pe_ba_2_3[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[27]),
        .Q(shell_top_sa_pe_ba_2_3[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[28]),
        .Q(shell_top_sa_pe_ba_2_3[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[29]),
        .Q(shell_top_sa_pe_ba_2_3[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[2]),
        .Q(shell_top_sa_pe_ba_2_3[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[30]),
        .Q(shell_top_sa_pe_ba_2_3[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[31]),
        .Q(shell_top_sa_pe_ba_2_3[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[3]),
        .Q(shell_top_sa_pe_ba_2_3[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[4]),
        .Q(shell_top_sa_pe_ba_2_3[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[5]),
        .Q(shell_top_sa_pe_ba_2_3[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[6]),
        .Q(shell_top_sa_pe_ba_2_3[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[7]),
        .Q(shell_top_sa_pe_ba_2_3[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[8]),
        .Q(shell_top_sa_pe_ba_2_3[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_2_3_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_640),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[9]),
        .Q(shell_top_sa_pe_ba_2_3[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[0]),
        .Q(shell_top_sa_pe_ba_3_0[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[10]),
        .Q(shell_top_sa_pe_ba_3_0[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[11]),
        .Q(shell_top_sa_pe_ba_3_0[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[12]),
        .Q(shell_top_sa_pe_ba_3_0[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[13]),
        .Q(shell_top_sa_pe_ba_3_0[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[14]),
        .Q(shell_top_sa_pe_ba_3_0[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[15]),
        .Q(shell_top_sa_pe_ba_3_0[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[16]),
        .Q(shell_top_sa_pe_ba_3_0[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[17]),
        .Q(shell_top_sa_pe_ba_3_0[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[18]),
        .Q(shell_top_sa_pe_ba_3_0[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[19]),
        .Q(shell_top_sa_pe_ba_3_0[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[1]),
        .Q(shell_top_sa_pe_ba_3_0[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[20]),
        .Q(shell_top_sa_pe_ba_3_0[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[21]),
        .Q(shell_top_sa_pe_ba_3_0[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[22]),
        .Q(shell_top_sa_pe_ba_3_0[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[23]),
        .Q(shell_top_sa_pe_ba_3_0[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[24]),
        .Q(shell_top_sa_pe_ba_3_0[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[25]),
        .Q(shell_top_sa_pe_ba_3_0[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[26]),
        .Q(shell_top_sa_pe_ba_3_0[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[27]),
        .Q(shell_top_sa_pe_ba_3_0[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[28]),
        .Q(shell_top_sa_pe_ba_3_0[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[29]),
        .Q(shell_top_sa_pe_ba_3_0[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[2]),
        .Q(shell_top_sa_pe_ba_3_0[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[30]),
        .Q(shell_top_sa_pe_ba_3_0[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[31]),
        .Q(shell_top_sa_pe_ba_3_0[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[3]),
        .Q(shell_top_sa_pe_ba_3_0[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[4]),
        .Q(shell_top_sa_pe_ba_3_0[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[5]),
        .Q(shell_top_sa_pe_ba_3_0[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[6]),
        .Q(shell_top_sa_pe_ba_3_0[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[7]),
        .Q(shell_top_sa_pe_ba_3_0[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[8]),
        .Q(shell_top_sa_pe_ba_3_0[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_636),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[9]),
        .Q(shell_top_sa_pe_ba_3_0[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[0]),
        .Q(shell_top_sa_pe_ba_3_1[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[10]),
        .Q(shell_top_sa_pe_ba_3_1[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[11]),
        .Q(shell_top_sa_pe_ba_3_1[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[12]),
        .Q(shell_top_sa_pe_ba_3_1[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[13]),
        .Q(shell_top_sa_pe_ba_3_1[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[14]),
        .Q(shell_top_sa_pe_ba_3_1[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[15]),
        .Q(shell_top_sa_pe_ba_3_1[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[16]),
        .Q(shell_top_sa_pe_ba_3_1[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[17]),
        .Q(shell_top_sa_pe_ba_3_1[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[18]),
        .Q(shell_top_sa_pe_ba_3_1[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[19]),
        .Q(shell_top_sa_pe_ba_3_1[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[1]),
        .Q(shell_top_sa_pe_ba_3_1[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[20]),
        .Q(shell_top_sa_pe_ba_3_1[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[21]),
        .Q(shell_top_sa_pe_ba_3_1[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[22]),
        .Q(shell_top_sa_pe_ba_3_1[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[23]),
        .Q(shell_top_sa_pe_ba_3_1[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[24]),
        .Q(shell_top_sa_pe_ba_3_1[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[25]),
        .Q(shell_top_sa_pe_ba_3_1[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[26]),
        .Q(shell_top_sa_pe_ba_3_1[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[27]),
        .Q(shell_top_sa_pe_ba_3_1[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[28]),
        .Q(shell_top_sa_pe_ba_3_1[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[29]),
        .Q(shell_top_sa_pe_ba_3_1[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[2]),
        .Q(shell_top_sa_pe_ba_3_1[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[30]),
        .Q(shell_top_sa_pe_ba_3_1[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[31]),
        .Q(shell_top_sa_pe_ba_3_1[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[3]),
        .Q(shell_top_sa_pe_ba_3_1[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[4]),
        .Q(shell_top_sa_pe_ba_3_1[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[5]),
        .Q(shell_top_sa_pe_ba_3_1[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[6]),
        .Q(shell_top_sa_pe_ba_3_1[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[7]),
        .Q(shell_top_sa_pe_ba_3_1[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[8]),
        .Q(shell_top_sa_pe_ba_3_1[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_634),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[9]),
        .Q(shell_top_sa_pe_ba_3_1[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[0]),
        .Q(shell_top_sa_pe_ba_3_2[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[10]),
        .Q(shell_top_sa_pe_ba_3_2[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[11]),
        .Q(shell_top_sa_pe_ba_3_2[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[12]),
        .Q(shell_top_sa_pe_ba_3_2[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[13]),
        .Q(shell_top_sa_pe_ba_3_2[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[14]),
        .Q(shell_top_sa_pe_ba_3_2[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[15]),
        .Q(shell_top_sa_pe_ba_3_2[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[16]),
        .Q(shell_top_sa_pe_ba_3_2[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[17]),
        .Q(shell_top_sa_pe_ba_3_2[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[18]),
        .Q(shell_top_sa_pe_ba_3_2[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[19]),
        .Q(shell_top_sa_pe_ba_3_2[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[1]),
        .Q(shell_top_sa_pe_ba_3_2[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[20]),
        .Q(shell_top_sa_pe_ba_3_2[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[21]),
        .Q(shell_top_sa_pe_ba_3_2[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[22]),
        .Q(shell_top_sa_pe_ba_3_2[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[23]),
        .Q(shell_top_sa_pe_ba_3_2[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[24]),
        .Q(shell_top_sa_pe_ba_3_2[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[25]),
        .Q(shell_top_sa_pe_ba_3_2[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[26]),
        .Q(shell_top_sa_pe_ba_3_2[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[27]),
        .Q(shell_top_sa_pe_ba_3_2[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[28]),
        .Q(shell_top_sa_pe_ba_3_2[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[29]),
        .Q(shell_top_sa_pe_ba_3_2[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[2]),
        .Q(shell_top_sa_pe_ba_3_2[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[30]),
        .Q(shell_top_sa_pe_ba_3_2[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[31]),
        .Q(shell_top_sa_pe_ba_3_2[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[3]),
        .Q(shell_top_sa_pe_ba_3_2[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[4]),
        .Q(shell_top_sa_pe_ba_3_2[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[5]),
        .Q(shell_top_sa_pe_ba_3_2[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[6]),
        .Q(shell_top_sa_pe_ba_3_2[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[7]),
        .Q(shell_top_sa_pe_ba_3_2[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[8]),
        .Q(shell_top_sa_pe_ba_3_2[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_639),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[9]),
        .Q(shell_top_sa_pe_ba_3_2[9]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[0]),
        .Q(shell_top_sa_pe_ba_3_3[0]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[10]),
        .Q(shell_top_sa_pe_ba_3_3[10]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[11]),
        .Q(shell_top_sa_pe_ba_3_3[11]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[12]),
        .Q(shell_top_sa_pe_ba_3_3[12]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[13]),
        .Q(shell_top_sa_pe_ba_3_3[13]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[14]),
        .Q(shell_top_sa_pe_ba_3_3[14]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[15]),
        .Q(shell_top_sa_pe_ba_3_3[15]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[16]),
        .Q(shell_top_sa_pe_ba_3_3[16]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[17]),
        .Q(shell_top_sa_pe_ba_3_3[17]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[18]),
        .Q(shell_top_sa_pe_ba_3_3[18]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[19]),
        .Q(shell_top_sa_pe_ba_3_3[19]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[1]),
        .Q(shell_top_sa_pe_ba_3_3[1]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[20]),
        .Q(shell_top_sa_pe_ba_3_3[20]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[21]),
        .Q(shell_top_sa_pe_ba_3_3[21]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[22]),
        .Q(shell_top_sa_pe_ba_3_3[22]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[23]),
        .Q(shell_top_sa_pe_ba_3_3[23]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[24]),
        .Q(shell_top_sa_pe_ba_3_3[24]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[25]),
        .Q(shell_top_sa_pe_ba_3_3[25]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[26]),
        .Q(shell_top_sa_pe_ba_3_3[26]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[27]),
        .Q(shell_top_sa_pe_ba_3_3[27]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[28]),
        .Q(shell_top_sa_pe_ba_3_3[28]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[29]),
        .Q(shell_top_sa_pe_ba_3_3[29]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[2]),
        .Q(shell_top_sa_pe_ba_3_3[2]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[30]),
        .Q(shell_top_sa_pe_ba_3_3[30]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[31]),
        .Q(shell_top_sa_pe_ba_3_3[31]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[3]),
        .Q(shell_top_sa_pe_ba_3_3[3]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[4]),
        .Q(shell_top_sa_pe_ba_3_3[4]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[5]),
        .Q(shell_top_sa_pe_ba_3_3[5]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[6]),
        .Q(shell_top_sa_pe_ba_3_3[6]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[7]),
        .Q(shell_top_sa_pe_ba_3_3[7]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[8]),
        .Q(shell_top_sa_pe_ba_3_3[8]),
        .R(ap_CS_fsm_state9));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ba_3_3_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_n_641),
        .D(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[9]),
        .Q(shell_top_sa_pe_ba_3_3[9]),
        .R(ap_CS_fsm_state9));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    shl_ln25_mid2_reg_860_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\zext_ln18_cast_reg_2000_reg[15]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_shl_ln25_mid2_reg_860_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,select_ln133_1_fu_555_p3,mul_ln133_1_reg_838_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_shl_ln25_mid2_reg_860_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_shl_ln25_mid2_reg_860_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_shl_ln25_mid2_reg_860_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[2]_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state4),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_shl_ln25_mid2_reg_860_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_shl_ln25_mid2_reg_860_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_shl_ln25_mid2_reg_860_reg_P_UNCONNECTED[47:28],shl_ln25_mid2_reg_860_reg_n_78,shl_ln25_mid2_reg_860_reg_n_79,shl_ln25_mid2_reg_860_reg_n_80,shl_ln25_mid2_reg_860_reg_n_81,shl_ln25_mid2_reg_860_reg_n_82,shl_ln25_mid2_reg_860_reg_n_83,shl_ln25_mid2_reg_860_reg_n_84,shl_ln25_mid2_reg_860_reg_n_85,shl_ln25_mid2_reg_860_reg_n_86,shl_ln25_mid2_reg_860_reg_n_87,shl_ln25_mid2_reg_860_reg_n_88,shl_ln25_mid2_reg_860_reg_n_89,P}),
        .PATTERNBDETECT(NLW_shl_ln25_mid2_reg_860_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_shl_ln25_mid2_reg_860_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_shl_ln25_mid2_reg_860_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_shl_ln25_mid2_reg_860_reg_UNDERFLOW_UNCONNECTED));
  FDRE \shl_ln_reg_843_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\trunc_ln141_reg_823_reg[11]_0 [8]),
        .Q(zext_ln140_fu_694_p1[10]),
        .R(1'b0));
  FDRE \shl_ln_reg_843_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\trunc_ln141_reg_823_reg[11]_0 [9]),
        .Q(zext_ln140_fu_694_p1[11]),
        .R(1'b0));
  FDRE \shl_ln_reg_843_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\trunc_ln141_reg_823_reg[11]_0 [10]),
        .Q(zext_ln140_fu_694_p1[12]),
        .R(1'b0));
  FDRE \shl_ln_reg_843_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\trunc_ln141_reg_823_reg[11]_0 [11]),
        .Q(zext_ln140_fu_694_p1[13]),
        .R(1'b0));
  FDRE \shl_ln_reg_843_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(trunc_ln141_reg_823[12]),
        .Q(zext_ln140_fu_694_p1[14]),
        .R(1'b0));
  FDRE \shl_ln_reg_843_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(trunc_ln141_reg_823[13]),
        .Q(zext_ln140_fu_694_p1[15]),
        .R(1'b0));
  FDRE \shl_ln_reg_843_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\trunc_ln141_reg_823_reg[11]_0 [0]),
        .Q(zext_ln140_fu_694_p1[2]),
        .R(1'b0));
  FDRE \shl_ln_reg_843_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\trunc_ln141_reg_823_reg[11]_0 [1]),
        .Q(zext_ln140_fu_694_p1[3]),
        .R(1'b0));
  FDRE \shl_ln_reg_843_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\trunc_ln141_reg_823_reg[11]_0 [2]),
        .Q(zext_ln140_fu_694_p1[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_843_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\trunc_ln141_reg_823_reg[11]_0 [3]),
        .Q(zext_ln140_fu_694_p1[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_843_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\trunc_ln141_reg_823_reg[11]_0 [4]),
        .Q(zext_ln140_fu_694_p1[6]),
        .R(1'b0));
  FDRE \shl_ln_reg_843_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\trunc_ln141_reg_823_reg[11]_0 [5]),
        .Q(zext_ln140_fu_694_p1[7]),
        .R(1'b0));
  FDRE \shl_ln_reg_843_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\trunc_ln141_reg_823_reg[11]_0 [6]),
        .Q(zext_ln140_fu_694_p1[8]),
        .R(1'b0));
  FDRE \shl_ln_reg_843_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\trunc_ln141_reg_823_reg[11]_0 [7]),
        .Q(zext_ln140_fu_694_p1[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \trunc_ln133_reg_818[2]_i_1 
       (.I0(p_mid19_fu_576_p2[2]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[2]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[2]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \trunc_ln133_reg_818[3]_i_1 
       (.I0(p_mid19_fu_576_p2[3]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[3]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln133_reg_818[3]_i_10 
       (.I0(out[0]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [0]),
        .O(\trunc_ln133_reg_818[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln133_reg_818[3]_i_14 
       (.I0(out[2]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [2]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [3]),
        .I3(out[3]),
        .O(\trunc_ln133_reg_818[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln133_reg_818[3]_i_15 
       (.I0(out[1]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [1]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [2]),
        .I3(out[2]),
        .O(\trunc_ln133_reg_818[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \trunc_ln133_reg_818[3]_i_16 
       (.I0(out[0]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [0]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [1]),
        .I3(out[1]),
        .O(\trunc_ln133_reg_818[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln133_reg_818[3]_i_17 
       (.I0(out[0]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [0]),
        .O(\trunc_ln133_reg_818[3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln133_reg_818[3]_i_7 
       (.I0(\i_fu_180_reg[14]_0 [1]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [2]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [3]),
        .I3(\i_fu_180_reg[14]_0 [2]),
        .O(\trunc_ln133_reg_818[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln133_reg_818[3]_i_8 
       (.I0(\i_fu_180_reg[14]_0 [0]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [1]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [2]),
        .I3(\i_fu_180_reg[14]_0 [1]),
        .O(\trunc_ln133_reg_818[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \trunc_ln133_reg_818[3]_i_9 
       (.I0(out[0]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_4_0 [0]),
        .I2(\select_ln133_2_reg_813_reg[15]_i_4_0 [1]),
        .I3(\i_fu_180_reg[14]_0 [0]),
        .O(\trunc_ln133_reg_818[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \trunc_ln133_reg_818[4]_i_1 
       (.I0(p_mid19_fu_576_p2[4]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[4]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[4]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \trunc_ln133_reg_818[5]_i_1 
       (.I0(p_mid19_fu_576_p2[5]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[5]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[5]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \trunc_ln133_reg_818[6]_i_1 
       (.I0(p_mid19_fu_576_p2[6]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[6]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[6]));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \trunc_ln133_reg_818[7]_i_1 
       (.I0(p_mid19_fu_576_p2[7]),
        .I1(\select_ln133_2_reg_813_reg[15]_0 ),
        .I2(\i_fu_180_reg[0]_0 ),
        .I3(empty_55_fu_501_p2[7]),
        .I4(\select_ln133_2_reg_813_reg[15]_1 ),
        .O(trunc_ln133_fu_597_p1[7]));
  FDRE \trunc_ln133_reg_818_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\trunc_ln133_reg_818_reg[1]_0 [0]),
        .Q(trunc_ln133_reg_818[0]),
        .R(1'b0));
  FDRE \trunc_ln133_reg_818_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\trunc_ln133_reg_818_reg[1]_0 [1]),
        .Q(trunc_ln133_reg_818[1]),
        .R(1'b0));
  FDRE \trunc_ln133_reg_818_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[2]),
        .Q(trunc_ln133_reg_818[2]),
        .R(1'b0));
  FDRE \trunc_ln133_reg_818_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[3]),
        .Q(trunc_ln133_reg_818[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln133_reg_818_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln133_reg_818_reg[3]_i_2_n_0 ,\trunc_ln133_reg_818_reg[3]_i_2_n_1 ,\trunc_ln133_reg_818_reg[3]_i_2_n_2 ,\trunc_ln133_reg_818_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln133_reg_818_reg[5]_1 ,1'b0}),
        .O(p_mid19_fu_576_p2[5:2]),
        .S({\trunc_ln133_reg_818[3]_i_7_n_0 ,\trunc_ln133_reg_818[3]_i_8_n_0 ,\trunc_ln133_reg_818[3]_i_9_n_0 ,\trunc_ln133_reg_818[3]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln133_reg_818_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\trunc_ln133_reg_818_reg[3]_i_3_n_0 ,\trunc_ln133_reg_818_reg[3]_i_3_n_1 ,\trunc_ln133_reg_818_reg[3]_i_3_n_2 ,\trunc_ln133_reg_818_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln133_reg_818_reg[5]_0 ,1'b0}),
        .O(empty_55_fu_501_p2[5:2]),
        .S({\trunc_ln133_reg_818[3]_i_14_n_0 ,\trunc_ln133_reg_818[3]_i_15_n_0 ,\trunc_ln133_reg_818[3]_i_16_n_0 ,\trunc_ln133_reg_818[3]_i_17_n_0 }));
  FDRE \trunc_ln133_reg_818_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[4]),
        .Q(trunc_ln133_reg_818[4]),
        .R(1'b0));
  FDRE \trunc_ln133_reg_818_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[5]),
        .Q(trunc_ln133_reg_818[5]),
        .R(1'b0));
  FDRE \trunc_ln133_reg_818_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[6]),
        .Q(trunc_ln133_reg_818[6]),
        .R(1'b0));
  FDRE \trunc_ln133_reg_818_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(trunc_ln133_fu_597_p1[7]),
        .Q(trunc_ln133_reg_818[7]),
        .R(1'b0));
  FDRE \trunc_ln141_reg_823_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [0]),
        .Q(\trunc_ln141_reg_823_reg[11]_0 [0]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
  FDRE \trunc_ln141_reg_823_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [10]),
        .Q(\trunc_ln141_reg_823_reg[11]_0 [10]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
  FDRE \trunc_ln141_reg_823_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [11]),
        .Q(\trunc_ln141_reg_823_reg[11]_0 [11]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
  FDRE \trunc_ln141_reg_823_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [12]),
        .Q(trunc_ln141_reg_823[12]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
  FDRE \trunc_ln141_reg_823_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [13]),
        .Q(trunc_ln141_reg_823[13]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
  FDRE \trunc_ln141_reg_823_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [1]),
        .Q(\trunc_ln141_reg_823_reg[11]_0 [1]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
  FDRE \trunc_ln141_reg_823_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [2]),
        .Q(\trunc_ln141_reg_823_reg[11]_0 [2]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
  FDRE \trunc_ln141_reg_823_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [3]),
        .Q(\trunc_ln141_reg_823_reg[11]_0 [3]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
  FDRE \trunc_ln141_reg_823_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [4]),
        .Q(\trunc_ln141_reg_823_reg[11]_0 [4]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
  FDRE \trunc_ln141_reg_823_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [5]),
        .Q(\trunc_ln141_reg_823_reg[11]_0 [5]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
  FDRE \trunc_ln141_reg_823_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [6]),
        .Q(\trunc_ln141_reg_823_reg[11]_0 [6]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
  FDRE \trunc_ln141_reg_823_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [7]),
        .Q(\trunc_ln141_reg_823_reg[11]_0 [7]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
  FDRE \trunc_ln141_reg_823_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [8]),
        .Q(\trunc_ln141_reg_823_reg[11]_0 [8]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
  FDRE \trunc_ln141_reg_823_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_0 ),
        .D(\j_fu_176_reg[14]_0 [9]),
        .Q(\trunc_ln141_reg_823_reg[11]_0 [9]),
        .R(\trunc_ln141_reg_823_reg[13]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3
   (push,
    empty_n_reg,
    ready_for_outstanding,
    Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY,
    push_0,
    pop,
    \and_ln20_reg_2043_pp0_iter2_reg_reg[0]_0 ,
    \icmp_ln143_reg_2022_pp0_iter3_reg_reg[0]_0 ,
    ready_for_outstanding_1,
    Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY,
    D,
    \t_2_reg_2014_reg[15]_0 ,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o,
    in,
    \trunc_ln2_reg_2160_reg[29]_0 ,
    \zext_ln18_cast_reg_2000_reg[1]_0 ,
    \zext_ln18_cast_reg_2000_reg[0]_0 ,
    \zext_ln18_cast_reg_2000_reg[15]_0 ,
    ap_loop_exit_ready_pp0_iter3_reg_reg_0,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    ap_enable_reg_pp0_iter4_reg_0,
    ap_enable_reg_pp0_iter3_reg_0,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[5]_4 ,
    \ap_CS_fsm_reg[5]_5 ,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    ap_enable_reg_pp0_iter0_reg_reg_1,
    ap_enable_reg_pp0_iter0_reg_reg_2,
    ap_rst_n_0,
    ap_clk,
    ap_rst_n_inv,
    CO,
    Q,
    A,
    aw_ARREADY,
    ready_for_outstanding_reg,
    full_n_reg,
    \shell_top_sa_pe_ba_2_0_reg[0] ,
    dout,
    bi_ARREADY,
    bi_RVALID,
    mem_reg,
    ready_for_outstanding_reg_0,
    S,
    O,
    \and_ln20_1_reg_2051_reg[0]_0 ,
    \and_ln20_2_reg_2059_reg[0]_i_18 ,
    \and_ln20_2_reg_2059_reg[0]_0 ,
    P,
    \trunc_ln25_3_reg_2191_reg[29]_0 ,
    DI,
    \trunc_ln25_1_reg_2145_reg[6]_0 ,
    \trunc_ln25_1_reg_2145_reg[10]_0 ,
    \trunc_ln25_1_reg_2145_reg[14]_0 ,
    \trunc_ln25_1_reg_2145_reg[18]_0 ,
    \trunc_ln25_1_reg_2145_reg[22]_0 ,
    \trunc_ln25_1_reg_2145_reg[22]_1 ,
    \trunc_ln58_3_reg_2175_reg[29]_0 ,
    shell_top_sa_pe_ba_0_0,
    shell_top_sa_pe_ba_0_1,
    shell_top_sa_pe_ba_0_2,
    shell_top_sa_pe_ba_0_3,
    shell_top_sa_pe_ba_1_0,
    shell_top_sa_pe_ba_1_1,
    shell_top_sa_pe_ba_1_2,
    shell_top_sa_pe_ba_1_3,
    shell_top_sa_pe_ba_2_0,
    shell_top_sa_pe_ba_2_1,
    shell_top_sa_pe_ba_2_2,
    shell_top_sa_pe_ba_2_3,
    shell_top_sa_pe_ba_3_0,
    shell_top_sa_pe_ba_3_1,
    shell_top_sa_pe_ba_3_2,
    shell_top_sa_pe_ba_3_3,
    ap_rst_n,
    \and_ln20_1_reg_2051_reg[0]_1 ,
    \t_2_reg_2014_reg[4]_0 ,
    aw_RVALID,
    empty_53_reg_855,
    trunc_ln133_reg_818,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg,
    \zext_ln18_cast_reg_2000_reg[15]_1 ,
    \zext_ln140_cast_reg_1995_reg[15]_0 ,
    m_cast_loc_channel_dout,
    \and_ln20_1_reg_2051_reg[0]_i_3 ,
    \and_ln20_2_reg_2059_reg[0]_i_3 ,
    \and_ln20_reg_2043_reg[0]_i_5 ,
    \and_ln20_1_reg_2051_reg[0]_i_5 ,
    \and_ln20_2_reg_2059_reg[0]_i_5 ,
    \and_ln20_reg_2043_reg[0]_i_11 ,
    \and_ln20_1_reg_2051_reg[0]_i_15 ,
    \and_ln20_2_reg_2059_reg[0]_i_18_0 ,
    \and_ln20_reg_2043_reg[0]_i_25 ,
    \and_ln20_1_reg_2051_reg[0]_i_29 ,
    \add_ln25_7_reg_2150_reg[18]_0 ,
    \add_ln25_12_reg_2155_reg[19]_0 );
  output push;
  output empty_n_reg;
  output ready_for_outstanding;
  output Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY;
  output push_0;
  output pop;
  output \and_ln20_reg_2043_pp0_iter2_reg_reg[0]_0 ;
  output \icmp_ln143_reg_2022_pp0_iter3_reg_reg[0]_0 ;
  output ready_for_outstanding_1;
  output Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY;
  output [15:0]D;
  output [15:0]\t_2_reg_2014_reg[15]_0 ;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o;
  output [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o;
  output [29:0]in;
  output [29:0]\trunc_ln2_reg_2160_reg[29]_0 ;
  output [0:0]\zext_ln18_cast_reg_2000_reg[1]_0 ;
  output \zext_ln18_cast_reg_2000_reg[0]_0 ;
  output [14:0]\zext_ln18_cast_reg_2000_reg[15]_0 ;
  output [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg_0;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output ap_enable_reg_pp0_iter4_reg_0;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[5]_4 ;
  output \ap_CS_fsm_reg[5]_5 ;
  output ap_enable_reg_pp0_iter0_reg_reg_0;
  output ap_enable_reg_pp0_iter0_reg_reg_1;
  output ap_enable_reg_pp0_iter0_reg_reg_2;
  output ap_rst_n_0;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]CO;
  input [15:0]Q;
  input [16:0]A;
  input aw_ARREADY;
  input ready_for_outstanding_reg;
  input full_n_reg;
  input [2:0]\shell_top_sa_pe_ba_2_0_reg[0] ;
  input [32:0]dout;
  input bi_ARREADY;
  input bi_RVALID;
  input mem_reg;
  input [32:0]ready_for_outstanding_reg_0;
  input [0:0]S;
  input [3:0]O;
  input [0:0]\and_ln20_1_reg_2051_reg[0]_0 ;
  input [1:0]\and_ln20_2_reg_2059_reg[0]_i_18 ;
  input [3:0]\and_ln20_2_reg_2059_reg[0]_0 ;
  input [27:0]P;
  input [30:0]\trunc_ln25_3_reg_2191_reg[29]_0 ;
  input [1:0]DI;
  input [0:0]\trunc_ln25_1_reg_2145_reg[6]_0 ;
  input [3:0]\trunc_ln25_1_reg_2145_reg[10]_0 ;
  input [3:0]\trunc_ln25_1_reg_2145_reg[14]_0 ;
  input [3:0]\trunc_ln25_1_reg_2145_reg[18]_0 ;
  input [1:0]\trunc_ln25_1_reg_2145_reg[22]_0 ;
  input [0:0]\trunc_ln25_1_reg_2145_reg[22]_1 ;
  input [30:0]\trunc_ln58_3_reg_2175_reg[29]_0 ;
  input [31:0]shell_top_sa_pe_ba_0_0;
  input [31:0]shell_top_sa_pe_ba_0_1;
  input [31:0]shell_top_sa_pe_ba_0_2;
  input [31:0]shell_top_sa_pe_ba_0_3;
  input [31:0]shell_top_sa_pe_ba_1_0;
  input [31:0]shell_top_sa_pe_ba_1_1;
  input [31:0]shell_top_sa_pe_ba_1_2;
  input [31:0]shell_top_sa_pe_ba_1_3;
  input [31:0]shell_top_sa_pe_ba_2_0;
  input [31:0]shell_top_sa_pe_ba_2_1;
  input [31:0]shell_top_sa_pe_ba_2_2;
  input [31:0]shell_top_sa_pe_ba_2_3;
  input [31:0]shell_top_sa_pe_ba_3_0;
  input [31:0]shell_top_sa_pe_ba_3_1;
  input [31:0]shell_top_sa_pe_ba_3_2;
  input [31:0]shell_top_sa_pe_ba_3_3;
  input ap_rst_n;
  input \and_ln20_1_reg_2051_reg[0]_1 ;
  input \t_2_reg_2014_reg[4]_0 ;
  input aw_RVALID;
  input [7:0]empty_53_reg_855;
  input [7:0]trunc_ln133_reg_818;
  input grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg;
  input [15:0]\zext_ln18_cast_reg_2000_reg[15]_1 ;
  input [13:0]\zext_ln140_cast_reg_1995_reg[15]_0 ;
  input [15:0]m_cast_loc_channel_dout;
  input [3:0]\and_ln20_1_reg_2051_reg[0]_i_3 ;
  input [3:0]\and_ln20_2_reg_2059_reg[0]_i_3 ;
  input [3:0]\and_ln20_reg_2043_reg[0]_i_5 ;
  input [3:0]\and_ln20_1_reg_2051_reg[0]_i_5 ;
  input [3:0]\and_ln20_2_reg_2059_reg[0]_i_5 ;
  input [3:0]\and_ln20_reg_2043_reg[0]_i_11 ;
  input [3:0]\and_ln20_1_reg_2051_reg[0]_i_15 ;
  input [2:0]\and_ln20_2_reg_2059_reg[0]_i_18_0 ;
  input [3:0]\and_ln20_reg_2043_reg[0]_i_25 ;
  input [3:0]\and_ln20_1_reg_2051_reg[0]_i_29 ;
  input [17:0]\add_ln25_7_reg_2150_reg[18]_0 ;
  input [19:0]\add_ln25_12_reg_2155_reg[19]_0 ;

  wire [16:0]A;
  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]DI;
  wire Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY;
  wire Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY;
  wire [3:0]O;
  wire [27:0]P;
  wire [15:0]Q;
  wire [0:0]S;
  wire [19:0]add_ln25_12_reg_2155;
  wire [19:0]\add_ln25_12_reg_2155_reg[19]_0 ;
  wire [31:2]add_ln25_14_fu_1348_p2;
  wire [31:2]add_ln25_2_fu_924_p2;
  wire [31:2]add_ln25_4_fu_1012_p2;
  wire [18:0]add_ln25_7_reg_2150;
  wire [17:0]\add_ln25_7_reg_2150_reg[18]_0 ;
  wire [31:2]add_ln25_9_fu_1308_p2;
  wire [16:0]add_ln25_reg_2034;
  wire [16:1]add_ln51_1_fu_772_p2;
  wire [16:0]add_ln51_3_fu_808_p2;
  wire [16:1]add_ln51_5_fu_864_p2;
  wire [31:2]add_ln58_1_fu_1169_p2;
  wire [31:2]add_ln58_2_fu_1211_p2;
  wire [31:2]add_ln58_3_fu_1253_p2;
  wire [31:2]add_ln58_fu_1127_p2;
  wire and_ln17_fu_612_p2;
  wire and_ln17_reg_2030;
  wire and_ln17_reg_2030_pp0_iter1_reg;
  wire and_ln17_reg_2030_pp0_iter2_reg;
  wire and_ln20_1_fu_698_p2;
  wire [0:0]\and_ln20_1_reg_2051_reg[0]_0 ;
  wire \and_ln20_1_reg_2051_reg[0]_1 ;
  wire [3:0]\and_ln20_1_reg_2051_reg[0]_i_15 ;
  wire [3:0]\and_ln20_1_reg_2051_reg[0]_i_29 ;
  wire [3:0]\and_ln20_1_reg_2051_reg[0]_i_3 ;
  wire [3:0]\and_ln20_1_reg_2051_reg[0]_i_5 ;
  wire and_ln20_2_fu_738_p2;
  wire [3:0]\and_ln20_2_reg_2059_reg[0]_0 ;
  wire [1:0]\and_ln20_2_reg_2059_reg[0]_i_18 ;
  wire [2:0]\and_ln20_2_reg_2059_reg[0]_i_18_0 ;
  wire [3:0]\and_ln20_2_reg_2059_reg[0]_i_3 ;
  wire [3:0]\and_ln20_2_reg_2059_reg[0]_i_5 ;
  wire and_ln20_fu_658_p2;
  wire \and_ln20_reg_2043_pp0_iter2_reg_reg[0]_0 ;
  wire [3:0]\and_ln20_reg_2043_reg[0]_i_11 ;
  wire [3:0]\and_ln20_reg_2043_reg[0]_i_25 ;
  wire [3:0]\and_ln20_reg_2043_reg[0]_i_5 ;
  wire and_ln53_1_reg_2094;
  wire and_ln53_1_reg_2094_pp0_iter1_reg;
  wire and_ln53_1_reg_2094_pp0_iter2_reg;
  wire and_ln53_1_reg_2094_pp0_iter3_reg;
  wire and_ln53_2_reg_2107;
  wire and_ln53_2_reg_2107_pp0_iter1_reg;
  wire and_ln53_2_reg_2107_pp0_iter2_reg;
  wire and_ln53_2_reg_2107_pp0_iter3_reg;
  wire and_ln53_reg_2081;
  wire and_ln53_reg_2081_pp0_iter1_reg;
  wire and_ln53_reg_2081_pp0_iter2_reg;
  wire and_ln53_reg_2081_pp0_iter3_reg;
  wire \ap_CS_fsm[0]_rep_i_1__0_n_0 ;
  wire \ap_CS_fsm[0]_rep_i_1__1_n_0 ;
  wire \ap_CS_fsm[0]_rep_i_1__2_n_0 ;
  wire \ap_CS_fsm[0]_rep_i_1_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_rep_i_1__0_n_0 ;
  wire \ap_CS_fsm[1]_rep_i_1_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_rep_i_1__0_n_0 ;
  wire \ap_CS_fsm[2]_rep_i_1_n_0 ;
  wire \ap_CS_fsm[3]_rep_i_1__0_n_0 ;
  wire \ap_CS_fsm[3]_rep_i_1__1_n_0 ;
  wire \ap_CS_fsm[3]_rep_i_1_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[0]_rep__0_n_0 ;
  wire \ap_CS_fsm_reg[0]_rep__1_n_0 ;
  wire \ap_CS_fsm_reg[0]_rep__2_n_0 ;
  wire \ap_CS_fsm_reg[0]_rep_n_0 ;
  wire \ap_CS_fsm_reg[1]_rep__0_n_0 ;
  wire \ap_CS_fsm_reg[1]_rep_n_0 ;
  wire \ap_CS_fsm_reg[2]_rep__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_rep_n_0 ;
  wire \ap_CS_fsm_reg[3]_rep__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_rep__1_n_0 ;
  wire \ap_CS_fsm_reg[3]_rep_n_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[5]_5 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage2_11001;
  wire ap_block_pp0_stage3_11001;
  wire ap_clk;
  wire ap_condition_585;
  wire ap_done_reg2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_reg_1;
  wire ap_enable_reg_pp0_iter0_reg_reg_2;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_rep_n_0;
  wire ap_enable_reg_pp0_iter2_rep_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_rep_n_0;
  wire ap_enable_reg_pp0_iter3_rep_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg_i_1_n_0;
  wire [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg_0;
  wire ap_phi_reg_pp0_iter3_in_a_reg_394;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[10] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[11] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[12] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[13] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[14] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[15] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[16] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[17] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[18] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[19] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[1] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[20] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[21] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[22] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[23] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[24] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[25] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[26] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[27] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[28] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[29] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[2] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[30] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[31] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[3] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[4] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[5] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[6] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[7] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[8] ;
  wire \ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[9] ;
  wire ap_phi_reg_pp0_iter3_in_b_reg_436;
  wire ap_phi_reg_pp0_iter3_in_b_reg_4360;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[10] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[11] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[12] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[13] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[14] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[15] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[16] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[17] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[18] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[19] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[1] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[20] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[21] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[22] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[23] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[24] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[25] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[26] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[27] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[28] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[29] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[2] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[30] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[31] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[3] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[4] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[5] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[6] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[7] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[8] ;
  wire \ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[9] ;
  wire ap_phi_reg_pp0_iter3_value_a_9_reg_406;
  wire ap_phi_reg_pp0_iter3_value_a_9_reg_4060;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[10] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[11] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[12] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[13] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[14] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[15] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[16] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[17] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[18] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[19] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[1] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[20] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[21] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[22] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[23] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[24] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[25] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[26] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[27] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[28] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[29] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[2] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[30] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[31] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[3] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[4] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[5] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[6] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[7] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[8] ;
  wire \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[9] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire [31:16]buff0_reg__1;
  wire [31:16]buff0_reg__1_0;
  wire [31:16]buff0_reg__1_1;
  wire [31:16]buff0_reg__1_2;
  wire [31:16]buff0_reg__1_3;
  wire [32:0]dout;
  wire [7:0]empty_53_reg_855;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire full_n_reg;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld;
  wire [31:0]grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld;
  wire grp_fu_511_ce;
  wire icmp_ln143_reg_2022;
  wire icmp_ln143_reg_2022_pp0_iter1_reg;
  wire icmp_ln143_reg_2022_pp0_iter2_reg;
  wire icmp_ln143_reg_2022_pp0_iter3_reg;
  wire \icmp_ln143_reg_2022_pp0_iter3_reg_reg[0]_0 ;
  wire \icmp_ln17_1_reg_2039[0]_i_1_n_0 ;
  wire icmp_ln17_1_reg_2039_pp0_iter1_reg;
  wire icmp_ln17_1_reg_2039_pp0_iter2_reg;
  wire \icmp_ln17_1_reg_2039_reg_n_0_[0] ;
  wire icmp_ln17_2_fu_664_p2;
  wire icmp_ln17_2_reg_2047;
  wire \icmp_ln17_2_reg_2047[0]_i_2_n_0 ;
  wire icmp_ln17_2_reg_2047_pp0_iter1_reg;
  wire icmp_ln17_2_reg_2047_pp0_iter2_reg;
  wire icmp_ln17_2_reg_2047_pp0_iter3_reg;
  wire \icmp_ln17_3_reg_2055[0]_i_1_n_0 ;
  wire icmp_ln17_3_reg_2055_pp0_iter1_reg;
  wire icmp_ln17_3_reg_2055_pp0_iter2_reg;
  wire icmp_ln17_3_reg_2055_pp0_iter3_reg;
  wire \icmp_ln17_3_reg_2055_reg_n_0_[0] ;
  wire icmp_ln24_fu_606_p2;
  wire icmp_ln24_reg_2026;
  wire icmp_ln24_reg_2026_pp0_iter1_reg;
  wire icmp_ln24_reg_2026_pp0_iter2_reg;
  wire \icmp_ln50_1_reg_2072[0]_i_1_n_0 ;
  wire icmp_ln50_1_reg_2072_pp0_iter1_reg;
  wire icmp_ln50_1_reg_2072_pp0_iter2_reg;
  wire icmp_ln50_1_reg_2072_pp0_iter3_reg;
  wire \icmp_ln50_1_reg_2072_reg_n_0_[0] ;
  wire icmp_ln50_2_fu_802_p2;
  wire icmp_ln50_2_reg_2085;
  wire \icmp_ln50_2_reg_2085[0]_i_2_n_0 ;
  wire icmp_ln50_2_reg_2085_pp0_iter1_reg;
  wire icmp_ln50_2_reg_2085_pp0_iter2_reg;
  wire icmp_ln50_2_reg_2085_pp0_iter3_reg;
  wire \icmp_ln50_3_reg_2098[0]_i_1_n_0 ;
  wire icmp_ln50_3_reg_2098_pp0_iter1_reg;
  wire icmp_ln50_3_reg_2098_pp0_iter2_reg;
  wire icmp_ln50_3_reg_2098_pp0_iter3_reg;
  wire \icmp_ln50_3_reg_2098_reg_n_0_[0] ;
  wire \icmp_ln50_reg_2068[0]_i_1_n_0 ;
  wire icmp_ln50_reg_2068_pp0_iter1_reg;
  wire icmp_ln50_reg_2068_pp0_iter2_reg;
  wire \icmp_ln50_reg_2068_reg_n_0_[0] ;
  wire [29:0]in;
  wire [15:0]in_0;
  wire [31:0]in_a_3_reg_466;
  wire [31:0]in_a_reg_394;
  wire [31:0]in_b_reg_436;
  wire \in_b_reg_436[31]_i_2_n_0 ;
  wire \in_b_reg_436[31]_i_4_n_0 ;
  wire \in_b_reg_436[31]_i_5_n_0 ;
  wire [15:0]k_fu_594_p2;
  wire \mOutPtr[7]_i_7_n_0 ;
  wire m_axi_aw_ARVALID2;
  wire m_axi_aw_ARVALID3;
  wire m_axi_bi_ARVALID3;
  wire m_axi_bi_ARVALID330_out;
  wire [15:0]m_cast_loc_channel_dout;
  wire mem_reg;
  wire \mem_reg[5][0]_srl6_i_10__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_10_n_0 ;
  wire \mem_reg[5][0]_srl6_i_11__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_11_n_0 ;
  wire \mem_reg[5][0]_srl6_i_3_n_0 ;
  wire \mem_reg[5][0]_srl6_i_4__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_4_n_0 ;
  wire \mem_reg[5][0]_srl6_i_5_n_0 ;
  wire \mem_reg[5][0]_srl6_i_6__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_6_n_0 ;
  wire \mem_reg[5][0]_srl6_i_7__0_n_0 ;
  wire \mem_reg[5][0]_srl6_i_7_n_0 ;
  wire \mem_reg[5][10]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][10]_srl6_i_2_n_0 ;
  wire \mem_reg[5][11]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][11]_srl6_i_2_n_0 ;
  wire \mem_reg[5][12]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][12]_srl6_i_2_n_0 ;
  wire \mem_reg[5][13]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][13]_srl6_i_2_n_0 ;
  wire \mem_reg[5][14]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][14]_srl6_i_2_n_0 ;
  wire \mem_reg[5][15]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][15]_srl6_i_2_n_0 ;
  wire \mem_reg[5][16]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][16]_srl6_i_2_n_0 ;
  wire \mem_reg[5][17]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][17]_srl6_i_2_n_0 ;
  wire \mem_reg[5][18]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][18]_srl6_i_2_n_0 ;
  wire \mem_reg[5][19]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][19]_srl6_i_2_n_0 ;
  wire \mem_reg[5][1]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][1]_srl6_i_2_n_0 ;
  wire \mem_reg[5][20]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][20]_srl6_i_2_n_0 ;
  wire \mem_reg[5][21]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][21]_srl6_i_2_n_0 ;
  wire \mem_reg[5][22]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][22]_srl6_i_2_n_0 ;
  wire \mem_reg[5][23]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][23]_srl6_i_2_n_0 ;
  wire \mem_reg[5][24]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][24]_srl6_i_2_n_0 ;
  wire \mem_reg[5][25]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][25]_srl6_i_2_n_0 ;
  wire \mem_reg[5][26]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][26]_srl6_i_2_n_0 ;
  wire \mem_reg[5][27]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][27]_srl6_i_2_n_0 ;
  wire \mem_reg[5][28]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][28]_srl6_i_2_n_0 ;
  wire \mem_reg[5][29]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][29]_srl6_i_2_n_0 ;
  wire \mem_reg[5][2]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][2]_srl6_i_2_n_0 ;
  wire \mem_reg[5][3]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][3]_srl6_i_2_n_0 ;
  wire \mem_reg[5][4]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][4]_srl6_i_2_n_0 ;
  wire \mem_reg[5][5]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][5]_srl6_i_2_n_0 ;
  wire \mem_reg[5][6]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][6]_srl6_i_2_n_0 ;
  wire \mem_reg[5][7]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][7]_srl6_i_2_n_0 ;
  wire \mem_reg[5][8]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][8]_srl6_i_2_n_0 ;
  wire \mem_reg[5][9]_srl6_i_2__0_n_0 ;
  wire \mem_reg[5][9]_srl6_i_2_n_0 ;
  wire mem_reg_i_5_n_0;
  wire mem_reg_i_7__0_n_0;
  wire mem_reg_i_7_n_0;
  wire mem_reg_i_8_n_0;
  wire mul_32s_32s_32_2_1_U4_n_10;
  wire mul_32s_32s_32_2_1_U4_n_27;
  wire mul_32s_32s_32_2_1_U4_n_28;
  wire mul_32s_32s_32_2_1_U4_n_29;
  wire mul_32s_32s_32_2_1_U4_n_3;
  wire mul_32s_32s_32_2_1_U4_n_30;
  wire mul_32s_32s_32_2_1_U4_n_31;
  wire mul_32s_32s_32_2_1_U4_n_32;
  wire mul_32s_32s_32_2_1_U4_n_33;
  wire mul_32s_32s_32_2_1_U4_n_34;
  wire mul_32s_32s_32_2_1_U4_n_35;
  wire mul_32s_32s_32_2_1_U4_n_36;
  wire mul_32s_32s_32_2_1_U4_n_37;
  wire mul_32s_32s_32_2_1_U4_n_38;
  wire mul_32s_32s_32_2_1_U4_n_39;
  wire mul_32s_32s_32_2_1_U4_n_4;
  wire mul_32s_32s_32_2_1_U4_n_40;
  wire mul_32s_32s_32_2_1_U4_n_41;
  wire mul_32s_32s_32_2_1_U4_n_42;
  wire mul_32s_32s_32_2_1_U4_n_5;
  wire mul_32s_32s_32_2_1_U4_n_6;
  wire mul_32s_32s_32_2_1_U4_n_7;
  wire mul_32s_32s_32_2_1_U4_n_8;
  wire mul_32s_32s_32_2_1_U4_n_9;
  wire mul_32s_32s_32_2_1_U5_n_16;
  wire mul_32s_32s_32_2_1_U5_n_17;
  wire mul_32s_32s_32_2_1_U5_n_18;
  wire mul_32s_32s_32_2_1_U5_n_19;
  wire mul_32s_32s_32_2_1_U5_n_20;
  wire mul_32s_32s_32_2_1_U5_n_21;
  wire mul_32s_32s_32_2_1_U5_n_22;
  wire mul_32s_32s_32_2_1_U5_n_23;
  wire mul_32s_32s_32_2_1_U5_n_24;
  wire mul_32s_32s_32_2_1_U5_n_25;
  wire mul_32s_32s_32_2_1_U5_n_26;
  wire mul_32s_32s_32_2_1_U5_n_27;
  wire mul_32s_32s_32_2_1_U5_n_28;
  wire mul_32s_32s_32_2_1_U5_n_29;
  wire mul_32s_32s_32_2_1_U5_n_30;
  wire mul_32s_32s_32_2_1_U5_n_31;
  wire mul_32s_32s_32_2_1_U6_n_16;
  wire mul_32s_32s_32_2_1_U6_n_17;
  wire mul_32s_32s_32_2_1_U6_n_18;
  wire mul_32s_32s_32_2_1_U6_n_19;
  wire mul_32s_32s_32_2_1_U6_n_20;
  wire mul_32s_32s_32_2_1_U6_n_21;
  wire mul_32s_32s_32_2_1_U6_n_22;
  wire mul_32s_32s_32_2_1_U6_n_23;
  wire mul_32s_32s_32_2_1_U6_n_24;
  wire mul_32s_32s_32_2_1_U6_n_25;
  wire mul_32s_32s_32_2_1_U6_n_26;
  wire mul_32s_32s_32_2_1_U6_n_27;
  wire mul_32s_32s_32_2_1_U6_n_28;
  wire mul_32s_32s_32_2_1_U6_n_29;
  wire mul_32s_32s_32_2_1_U6_n_30;
  wire mul_32s_32s_32_2_1_U6_n_31;
  wire mul_32s_32s_32_2_1_U7_n_0;
  wire mul_32s_32s_32_2_1_U7_n_1;
  wire mul_32s_32s_32_2_1_U7_n_18;
  wire mul_32s_32s_32_2_1_U7_n_19;
  wire mul_32s_32s_32_2_1_U7_n_20;
  wire mul_32s_32s_32_2_1_U7_n_21;
  wire mul_32s_32s_32_2_1_U7_n_22;
  wire mul_32s_32s_32_2_1_U7_n_23;
  wire mul_32s_32s_32_2_1_U7_n_24;
  wire mul_32s_32s_32_2_1_U7_n_25;
  wire mul_32s_32s_32_2_1_U7_n_26;
  wire mul_32s_32s_32_2_1_U7_n_27;
  wire mul_32s_32s_32_2_1_U7_n_28;
  wire mul_32s_32s_32_2_1_U7_n_29;
  wire mul_32s_32s_32_2_1_U7_n_30;
  wire mul_32s_32s_32_2_1_U7_n_31;
  wire mul_32s_32s_32_2_1_U7_n_32;
  wire mul_32s_32s_32_2_1_U7_n_33;
  wire mul_32s_32s_32_2_1_U8_n_16;
  wire mul_32s_32s_32_2_1_U8_n_17;
  wire mul_32s_32s_32_2_1_U8_n_18;
  wire mul_32s_32s_32_2_1_U8_n_19;
  wire mul_32s_32s_32_2_1_U8_n_20;
  wire mul_32s_32s_32_2_1_U8_n_21;
  wire mul_32s_32s_32_2_1_U8_n_22;
  wire mul_32s_32s_32_2_1_U8_n_23;
  wire mul_32s_32s_32_2_1_U8_n_24;
  wire mul_32s_32s_32_2_1_U8_n_25;
  wire mul_32s_32s_32_2_1_U8_n_26;
  wire mul_32s_32s_32_2_1_U8_n_27;
  wire mul_32s_32s_32_2_1_U8_n_28;
  wire mul_32s_32s_32_2_1_U8_n_29;
  wire mul_32s_32s_32_2_1_U8_n_30;
  wire mul_32s_32s_32_2_1_U8_n_31;
  wire mul_ln50_reg_21160;
  wire mul_ln50_reg_2116_reg_n_100;
  wire mul_ln50_reg_2116_reg_n_101;
  wire mul_ln50_reg_2116_reg_n_102;
  wire mul_ln50_reg_2116_reg_n_103;
  wire mul_ln50_reg_2116_reg_n_104;
  wire mul_ln50_reg_2116_reg_n_105;
  wire mul_ln50_reg_2116_reg_n_76;
  wire mul_ln50_reg_2116_reg_n_77;
  wire mul_ln50_reg_2116_reg_n_78;
  wire mul_ln50_reg_2116_reg_n_79;
  wire mul_ln50_reg_2116_reg_n_80;
  wire mul_ln50_reg_2116_reg_n_81;
  wire mul_ln50_reg_2116_reg_n_82;
  wire mul_ln50_reg_2116_reg_n_83;
  wire mul_ln50_reg_2116_reg_n_84;
  wire mul_ln50_reg_2116_reg_n_85;
  wire mul_ln50_reg_2116_reg_n_86;
  wire mul_ln50_reg_2116_reg_n_87;
  wire mul_ln50_reg_2116_reg_n_88;
  wire mul_ln50_reg_2116_reg_n_89;
  wire mul_ln50_reg_2116_reg_n_90;
  wire mul_ln50_reg_2116_reg_n_91;
  wire mul_ln50_reg_2116_reg_n_92;
  wire mul_ln50_reg_2116_reg_n_93;
  wire mul_ln50_reg_2116_reg_n_94;
  wire mul_ln50_reg_2116_reg_n_95;
  wire mul_ln50_reg_2116_reg_n_96;
  wire mul_ln50_reg_2116_reg_n_97;
  wire mul_ln50_reg_2116_reg_n_98;
  wire mul_ln50_reg_2116_reg_n_99;
  wire mul_ln53_1_reg_2129_reg_n_100;
  wire mul_ln53_1_reg_2129_reg_n_101;
  wire mul_ln53_1_reg_2129_reg_n_102;
  wire mul_ln53_1_reg_2129_reg_n_103;
  wire mul_ln53_1_reg_2129_reg_n_104;
  wire mul_ln53_1_reg_2129_reg_n_105;
  wire mul_ln53_1_reg_2129_reg_n_76;
  wire mul_ln53_1_reg_2129_reg_n_77;
  wire mul_ln53_1_reg_2129_reg_n_78;
  wire mul_ln53_1_reg_2129_reg_n_79;
  wire mul_ln53_1_reg_2129_reg_n_80;
  wire mul_ln53_1_reg_2129_reg_n_81;
  wire mul_ln53_1_reg_2129_reg_n_82;
  wire mul_ln53_1_reg_2129_reg_n_83;
  wire mul_ln53_1_reg_2129_reg_n_84;
  wire mul_ln53_1_reg_2129_reg_n_85;
  wire mul_ln53_1_reg_2129_reg_n_86;
  wire mul_ln53_1_reg_2129_reg_n_87;
  wire mul_ln53_1_reg_2129_reg_n_88;
  wire mul_ln53_1_reg_2129_reg_n_89;
  wire mul_ln53_1_reg_2129_reg_n_90;
  wire mul_ln53_1_reg_2129_reg_n_91;
  wire mul_ln53_1_reg_2129_reg_n_92;
  wire mul_ln53_1_reg_2129_reg_n_93;
  wire mul_ln53_1_reg_2129_reg_n_94;
  wire mul_ln53_1_reg_2129_reg_n_95;
  wire mul_ln53_1_reg_2129_reg_n_96;
  wire mul_ln53_1_reg_2129_reg_n_97;
  wire mul_ln53_1_reg_2129_reg_n_98;
  wire mul_ln53_1_reg_2129_reg_n_99;
  wire mul_ln53_2_reg_2134_reg_n_100;
  wire mul_ln53_2_reg_2134_reg_n_101;
  wire mul_ln53_2_reg_2134_reg_n_102;
  wire mul_ln53_2_reg_2134_reg_n_103;
  wire mul_ln53_2_reg_2134_reg_n_104;
  wire mul_ln53_2_reg_2134_reg_n_105;
  wire mul_ln53_2_reg_2134_reg_n_76;
  wire mul_ln53_2_reg_2134_reg_n_77;
  wire mul_ln53_2_reg_2134_reg_n_78;
  wire mul_ln53_2_reg_2134_reg_n_79;
  wire mul_ln53_2_reg_2134_reg_n_80;
  wire mul_ln53_2_reg_2134_reg_n_81;
  wire mul_ln53_2_reg_2134_reg_n_82;
  wire mul_ln53_2_reg_2134_reg_n_83;
  wire mul_ln53_2_reg_2134_reg_n_84;
  wire mul_ln53_2_reg_2134_reg_n_85;
  wire mul_ln53_2_reg_2134_reg_n_86;
  wire mul_ln53_2_reg_2134_reg_n_87;
  wire mul_ln53_2_reg_2134_reg_n_88;
  wire mul_ln53_2_reg_2134_reg_n_89;
  wire mul_ln53_2_reg_2134_reg_n_90;
  wire mul_ln53_2_reg_2134_reg_n_91;
  wire mul_ln53_2_reg_2134_reg_n_92;
  wire mul_ln53_2_reg_2134_reg_n_93;
  wire mul_ln53_2_reg_2134_reg_n_94;
  wire mul_ln53_2_reg_2134_reg_n_95;
  wire mul_ln53_2_reg_2134_reg_n_96;
  wire mul_ln53_2_reg_2134_reg_n_97;
  wire mul_ln53_2_reg_2134_reg_n_98;
  wire mul_ln53_2_reg_2134_reg_n_99;
  wire mul_ln53_reg_2124_reg_n_100;
  wire mul_ln53_reg_2124_reg_n_101;
  wire mul_ln53_reg_2124_reg_n_102;
  wire mul_ln53_reg_2124_reg_n_103;
  wire mul_ln53_reg_2124_reg_n_104;
  wire mul_ln53_reg_2124_reg_n_105;
  wire mul_ln53_reg_2124_reg_n_76;
  wire mul_ln53_reg_2124_reg_n_77;
  wire mul_ln53_reg_2124_reg_n_78;
  wire mul_ln53_reg_2124_reg_n_79;
  wire mul_ln53_reg_2124_reg_n_80;
  wire mul_ln53_reg_2124_reg_n_81;
  wire mul_ln53_reg_2124_reg_n_82;
  wire mul_ln53_reg_2124_reg_n_83;
  wire mul_ln53_reg_2124_reg_n_84;
  wire mul_ln53_reg_2124_reg_n_85;
  wire mul_ln53_reg_2124_reg_n_86;
  wire mul_ln53_reg_2124_reg_n_87;
  wire mul_ln53_reg_2124_reg_n_88;
  wire mul_ln53_reg_2124_reg_n_89;
  wire mul_ln53_reg_2124_reg_n_90;
  wire mul_ln53_reg_2124_reg_n_91;
  wire mul_ln53_reg_2124_reg_n_92;
  wire mul_ln53_reg_2124_reg_n_93;
  wire mul_ln53_reg_2124_reg_n_94;
  wire mul_ln53_reg_2124_reg_n_95;
  wire mul_ln53_reg_2124_reg_n_96;
  wire mul_ln53_reg_2124_reg_n_97;
  wire mul_ln53_reg_2124_reg_n_98;
  wire mul_ln53_reg_2124_reg_n_99;
  wire phi_mul_fu_2180;
  wire phi_mul_fu_21806_out;
  wire phi_mul_fu_2181;
  wire \phi_mul_fu_218[0]_i_4_n_0 ;
  wire \phi_mul_fu_218[0]_i_5_n_0 ;
  wire \phi_mul_fu_218[0]_i_6_n_0 ;
  wire \phi_mul_fu_218[0]_i_7_n_0 ;
  wire \phi_mul_fu_218[12]_i_2_n_0 ;
  wire \phi_mul_fu_218[12]_i_3_n_0 ;
  wire \phi_mul_fu_218[12]_i_4_n_0 ;
  wire \phi_mul_fu_218[12]_i_5_n_0 ;
  wire \phi_mul_fu_218[4]_i_2_n_0 ;
  wire \phi_mul_fu_218[4]_i_3_n_0 ;
  wire \phi_mul_fu_218[4]_i_4_n_0 ;
  wire \phi_mul_fu_218[4]_i_5_n_0 ;
  wire \phi_mul_fu_218[8]_i_2_n_0 ;
  wire \phi_mul_fu_218[8]_i_3_n_0 ;
  wire \phi_mul_fu_218[8]_i_4_n_0 ;
  wire \phi_mul_fu_218[8]_i_5_n_0 ;
  wire [29:0]phi_mul_fu_218_reg;
  wire \phi_mul_fu_218_reg[0]_i_3_n_0 ;
  wire \phi_mul_fu_218_reg[0]_i_3_n_1 ;
  wire \phi_mul_fu_218_reg[0]_i_3_n_2 ;
  wire \phi_mul_fu_218_reg[0]_i_3_n_3 ;
  wire \phi_mul_fu_218_reg[0]_i_3_n_4 ;
  wire \phi_mul_fu_218_reg[0]_i_3_n_5 ;
  wire \phi_mul_fu_218_reg[0]_i_3_n_6 ;
  wire \phi_mul_fu_218_reg[0]_i_3_n_7 ;
  wire \phi_mul_fu_218_reg[12]_i_1_n_0 ;
  wire \phi_mul_fu_218_reg[12]_i_1_n_1 ;
  wire \phi_mul_fu_218_reg[12]_i_1_n_2 ;
  wire \phi_mul_fu_218_reg[12]_i_1_n_3 ;
  wire \phi_mul_fu_218_reg[12]_i_1_n_4 ;
  wire \phi_mul_fu_218_reg[12]_i_1_n_5 ;
  wire \phi_mul_fu_218_reg[12]_i_1_n_6 ;
  wire \phi_mul_fu_218_reg[12]_i_1_n_7 ;
  wire \phi_mul_fu_218_reg[16]_i_1_n_0 ;
  wire \phi_mul_fu_218_reg[16]_i_1_n_1 ;
  wire \phi_mul_fu_218_reg[16]_i_1_n_2 ;
  wire \phi_mul_fu_218_reg[16]_i_1_n_3 ;
  wire \phi_mul_fu_218_reg[16]_i_1_n_4 ;
  wire \phi_mul_fu_218_reg[16]_i_1_n_5 ;
  wire \phi_mul_fu_218_reg[16]_i_1_n_6 ;
  wire \phi_mul_fu_218_reg[16]_i_1_n_7 ;
  wire \phi_mul_fu_218_reg[20]_i_1_n_0 ;
  wire \phi_mul_fu_218_reg[20]_i_1_n_1 ;
  wire \phi_mul_fu_218_reg[20]_i_1_n_2 ;
  wire \phi_mul_fu_218_reg[20]_i_1_n_3 ;
  wire \phi_mul_fu_218_reg[20]_i_1_n_4 ;
  wire \phi_mul_fu_218_reg[20]_i_1_n_5 ;
  wire \phi_mul_fu_218_reg[20]_i_1_n_6 ;
  wire \phi_mul_fu_218_reg[20]_i_1_n_7 ;
  wire \phi_mul_fu_218_reg[24]_i_1_n_0 ;
  wire \phi_mul_fu_218_reg[24]_i_1_n_1 ;
  wire \phi_mul_fu_218_reg[24]_i_1_n_2 ;
  wire \phi_mul_fu_218_reg[24]_i_1_n_3 ;
  wire \phi_mul_fu_218_reg[24]_i_1_n_4 ;
  wire \phi_mul_fu_218_reg[24]_i_1_n_5 ;
  wire \phi_mul_fu_218_reg[24]_i_1_n_6 ;
  wire \phi_mul_fu_218_reg[24]_i_1_n_7 ;
  wire \phi_mul_fu_218_reg[28]_i_1_n_3 ;
  wire \phi_mul_fu_218_reg[28]_i_1_n_6 ;
  wire \phi_mul_fu_218_reg[28]_i_1_n_7 ;
  wire \phi_mul_fu_218_reg[4]_i_1_n_0 ;
  wire \phi_mul_fu_218_reg[4]_i_1_n_1 ;
  wire \phi_mul_fu_218_reg[4]_i_1_n_2 ;
  wire \phi_mul_fu_218_reg[4]_i_1_n_3 ;
  wire \phi_mul_fu_218_reg[4]_i_1_n_4 ;
  wire \phi_mul_fu_218_reg[4]_i_1_n_5 ;
  wire \phi_mul_fu_218_reg[4]_i_1_n_6 ;
  wire \phi_mul_fu_218_reg[4]_i_1_n_7 ;
  wire \phi_mul_fu_218_reg[8]_i_1_n_0 ;
  wire \phi_mul_fu_218_reg[8]_i_1_n_1 ;
  wire \phi_mul_fu_218_reg[8]_i_1_n_2 ;
  wire \phi_mul_fu_218_reg[8]_i_1_n_3 ;
  wire \phi_mul_fu_218_reg[8]_i_1_n_4 ;
  wire \phi_mul_fu_218_reg[8]_i_1_n_5 ;
  wire \phi_mul_fu_218_reg[8]_i_1_n_6 ;
  wire \phi_mul_fu_218_reg[8]_i_1_n_7 ;
  wire pop;
  wire push;
  wire push_0;
  wire ready_for_outstanding;
  wire ready_for_outstanding_1;
  wire ready_for_outstanding_reg;
  wire [32:0]ready_for_outstanding_reg_0;
  wire [31:0]reg_539;
  wire reg_5390;
  wire reg_5391;
  wire \reg_539[31]_i_3_n_0 ;
  wire [31:0]reg_543;
  wire reg_5430;
  wire [31:0]reg_547;
  wire reg_5470;
  wire [31:0]reg_551;
  wire reg_5510;
  wire [31:0]reg_555;
  wire [31:0]shell_top_sa_pe_ba_0_0;
  wire \shell_top_sa_pe_ba_0_0[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_0[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_0_1;
  wire \shell_top_sa_pe_ba_0_1[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_1[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_0_2;
  wire \shell_top_sa_pe_ba_0_2[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_2[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[31]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[31]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_0_3;
  wire \shell_top_sa_pe_ba_0_3[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_0_3[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_1_0;
  wire \shell_top_sa_pe_ba_1_0[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_0[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[31]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[31]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_1_1;
  wire \shell_top_sa_pe_ba_1_1[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_1[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_1_2;
  wire \shell_top_sa_pe_ba_1_2[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_2[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_1_3;
  wire \shell_top_sa_pe_ba_1_3[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_1_3[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_2_0;
  wire \shell_top_sa_pe_ba_2_0[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_0[7]_i_5_n_0 ;
  wire [2:0]\shell_top_sa_pe_ba_2_0_reg[0] ;
  wire \shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[31]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[31]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_2_1;
  wire \shell_top_sa_pe_ba_2_1[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_1[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[31]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[31]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_2_2;
  wire \shell_top_sa_pe_ba_2_2[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_2[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_2_3;
  wire \shell_top_sa_pe_ba_2_3[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_2_3[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_3_0;
  wire \shell_top_sa_pe_ba_3_0[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_0[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[31]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[31]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_3_1;
  wire \shell_top_sa_pe_ba_3_1[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_1[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[31]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[31]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_3_2;
  wire \shell_top_sa_pe_ba_3_2[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[31]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_2[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[31]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[31]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[31]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_ba_3_3;
  wire \shell_top_sa_pe_ba_3_3[11]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[11]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[11]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[11]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[15]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[15]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[15]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[15]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[19]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[19]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[19]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[19]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[23]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[23]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[23]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[23]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[27]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[27]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[27]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[27]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[31]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[31]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[31]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[31]_i_6_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[3]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[3]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[3]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[3]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[7]_i_2_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[7]_i_3_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[7]_i_4_n_0 ;
  wire \shell_top_sa_pe_ba_3_3[7]_i_5_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[31]_i_2_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[31]_i_2_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[31]_i_2_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_3 ;
  wire \shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_0 ;
  wire \shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_1 ;
  wire \shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_2 ;
  wire \shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_3 ;
  wire [31:0]shell_top_sa_pe_bw_0_0;
  wire [31:0]shell_top_sa_pe_bw_0_0_load_reg_2366;
  wire shell_top_sa_pe_bw_0_1;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[0] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[10] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[11] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[12] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[13] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[14] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[15] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[16] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[17] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[18] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[19] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[1] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[20] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[21] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[22] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[23] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[24] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[25] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[26] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[27] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[28] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[29] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[2] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[30] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[31] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[3] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[4] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[5] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[6] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[7] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[8] ;
  wire \shell_top_sa_pe_bw_0_1_reg_n_0_[9] ;
  wire shell_top_sa_pe_bw_0_2;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[0] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[10] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[11] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[12] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[13] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[14] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[15] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[16] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[17] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[18] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[19] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[1] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[20] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[21] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[22] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[23] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[24] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[25] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[26] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[27] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[28] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[29] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[2] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[30] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[31] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[3] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[4] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[5] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[6] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[7] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[8] ;
  wire \shell_top_sa_pe_bw_0_2_reg_n_0_[9] ;
  wire shell_top_sa_pe_bw_0_3;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[0] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[10] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[11] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[12] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[13] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[14] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[15] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[16] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[17] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[18] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[19] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[1] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[20] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[21] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[22] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[23] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[24] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[25] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[26] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[27] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[28] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[29] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[2] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[30] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[31] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[3] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[4] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[5] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[6] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[7] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[8] ;
  wire \shell_top_sa_pe_bw_0_3_reg_n_0_[9] ;
  wire [31:0]shell_top_sa_pe_bw_1_0;
  wire [31:0]shell_top_sa_pe_bw_1_0_load_reg_2383;
  wire [31:0]shell_top_sa_pe_bw_1_1;
  wire [31:0]shell_top_sa_pe_bw_1_1_load_reg_2294;
  wire [31:0]shell_top_sa_pe_bw_1_2;
  wire [31:0]shell_top_sa_pe_bw_1_3;
  wire [31:0]shell_top_sa_pe_bw_2_0;
  wire [31:0]shell_top_sa_pe_bw_2_1;
  wire [31:0]shell_top_sa_pe_bw_2_2;
  wire [31:0]shell_top_sa_pe_bw_2_3;
  wire [31:0]shell_top_sa_pe_ri_0_0;
  wire [31:0]shell_top_sa_pe_ri_0_1;
  wire [31:0]shell_top_sa_pe_ri_0_1_load_reg_2377;
  wire [31:0]shell_top_sa_pe_ri_0_2;
  wire [31:0]shell_top_sa_pe_ri_1_0;
  wire [31:0]shell_top_sa_pe_ri_1_0_load_reg_2278;
  wire [31:0]shell_top_sa_pe_ri_1_1;
  wire [31:0]shell_top_sa_pe_ri_1_1_load_reg_2315;
  wire [31:0]shell_top_sa_pe_ri_1_2;
  wire [31:0]shell_top_sa_pe_ri_2_0;
  wire [31:0]shell_top_sa_pe_ri_2_1;
  wire [31:0]shell_top_sa_pe_ri_2_1_load_reg_2242;
  wire [31:0]shell_top_sa_pe_ri_2_2;
  wire shell_top_sa_pe_ri_3_0;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[0] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[10] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[11] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[12] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[13] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[14] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[15] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[16] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[17] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[18] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[19] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[1] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[20] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[21] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[22] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[23] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[24] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[25] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[26] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[27] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[28] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[29] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[2] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[30] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[31] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[3] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[4] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[5] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[6] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[7] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[8] ;
  wire \shell_top_sa_pe_ri_3_0_reg_n_0_[9] ;
  wire [31:0]shell_top_sa_pe_ri_3_1;
  wire [31:0]shell_top_sa_pe_ri_3_2;
  wire [29:0]sub_ln25_1_fu_998_p2;
  wire [29:0]sub_ln25_2_fu_1294_p2;
  wire [29:0]sub_ln25_4_fu_1334_p2;
  wire [29:1]sub_ln25_fu_910_p2;
  wire [29:0]sub_ln58_1_fu_1156_p2;
  wire [29:0]sub_ln58_2_fu_1198_p2;
  wire [29:0]sub_ln58_3_fu_1240_p2;
  wire [29:0]sub_ln58_fu_1113_p20_out;
  wire [15:0]\t_2_reg_2014_reg[15]_0 ;
  wire \t_2_reg_2014_reg[4]_0 ;
  wire t_fu_222;
  wire \t_fu_222_reg_n_0_[0] ;
  wire \t_fu_222_reg_n_0_[10] ;
  wire \t_fu_222_reg_n_0_[11] ;
  wire \t_fu_222_reg_n_0_[12] ;
  wire \t_fu_222_reg_n_0_[13] ;
  wire \t_fu_222_reg_n_0_[14] ;
  wire \t_fu_222_reg_n_0_[15] ;
  wire \t_fu_222_reg_n_0_[1] ;
  wire \t_fu_222_reg_n_0_[2] ;
  wire \t_fu_222_reg_n_0_[3] ;
  wire \t_fu_222_reg_n_0_[4] ;
  wire \t_fu_222_reg_n_0_[5] ;
  wire \t_fu_222_reg_n_0_[6] ;
  wire \t_fu_222_reg_n_0_[7] ;
  wire \t_fu_222_reg_n_0_[8] ;
  wire \t_fu_222_reg_n_0_[9] ;
  wire [7:0]trunc_ln133_reg_818;
  wire [29:0]trunc_ln25_1_reg_2145;
  wire \trunc_ln25_1_reg_2145[10]_i_11_n_0 ;
  wire \trunc_ln25_1_reg_2145[10]_i_12_n_0 ;
  wire \trunc_ln25_1_reg_2145[10]_i_13_n_0 ;
  wire \trunc_ln25_1_reg_2145[10]_i_14_n_0 ;
  wire \trunc_ln25_1_reg_2145[10]_i_3_n_0 ;
  wire \trunc_ln25_1_reg_2145[10]_i_4_n_0 ;
  wire \trunc_ln25_1_reg_2145[10]_i_5_n_0 ;
  wire \trunc_ln25_1_reg_2145[10]_i_6_n_0 ;
  wire \trunc_ln25_1_reg_2145[14]_i_11_n_0 ;
  wire \trunc_ln25_1_reg_2145[14]_i_12_n_0 ;
  wire \trunc_ln25_1_reg_2145[14]_i_13_n_0 ;
  wire \trunc_ln25_1_reg_2145[14]_i_14_n_0 ;
  wire \trunc_ln25_1_reg_2145[14]_i_3_n_0 ;
  wire \trunc_ln25_1_reg_2145[14]_i_4_n_0 ;
  wire \trunc_ln25_1_reg_2145[14]_i_5_n_0 ;
  wire \trunc_ln25_1_reg_2145[14]_i_6_n_0 ;
  wire \trunc_ln25_1_reg_2145[18]_i_11_n_0 ;
  wire \trunc_ln25_1_reg_2145[18]_i_12_n_0 ;
  wire \trunc_ln25_1_reg_2145[18]_i_13_n_0 ;
  wire \trunc_ln25_1_reg_2145[18]_i_14_n_0 ;
  wire \trunc_ln25_1_reg_2145[18]_i_3_n_0 ;
  wire \trunc_ln25_1_reg_2145[18]_i_4_n_0 ;
  wire \trunc_ln25_1_reg_2145[18]_i_5_n_0 ;
  wire \trunc_ln25_1_reg_2145[18]_i_6_n_0 ;
  wire \trunc_ln25_1_reg_2145[22]_i_10_n_0 ;
  wire \trunc_ln25_1_reg_2145[22]_i_12_n_0 ;
  wire \trunc_ln25_1_reg_2145[22]_i_3_n_0 ;
  wire \trunc_ln25_1_reg_2145[22]_i_4_n_0 ;
  wire \trunc_ln25_1_reg_2145[22]_i_5_n_0 ;
  wire \trunc_ln25_1_reg_2145[22]_i_6_n_0 ;
  wire \trunc_ln25_1_reg_2145[22]_i_9_n_0 ;
  wire \trunc_ln25_1_reg_2145[26]_i_10_n_0 ;
  wire \trunc_ln25_1_reg_2145[26]_i_3_n_0 ;
  wire \trunc_ln25_1_reg_2145[26]_i_4_n_0 ;
  wire \trunc_ln25_1_reg_2145[26]_i_5_n_0 ;
  wire \trunc_ln25_1_reg_2145[26]_i_6_n_0 ;
  wire \trunc_ln25_1_reg_2145[26]_i_7_n_0 ;
  wire \trunc_ln25_1_reg_2145[26]_i_8_n_0 ;
  wire \trunc_ln25_1_reg_2145[26]_i_9_n_0 ;
  wire \trunc_ln25_1_reg_2145[29]_i_10_n_0 ;
  wire \trunc_ln25_1_reg_2145[29]_i_11_n_0 ;
  wire \trunc_ln25_1_reg_2145[29]_i_12_n_0 ;
  wire \trunc_ln25_1_reg_2145[29]_i_13_n_0 ;
  wire \trunc_ln25_1_reg_2145[29]_i_14_n_0 ;
  wire \trunc_ln25_1_reg_2145[29]_i_15_n_0 ;
  wire \trunc_ln25_1_reg_2145[29]_i_16_n_0 ;
  wire \trunc_ln25_1_reg_2145[29]_i_17_n_0 ;
  wire \trunc_ln25_1_reg_2145[29]_i_18_n_0 ;
  wire \trunc_ln25_1_reg_2145[29]_i_6_n_0 ;
  wire \trunc_ln25_1_reg_2145[2]_i_2_n_0 ;
  wire \trunc_ln25_1_reg_2145[2]_i_3_n_0 ;
  wire \trunc_ln25_1_reg_2145[2]_i_4_n_0 ;
  wire \trunc_ln25_1_reg_2145[6]_i_10_n_0 ;
  wire \trunc_ln25_1_reg_2145[6]_i_11_n_0 ;
  wire \trunc_ln25_1_reg_2145[6]_i_3_n_0 ;
  wire \trunc_ln25_1_reg_2145[6]_i_4_n_0 ;
  wire \trunc_ln25_1_reg_2145[6]_i_5_n_0 ;
  wire \trunc_ln25_1_reg_2145[6]_i_6_n_0 ;
  wire \trunc_ln25_1_reg_2145[6]_i_9_n_0 ;
  wire [3:0]\trunc_ln25_1_reg_2145_reg[10]_0 ;
  wire \trunc_ln25_1_reg_2145_reg[10]_i_1_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[10]_i_1_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[10]_i_1_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[10]_i_1_n_3 ;
  wire \trunc_ln25_1_reg_2145_reg[10]_i_2_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[10]_i_2_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[10]_i_2_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[10]_i_2_n_3 ;
  wire [3:0]\trunc_ln25_1_reg_2145_reg[14]_0 ;
  wire \trunc_ln25_1_reg_2145_reg[14]_i_1_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[14]_i_1_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[14]_i_1_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[14]_i_1_n_3 ;
  wire \trunc_ln25_1_reg_2145_reg[14]_i_2_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[14]_i_2_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[14]_i_2_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[14]_i_2_n_3 ;
  wire [3:0]\trunc_ln25_1_reg_2145_reg[18]_0 ;
  wire \trunc_ln25_1_reg_2145_reg[18]_i_1_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[18]_i_1_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[18]_i_1_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[18]_i_1_n_3 ;
  wire \trunc_ln25_1_reg_2145_reg[18]_i_2_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[18]_i_2_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[18]_i_2_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[18]_i_2_n_3 ;
  wire [1:0]\trunc_ln25_1_reg_2145_reg[22]_0 ;
  wire [0:0]\trunc_ln25_1_reg_2145_reg[22]_1 ;
  wire \trunc_ln25_1_reg_2145_reg[22]_i_1_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[22]_i_1_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[22]_i_1_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[22]_i_1_n_3 ;
  wire \trunc_ln25_1_reg_2145_reg[22]_i_2_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[22]_i_2_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[22]_i_2_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[22]_i_2_n_3 ;
  wire \trunc_ln25_1_reg_2145_reg[26]_i_1_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[26]_i_1_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[26]_i_1_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[26]_i_1_n_3 ;
  wire \trunc_ln25_1_reg_2145_reg[26]_i_2_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[26]_i_2_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[26]_i_2_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[26]_i_2_n_3 ;
  wire \trunc_ln25_1_reg_2145_reg[29]_i_2_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[29]_i_2_n_3 ;
  wire \trunc_ln25_1_reg_2145_reg[29]_i_8_n_3 ;
  wire \trunc_ln25_1_reg_2145_reg[29]_i_9_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[29]_i_9_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[29]_i_9_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[29]_i_9_n_3 ;
  wire \trunc_ln25_1_reg_2145_reg[2]_i_1_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[2]_i_1_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[2]_i_1_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[2]_i_1_n_3 ;
  wire [0:0]\trunc_ln25_1_reg_2145_reg[6]_0 ;
  wire \trunc_ln25_1_reg_2145_reg[6]_i_1_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[6]_i_1_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[6]_i_1_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[6]_i_1_n_3 ;
  wire \trunc_ln25_1_reg_2145_reg[6]_i_2_n_0 ;
  wire \trunc_ln25_1_reg_2145_reg[6]_i_2_n_1 ;
  wire \trunc_ln25_1_reg_2145_reg[6]_i_2_n_2 ;
  wire \trunc_ln25_1_reg_2145_reg[6]_i_2_n_3 ;
  wire [29:0]trunc_ln25_2_reg_2186;
  wire \trunc_ln25_2_reg_2186[10]_i_10_n_0 ;
  wire \trunc_ln25_2_reg_2186[10]_i_11_n_0 ;
  wire \trunc_ln25_2_reg_2186[10]_i_12_n_0 ;
  wire \trunc_ln25_2_reg_2186[10]_i_13_n_0 ;
  wire \trunc_ln25_2_reg_2186[10]_i_14_n_0 ;
  wire \trunc_ln25_2_reg_2186[10]_i_3_n_0 ;
  wire \trunc_ln25_2_reg_2186[10]_i_4_n_0 ;
  wire \trunc_ln25_2_reg_2186[10]_i_5_n_0 ;
  wire \trunc_ln25_2_reg_2186[10]_i_6_n_0 ;
  wire \trunc_ln25_2_reg_2186[10]_i_7_n_0 ;
  wire \trunc_ln25_2_reg_2186[10]_i_8_n_0 ;
  wire \trunc_ln25_2_reg_2186[10]_i_9_n_0 ;
  wire \trunc_ln25_2_reg_2186[14]_i_10_n_0 ;
  wire \trunc_ln25_2_reg_2186[14]_i_11_n_0 ;
  wire \trunc_ln25_2_reg_2186[14]_i_12_n_0 ;
  wire \trunc_ln25_2_reg_2186[14]_i_13_n_0 ;
  wire \trunc_ln25_2_reg_2186[14]_i_14_n_0 ;
  wire \trunc_ln25_2_reg_2186[14]_i_3_n_0 ;
  wire \trunc_ln25_2_reg_2186[14]_i_4_n_0 ;
  wire \trunc_ln25_2_reg_2186[14]_i_5_n_0 ;
  wire \trunc_ln25_2_reg_2186[14]_i_6_n_0 ;
  wire \trunc_ln25_2_reg_2186[14]_i_7_n_0 ;
  wire \trunc_ln25_2_reg_2186[14]_i_8_n_0 ;
  wire \trunc_ln25_2_reg_2186[14]_i_9_n_0 ;
  wire \trunc_ln25_2_reg_2186[18]_i_10_n_0 ;
  wire \trunc_ln25_2_reg_2186[18]_i_11_n_0 ;
  wire \trunc_ln25_2_reg_2186[18]_i_12_n_0 ;
  wire \trunc_ln25_2_reg_2186[18]_i_13_n_0 ;
  wire \trunc_ln25_2_reg_2186[18]_i_14_n_0 ;
  wire \trunc_ln25_2_reg_2186[18]_i_3_n_0 ;
  wire \trunc_ln25_2_reg_2186[18]_i_4_n_0 ;
  wire \trunc_ln25_2_reg_2186[18]_i_5_n_0 ;
  wire \trunc_ln25_2_reg_2186[18]_i_6_n_0 ;
  wire \trunc_ln25_2_reg_2186[18]_i_7_n_0 ;
  wire \trunc_ln25_2_reg_2186[18]_i_8_n_0 ;
  wire \trunc_ln25_2_reg_2186[18]_i_9_n_0 ;
  wire \trunc_ln25_2_reg_2186[22]_i_10_n_0 ;
  wire \trunc_ln25_2_reg_2186[22]_i_11_n_0 ;
  wire \trunc_ln25_2_reg_2186[22]_i_12_n_0 ;
  wire \trunc_ln25_2_reg_2186[22]_i_13_n_0 ;
  wire \trunc_ln25_2_reg_2186[22]_i_14_n_0 ;
  wire \trunc_ln25_2_reg_2186[22]_i_3_n_0 ;
  wire \trunc_ln25_2_reg_2186[22]_i_4_n_0 ;
  wire \trunc_ln25_2_reg_2186[22]_i_5_n_0 ;
  wire \trunc_ln25_2_reg_2186[22]_i_6_n_0 ;
  wire \trunc_ln25_2_reg_2186[22]_i_7_n_0 ;
  wire \trunc_ln25_2_reg_2186[22]_i_8_n_0 ;
  wire \trunc_ln25_2_reg_2186[22]_i_9_n_0 ;
  wire \trunc_ln25_2_reg_2186[26]_i_10_n_0 ;
  wire \trunc_ln25_2_reg_2186[26]_i_3_n_0 ;
  wire \trunc_ln25_2_reg_2186[26]_i_4_n_0 ;
  wire \trunc_ln25_2_reg_2186[26]_i_5_n_0 ;
  wire \trunc_ln25_2_reg_2186[26]_i_6_n_0 ;
  wire \trunc_ln25_2_reg_2186[26]_i_7_n_0 ;
  wire \trunc_ln25_2_reg_2186[26]_i_8_n_0 ;
  wire \trunc_ln25_2_reg_2186[26]_i_9_n_0 ;
  wire \trunc_ln25_2_reg_2186[29]_i_10_n_0 ;
  wire \trunc_ln25_2_reg_2186[29]_i_11_n_0 ;
  wire \trunc_ln25_2_reg_2186[29]_i_12_n_0 ;
  wire \trunc_ln25_2_reg_2186[29]_i_13_n_0 ;
  wire \trunc_ln25_2_reg_2186[29]_i_14_n_0 ;
  wire \trunc_ln25_2_reg_2186[29]_i_15_n_0 ;
  wire \trunc_ln25_2_reg_2186[29]_i_16_n_0 ;
  wire \trunc_ln25_2_reg_2186[29]_i_17_n_0 ;
  wire \trunc_ln25_2_reg_2186[29]_i_9_n_0 ;
  wire \trunc_ln25_2_reg_2186[2]_i_2_n_0 ;
  wire \trunc_ln25_2_reg_2186[2]_i_3_n_0 ;
  wire \trunc_ln25_2_reg_2186[2]_i_4_n_0 ;
  wire \trunc_ln25_2_reg_2186[6]_i_10_n_0 ;
  wire \trunc_ln25_2_reg_2186[6]_i_11_n_0 ;
  wire \trunc_ln25_2_reg_2186[6]_i_12_n_0 ;
  wire \trunc_ln25_2_reg_2186[6]_i_13_n_0 ;
  wire \trunc_ln25_2_reg_2186[6]_i_3_n_0 ;
  wire \trunc_ln25_2_reg_2186[6]_i_4_n_0 ;
  wire \trunc_ln25_2_reg_2186[6]_i_5_n_0 ;
  wire \trunc_ln25_2_reg_2186[6]_i_6_n_0 ;
  wire \trunc_ln25_2_reg_2186[6]_i_7_n_0 ;
  wire \trunc_ln25_2_reg_2186[6]_i_8_n_0 ;
  wire \trunc_ln25_2_reg_2186[6]_i_9_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[10]_i_1_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[10]_i_1_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[10]_i_1_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[10]_i_1_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[10]_i_2_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[10]_i_2_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[10]_i_2_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[10]_i_2_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[14]_i_1_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[14]_i_1_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[14]_i_1_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[14]_i_1_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[14]_i_2_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[14]_i_2_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[14]_i_2_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[14]_i_2_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[18]_i_1_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[18]_i_1_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[18]_i_1_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[18]_i_1_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[18]_i_2_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[18]_i_2_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[18]_i_2_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[18]_i_2_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[22]_i_1_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[22]_i_1_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[22]_i_1_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[22]_i_1_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[22]_i_2_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[22]_i_2_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[22]_i_2_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[22]_i_2_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[26]_i_1_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[26]_i_1_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[26]_i_1_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[26]_i_1_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[26]_i_2_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[26]_i_2_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[26]_i_2_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[26]_i_2_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[29]_i_2_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[29]_i_2_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[29]_i_7_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[29]_i_8_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[29]_i_8_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[29]_i_8_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[29]_i_8_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[2]_i_1_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[2]_i_1_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[2]_i_1_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[2]_i_1_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[6]_i_1_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[6]_i_1_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[6]_i_1_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[6]_i_1_n_3 ;
  wire \trunc_ln25_2_reg_2186_reg[6]_i_2_n_0 ;
  wire \trunc_ln25_2_reg_2186_reg[6]_i_2_n_1 ;
  wire \trunc_ln25_2_reg_2186_reg[6]_i_2_n_2 ;
  wire \trunc_ln25_2_reg_2186_reg[6]_i_2_n_3 ;
  wire [29:0]trunc_ln25_3_reg_2191;
  wire \trunc_ln25_3_reg_2191[10]_i_10_n_0 ;
  wire \trunc_ln25_3_reg_2191[10]_i_11_n_0 ;
  wire \trunc_ln25_3_reg_2191[10]_i_12_n_0 ;
  wire \trunc_ln25_3_reg_2191[10]_i_13_n_0 ;
  wire \trunc_ln25_3_reg_2191[10]_i_14_n_0 ;
  wire \trunc_ln25_3_reg_2191[10]_i_3_n_0 ;
  wire \trunc_ln25_3_reg_2191[10]_i_4_n_0 ;
  wire \trunc_ln25_3_reg_2191[10]_i_5_n_0 ;
  wire \trunc_ln25_3_reg_2191[10]_i_6_n_0 ;
  wire \trunc_ln25_3_reg_2191[10]_i_7_n_0 ;
  wire \trunc_ln25_3_reg_2191[10]_i_8_n_0 ;
  wire \trunc_ln25_3_reg_2191[10]_i_9_n_0 ;
  wire \trunc_ln25_3_reg_2191[14]_i_10_n_0 ;
  wire \trunc_ln25_3_reg_2191[14]_i_11_n_0 ;
  wire \trunc_ln25_3_reg_2191[14]_i_12_n_0 ;
  wire \trunc_ln25_3_reg_2191[14]_i_13_n_0 ;
  wire \trunc_ln25_3_reg_2191[14]_i_14_n_0 ;
  wire \trunc_ln25_3_reg_2191[14]_i_3_n_0 ;
  wire \trunc_ln25_3_reg_2191[14]_i_4_n_0 ;
  wire \trunc_ln25_3_reg_2191[14]_i_5_n_0 ;
  wire \trunc_ln25_3_reg_2191[14]_i_6_n_0 ;
  wire \trunc_ln25_3_reg_2191[14]_i_7_n_0 ;
  wire \trunc_ln25_3_reg_2191[14]_i_8_n_0 ;
  wire \trunc_ln25_3_reg_2191[14]_i_9_n_0 ;
  wire \trunc_ln25_3_reg_2191[18]_i_10_n_0 ;
  wire \trunc_ln25_3_reg_2191[18]_i_11_n_0 ;
  wire \trunc_ln25_3_reg_2191[18]_i_12_n_0 ;
  wire \trunc_ln25_3_reg_2191[18]_i_13_n_0 ;
  wire \trunc_ln25_3_reg_2191[18]_i_14_n_0 ;
  wire \trunc_ln25_3_reg_2191[18]_i_3_n_0 ;
  wire \trunc_ln25_3_reg_2191[18]_i_4_n_0 ;
  wire \trunc_ln25_3_reg_2191[18]_i_5_n_0 ;
  wire \trunc_ln25_3_reg_2191[18]_i_6_n_0 ;
  wire \trunc_ln25_3_reg_2191[18]_i_7_n_0 ;
  wire \trunc_ln25_3_reg_2191[18]_i_8_n_0 ;
  wire \trunc_ln25_3_reg_2191[18]_i_9_n_0 ;
  wire \trunc_ln25_3_reg_2191[22]_i_10_n_0 ;
  wire \trunc_ln25_3_reg_2191[22]_i_11_n_0 ;
  wire \trunc_ln25_3_reg_2191[22]_i_12_n_0 ;
  wire \trunc_ln25_3_reg_2191[22]_i_13_n_0 ;
  wire \trunc_ln25_3_reg_2191[22]_i_14_n_0 ;
  wire \trunc_ln25_3_reg_2191[22]_i_3_n_0 ;
  wire \trunc_ln25_3_reg_2191[22]_i_4_n_0 ;
  wire \trunc_ln25_3_reg_2191[22]_i_5_n_0 ;
  wire \trunc_ln25_3_reg_2191[22]_i_6_n_0 ;
  wire \trunc_ln25_3_reg_2191[22]_i_7_n_0 ;
  wire \trunc_ln25_3_reg_2191[22]_i_8_n_0 ;
  wire \trunc_ln25_3_reg_2191[22]_i_9_n_0 ;
  wire \trunc_ln25_3_reg_2191[26]_i_10_n_0 ;
  wire \trunc_ln25_3_reg_2191[26]_i_11_n_0 ;
  wire \trunc_ln25_3_reg_2191[26]_i_3_n_0 ;
  wire \trunc_ln25_3_reg_2191[26]_i_4_n_0 ;
  wire \trunc_ln25_3_reg_2191[26]_i_5_n_0 ;
  wire \trunc_ln25_3_reg_2191[26]_i_6_n_0 ;
  wire \trunc_ln25_3_reg_2191[26]_i_7_n_0 ;
  wire \trunc_ln25_3_reg_2191[26]_i_8_n_0 ;
  wire \trunc_ln25_3_reg_2191[26]_i_9_n_0 ;
  wire \trunc_ln25_3_reg_2191[29]_i_10_n_0 ;
  wire \trunc_ln25_3_reg_2191[29]_i_11_n_0 ;
  wire \trunc_ln25_3_reg_2191[29]_i_12_n_0 ;
  wire \trunc_ln25_3_reg_2191[29]_i_4_n_0 ;
  wire \trunc_ln25_3_reg_2191[29]_i_5_n_0 ;
  wire \trunc_ln25_3_reg_2191[29]_i_6_n_0 ;
  wire \trunc_ln25_3_reg_2191[29]_i_7_n_0 ;
  wire \trunc_ln25_3_reg_2191[29]_i_8_n_0 ;
  wire \trunc_ln25_3_reg_2191[29]_i_9_n_0 ;
  wire \trunc_ln25_3_reg_2191[2]_i_2_n_0 ;
  wire \trunc_ln25_3_reg_2191[2]_i_3_n_0 ;
  wire \trunc_ln25_3_reg_2191[2]_i_4_n_0 ;
  wire \trunc_ln25_3_reg_2191[6]_i_10_n_0 ;
  wire \trunc_ln25_3_reg_2191[6]_i_11_n_0 ;
  wire \trunc_ln25_3_reg_2191[6]_i_12_n_0 ;
  wire \trunc_ln25_3_reg_2191[6]_i_13_n_0 ;
  wire \trunc_ln25_3_reg_2191[6]_i_3_n_0 ;
  wire \trunc_ln25_3_reg_2191[6]_i_4_n_0 ;
  wire \trunc_ln25_3_reg_2191[6]_i_5_n_0 ;
  wire \trunc_ln25_3_reg_2191[6]_i_6_n_0 ;
  wire \trunc_ln25_3_reg_2191[6]_i_7_n_0 ;
  wire \trunc_ln25_3_reg_2191[6]_i_8_n_0 ;
  wire \trunc_ln25_3_reg_2191[6]_i_9_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[10]_i_1_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[10]_i_1_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[10]_i_1_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[10]_i_1_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[10]_i_2_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[10]_i_2_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[10]_i_2_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[10]_i_2_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[14]_i_1_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[14]_i_1_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[14]_i_1_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[14]_i_1_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[14]_i_2_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[14]_i_2_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[14]_i_2_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[14]_i_2_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[18]_i_1_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[18]_i_1_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[18]_i_1_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[18]_i_1_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[18]_i_2_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[18]_i_2_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[18]_i_2_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[18]_i_2_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[22]_i_1_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[22]_i_1_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[22]_i_1_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[22]_i_1_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[22]_i_2_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[22]_i_2_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[22]_i_2_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[22]_i_2_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[26]_i_1_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[26]_i_1_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[26]_i_1_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[26]_i_1_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[26]_i_2_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[26]_i_2_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[26]_i_2_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[26]_i_2_n_3 ;
  wire [30:0]\trunc_ln25_3_reg_2191_reg[29]_0 ;
  wire \trunc_ln25_3_reg_2191_reg[29]_i_1_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[29]_i_1_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[29]_i_2_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[29]_i_3_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[29]_i_3_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[29]_i_3_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[29]_i_3_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[2]_i_1_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[2]_i_1_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[2]_i_1_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[2]_i_1_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[6]_i_1_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[6]_i_1_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[6]_i_1_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[6]_i_1_n_3 ;
  wire \trunc_ln25_3_reg_2191_reg[6]_i_2_n_0 ;
  wire \trunc_ln25_3_reg_2191_reg[6]_i_2_n_1 ;
  wire \trunc_ln25_3_reg_2191_reg[6]_i_2_n_2 ;
  wire \trunc_ln25_3_reg_2191_reg[6]_i_2_n_3 ;
  wire [29:0]trunc_ln2_reg_2160;
  wire \trunc_ln2_reg_2160[10]_i_10_n_0 ;
  wire \trunc_ln2_reg_2160[10]_i_11_n_0 ;
  wire \trunc_ln2_reg_2160[10]_i_12_n_0 ;
  wire \trunc_ln2_reg_2160[10]_i_13_n_0 ;
  wire \trunc_ln2_reg_2160[10]_i_14_n_0 ;
  wire \trunc_ln2_reg_2160[10]_i_3_n_0 ;
  wire \trunc_ln2_reg_2160[10]_i_4_n_0 ;
  wire \trunc_ln2_reg_2160[10]_i_5_n_0 ;
  wire \trunc_ln2_reg_2160[10]_i_6_n_0 ;
  wire \trunc_ln2_reg_2160[10]_i_7_n_0 ;
  wire \trunc_ln2_reg_2160[10]_i_8_n_0 ;
  wire \trunc_ln2_reg_2160[10]_i_9_n_0 ;
  wire \trunc_ln2_reg_2160[14]_i_10_n_0 ;
  wire \trunc_ln2_reg_2160[14]_i_11_n_0 ;
  wire \trunc_ln2_reg_2160[14]_i_12_n_0 ;
  wire \trunc_ln2_reg_2160[14]_i_13_n_0 ;
  wire \trunc_ln2_reg_2160[14]_i_14_n_0 ;
  wire \trunc_ln2_reg_2160[14]_i_3_n_0 ;
  wire \trunc_ln2_reg_2160[14]_i_4_n_0 ;
  wire \trunc_ln2_reg_2160[14]_i_5_n_0 ;
  wire \trunc_ln2_reg_2160[14]_i_6_n_0 ;
  wire \trunc_ln2_reg_2160[14]_i_7_n_0 ;
  wire \trunc_ln2_reg_2160[14]_i_8_n_0 ;
  wire \trunc_ln2_reg_2160[14]_i_9_n_0 ;
  wire \trunc_ln2_reg_2160[18]_i_10_n_0 ;
  wire \trunc_ln2_reg_2160[18]_i_11_n_0 ;
  wire \trunc_ln2_reg_2160[18]_i_12_n_0 ;
  wire \trunc_ln2_reg_2160[18]_i_13_n_0 ;
  wire \trunc_ln2_reg_2160[18]_i_14_n_0 ;
  wire \trunc_ln2_reg_2160[18]_i_3_n_0 ;
  wire \trunc_ln2_reg_2160[18]_i_4_n_0 ;
  wire \trunc_ln2_reg_2160[18]_i_5_n_0 ;
  wire \trunc_ln2_reg_2160[18]_i_6_n_0 ;
  wire \trunc_ln2_reg_2160[18]_i_7_n_0 ;
  wire \trunc_ln2_reg_2160[18]_i_8_n_0 ;
  wire \trunc_ln2_reg_2160[18]_i_9_n_0 ;
  wire \trunc_ln2_reg_2160[22]_i_10_n_0 ;
  wire \trunc_ln2_reg_2160[22]_i_11_n_0 ;
  wire \trunc_ln2_reg_2160[22]_i_12_n_0 ;
  wire \trunc_ln2_reg_2160[22]_i_13_n_0 ;
  wire \trunc_ln2_reg_2160[22]_i_14_n_0 ;
  wire \trunc_ln2_reg_2160[22]_i_3_n_0 ;
  wire \trunc_ln2_reg_2160[22]_i_4_n_0 ;
  wire \trunc_ln2_reg_2160[22]_i_5_n_0 ;
  wire \trunc_ln2_reg_2160[22]_i_6_n_0 ;
  wire \trunc_ln2_reg_2160[22]_i_7_n_0 ;
  wire \trunc_ln2_reg_2160[22]_i_8_n_0 ;
  wire \trunc_ln2_reg_2160[22]_i_9_n_0 ;
  wire \trunc_ln2_reg_2160[26]_i_10_n_0 ;
  wire \trunc_ln2_reg_2160[26]_i_11_n_0 ;
  wire \trunc_ln2_reg_2160[26]_i_12_n_0 ;
  wire \trunc_ln2_reg_2160[26]_i_13_n_0 ;
  wire \trunc_ln2_reg_2160[26]_i_14_n_0 ;
  wire \trunc_ln2_reg_2160[26]_i_3_n_0 ;
  wire \trunc_ln2_reg_2160[26]_i_4_n_0 ;
  wire \trunc_ln2_reg_2160[26]_i_5_n_0 ;
  wire \trunc_ln2_reg_2160[26]_i_6_n_0 ;
  wire \trunc_ln2_reg_2160[26]_i_7_n_0 ;
  wire \trunc_ln2_reg_2160[26]_i_8_n_0 ;
  wire \trunc_ln2_reg_2160[26]_i_9_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_10_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_11_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_12_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_13_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_14_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_15_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_16_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_17_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_4_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_5_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_6_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_7_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_8_n_0 ;
  wire \trunc_ln2_reg_2160[29]_i_9_n_0 ;
  wire \trunc_ln2_reg_2160[2]_i_2_n_0 ;
  wire \trunc_ln2_reg_2160[2]_i_3_n_0 ;
  wire \trunc_ln2_reg_2160[2]_i_4_n_0 ;
  wire \trunc_ln2_reg_2160[6]_i_10_n_0 ;
  wire \trunc_ln2_reg_2160[6]_i_11_n_0 ;
  wire \trunc_ln2_reg_2160[6]_i_12_n_0 ;
  wire \trunc_ln2_reg_2160[6]_i_13_n_0 ;
  wire \trunc_ln2_reg_2160[6]_i_3_n_0 ;
  wire \trunc_ln2_reg_2160[6]_i_4_n_0 ;
  wire \trunc_ln2_reg_2160[6]_i_5_n_0 ;
  wire \trunc_ln2_reg_2160[6]_i_6_n_0 ;
  wire \trunc_ln2_reg_2160[6]_i_7_n_0 ;
  wire \trunc_ln2_reg_2160[6]_i_8_n_0 ;
  wire \trunc_ln2_reg_2160[6]_i_9_n_0 ;
  wire \trunc_ln2_reg_2160_reg[10]_i_1_n_0 ;
  wire \trunc_ln2_reg_2160_reg[10]_i_1_n_1 ;
  wire \trunc_ln2_reg_2160_reg[10]_i_1_n_2 ;
  wire \trunc_ln2_reg_2160_reg[10]_i_1_n_3 ;
  wire \trunc_ln2_reg_2160_reg[10]_i_2_n_0 ;
  wire \trunc_ln2_reg_2160_reg[10]_i_2_n_1 ;
  wire \trunc_ln2_reg_2160_reg[10]_i_2_n_2 ;
  wire \trunc_ln2_reg_2160_reg[10]_i_2_n_3 ;
  wire \trunc_ln2_reg_2160_reg[14]_i_1_n_0 ;
  wire \trunc_ln2_reg_2160_reg[14]_i_1_n_1 ;
  wire \trunc_ln2_reg_2160_reg[14]_i_1_n_2 ;
  wire \trunc_ln2_reg_2160_reg[14]_i_1_n_3 ;
  wire \trunc_ln2_reg_2160_reg[14]_i_2_n_0 ;
  wire \trunc_ln2_reg_2160_reg[14]_i_2_n_1 ;
  wire \trunc_ln2_reg_2160_reg[14]_i_2_n_2 ;
  wire \trunc_ln2_reg_2160_reg[14]_i_2_n_3 ;
  wire \trunc_ln2_reg_2160_reg[18]_i_1_n_0 ;
  wire \trunc_ln2_reg_2160_reg[18]_i_1_n_1 ;
  wire \trunc_ln2_reg_2160_reg[18]_i_1_n_2 ;
  wire \trunc_ln2_reg_2160_reg[18]_i_1_n_3 ;
  wire \trunc_ln2_reg_2160_reg[18]_i_2_n_0 ;
  wire \trunc_ln2_reg_2160_reg[18]_i_2_n_1 ;
  wire \trunc_ln2_reg_2160_reg[18]_i_2_n_2 ;
  wire \trunc_ln2_reg_2160_reg[18]_i_2_n_3 ;
  wire \trunc_ln2_reg_2160_reg[22]_i_1_n_0 ;
  wire \trunc_ln2_reg_2160_reg[22]_i_1_n_1 ;
  wire \trunc_ln2_reg_2160_reg[22]_i_1_n_2 ;
  wire \trunc_ln2_reg_2160_reg[22]_i_1_n_3 ;
  wire \trunc_ln2_reg_2160_reg[22]_i_2_n_0 ;
  wire \trunc_ln2_reg_2160_reg[22]_i_2_n_1 ;
  wire \trunc_ln2_reg_2160_reg[22]_i_2_n_2 ;
  wire \trunc_ln2_reg_2160_reg[22]_i_2_n_3 ;
  wire \trunc_ln2_reg_2160_reg[26]_i_1_n_0 ;
  wire \trunc_ln2_reg_2160_reg[26]_i_1_n_1 ;
  wire \trunc_ln2_reg_2160_reg[26]_i_1_n_2 ;
  wire \trunc_ln2_reg_2160_reg[26]_i_1_n_3 ;
  wire \trunc_ln2_reg_2160_reg[26]_i_2_n_0 ;
  wire \trunc_ln2_reg_2160_reg[26]_i_2_n_1 ;
  wire \trunc_ln2_reg_2160_reg[26]_i_2_n_2 ;
  wire \trunc_ln2_reg_2160_reg[26]_i_2_n_3 ;
  wire [29:0]\trunc_ln2_reg_2160_reg[29]_0 ;
  wire \trunc_ln2_reg_2160_reg[29]_i_1_n_2 ;
  wire \trunc_ln2_reg_2160_reg[29]_i_1_n_3 ;
  wire \trunc_ln2_reg_2160_reg[29]_i_2_n_3 ;
  wire \trunc_ln2_reg_2160_reg[29]_i_3_n_0 ;
  wire \trunc_ln2_reg_2160_reg[29]_i_3_n_1 ;
  wire \trunc_ln2_reg_2160_reg[29]_i_3_n_2 ;
  wire \trunc_ln2_reg_2160_reg[29]_i_3_n_3 ;
  wire \trunc_ln2_reg_2160_reg[2]_i_1_n_0 ;
  wire \trunc_ln2_reg_2160_reg[2]_i_1_n_1 ;
  wire \trunc_ln2_reg_2160_reg[2]_i_1_n_2 ;
  wire \trunc_ln2_reg_2160_reg[2]_i_1_n_3 ;
  wire \trunc_ln2_reg_2160_reg[6]_i_1_n_0 ;
  wire \trunc_ln2_reg_2160_reg[6]_i_1_n_1 ;
  wire \trunc_ln2_reg_2160_reg[6]_i_1_n_2 ;
  wire \trunc_ln2_reg_2160_reg[6]_i_1_n_3 ;
  wire \trunc_ln2_reg_2160_reg[6]_i_2_n_0 ;
  wire \trunc_ln2_reg_2160_reg[6]_i_2_n_1 ;
  wire \trunc_ln2_reg_2160_reg[6]_i_2_n_2 ;
  wire \trunc_ln2_reg_2160_reg[6]_i_2_n_3 ;
  wire [29:0]trunc_ln58_1_reg_2165;
  wire \trunc_ln58_1_reg_2165[10]_i_10_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_11_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_12_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_13_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_14_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_16_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_17_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_18_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_19_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_20_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_3_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_4_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_5_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_6_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_7_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_8_n_0 ;
  wire \trunc_ln58_1_reg_2165[10]_i_9_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_10_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_11_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_12_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_13_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_14_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_16_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_17_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_18_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_19_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_3_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_4_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_5_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_6_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_7_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_8_n_0 ;
  wire \trunc_ln58_1_reg_2165[14]_i_9_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_10_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_11_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_12_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_13_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_14_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_16_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_17_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_18_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_19_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_3_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_4_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_5_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_6_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_7_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_8_n_0 ;
  wire \trunc_ln58_1_reg_2165[18]_i_9_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_10_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_11_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_12_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_13_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_14_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_16_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_17_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_18_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_19_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_3_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_4_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_5_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_6_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_7_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_8_n_0 ;
  wire \trunc_ln58_1_reg_2165[22]_i_9_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_10_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_11_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_12_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_13_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_14_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_16_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_17_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_18_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_19_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_3_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_4_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_5_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_6_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_7_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_8_n_0 ;
  wire \trunc_ln58_1_reg_2165[26]_i_9_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_10_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_11_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_12_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_13_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_14_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_15_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_16_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_17_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_21_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_22_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_23_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_24_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_25_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_26_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_27_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_28_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_29_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_4_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_5_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_6_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_7_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_8_n_0 ;
  wire \trunc_ln58_1_reg_2165[29]_i_9_n_0 ;
  wire \trunc_ln58_1_reg_2165[2]_i_2_n_0 ;
  wire \trunc_ln58_1_reg_2165[2]_i_3_n_0 ;
  wire \trunc_ln58_1_reg_2165[2]_i_4_n_0 ;
  wire \trunc_ln58_1_reg_2165[6]_i_10_n_0 ;
  wire \trunc_ln58_1_reg_2165[6]_i_11_n_0 ;
  wire \trunc_ln58_1_reg_2165[6]_i_12_n_0 ;
  wire \trunc_ln58_1_reg_2165[6]_i_13_n_0 ;
  wire \trunc_ln58_1_reg_2165[6]_i_3_n_0 ;
  wire \trunc_ln58_1_reg_2165[6]_i_4_n_0 ;
  wire \trunc_ln58_1_reg_2165[6]_i_5_n_0 ;
  wire \trunc_ln58_1_reg_2165[6]_i_6_n_0 ;
  wire \trunc_ln58_1_reg_2165[6]_i_7_n_0 ;
  wire \trunc_ln58_1_reg_2165[6]_i_8_n_0 ;
  wire \trunc_ln58_1_reg_2165[6]_i_9_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_15_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_15_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_15_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_15_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_15_n_4 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_15_n_5 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_15_n_6 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_15_n_7 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_1_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_1_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_1_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_1_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_2_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_2_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_2_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[10]_i_2_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_15_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_15_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_15_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_15_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_15_n_4 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_15_n_5 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_15_n_6 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_15_n_7 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_1_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_1_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_1_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_1_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_2_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_2_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_2_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[14]_i_2_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_15_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_15_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_15_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_15_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_15_n_4 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_15_n_5 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_15_n_6 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_15_n_7 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_1_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_1_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_1_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_1_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_2_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_2_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_2_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[18]_i_2_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_15_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_15_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_15_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_15_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_15_n_4 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_15_n_5 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_15_n_6 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_15_n_7 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_1_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_1_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_1_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_1_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_2_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_2_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_2_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[22]_i_2_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_15_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_15_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_15_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_15_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_15_n_4 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_15_n_5 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_15_n_6 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_15_n_7 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_1_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_1_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_1_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_1_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_2_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_2_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_2_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[26]_i_2_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_18_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_18_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_18_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_18_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_18_n_4 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_18_n_5 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_18_n_6 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_18_n_7 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_19_n_7 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_1_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_1_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_20_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_20_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_20_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_20_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_20_n_4 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_20_n_5 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_20_n_6 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_20_n_7 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_2_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_3_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_3_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_3_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[29]_i_3_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[2]_i_1_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[2]_i_1_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[2]_i_1_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[2]_i_1_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[6]_i_1_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[6]_i_1_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[6]_i_1_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[6]_i_1_n_3 ;
  wire \trunc_ln58_1_reg_2165_reg[6]_i_2_n_0 ;
  wire \trunc_ln58_1_reg_2165_reg[6]_i_2_n_1 ;
  wire \trunc_ln58_1_reg_2165_reg[6]_i_2_n_2 ;
  wire \trunc_ln58_1_reg_2165_reg[6]_i_2_n_3 ;
  wire [29:0]trunc_ln58_2_reg_2170;
  wire \trunc_ln58_2_reg_2170[10]_i_10_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_11_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_12_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_13_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_14_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_16_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_17_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_18_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_19_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_20_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_3_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_4_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_5_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_6_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_7_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_8_n_0 ;
  wire \trunc_ln58_2_reg_2170[10]_i_9_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_10_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_11_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_12_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_13_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_14_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_16_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_17_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_18_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_19_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_3_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_4_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_5_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_6_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_7_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_8_n_0 ;
  wire \trunc_ln58_2_reg_2170[14]_i_9_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_10_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_11_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_12_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_13_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_14_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_16_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_17_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_18_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_19_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_3_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_4_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_5_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_6_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_7_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_8_n_0 ;
  wire \trunc_ln58_2_reg_2170[18]_i_9_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_10_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_11_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_12_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_13_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_14_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_16_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_17_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_18_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_19_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_3_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_4_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_5_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_6_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_7_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_8_n_0 ;
  wire \trunc_ln58_2_reg_2170[22]_i_9_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_10_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_11_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_12_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_13_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_14_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_16_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_17_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_18_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_19_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_3_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_4_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_5_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_6_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_7_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_8_n_0 ;
  wire \trunc_ln58_2_reg_2170[26]_i_9_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_10_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_11_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_12_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_13_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_14_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_15_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_16_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_17_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_21_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_22_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_23_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_24_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_25_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_26_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_27_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_28_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_29_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_4_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_5_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_6_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_7_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_8_n_0 ;
  wire \trunc_ln58_2_reg_2170[29]_i_9_n_0 ;
  wire \trunc_ln58_2_reg_2170[2]_i_2_n_0 ;
  wire \trunc_ln58_2_reg_2170[2]_i_3_n_0 ;
  wire \trunc_ln58_2_reg_2170[2]_i_4_n_0 ;
  wire \trunc_ln58_2_reg_2170[6]_i_10_n_0 ;
  wire \trunc_ln58_2_reg_2170[6]_i_11_n_0 ;
  wire \trunc_ln58_2_reg_2170[6]_i_12_n_0 ;
  wire \trunc_ln58_2_reg_2170[6]_i_13_n_0 ;
  wire \trunc_ln58_2_reg_2170[6]_i_3_n_0 ;
  wire \trunc_ln58_2_reg_2170[6]_i_4_n_0 ;
  wire \trunc_ln58_2_reg_2170[6]_i_5_n_0 ;
  wire \trunc_ln58_2_reg_2170[6]_i_6_n_0 ;
  wire \trunc_ln58_2_reg_2170[6]_i_7_n_0 ;
  wire \trunc_ln58_2_reg_2170[6]_i_8_n_0 ;
  wire \trunc_ln58_2_reg_2170[6]_i_9_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_15_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_15_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_15_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_15_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_15_n_4 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_15_n_5 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_15_n_6 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_15_n_7 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_1_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_1_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_1_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_1_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_2_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_2_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_2_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[10]_i_2_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_15_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_15_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_15_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_15_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_15_n_4 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_15_n_5 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_15_n_6 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_15_n_7 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_1_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_1_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_1_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_1_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_2_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_2_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_2_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[14]_i_2_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_15_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_15_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_15_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_15_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_15_n_4 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_15_n_5 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_15_n_6 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_15_n_7 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_1_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_1_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_1_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_1_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_2_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_2_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_2_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[18]_i_2_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_15_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_15_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_15_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_15_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_15_n_4 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_15_n_5 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_15_n_6 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_15_n_7 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_1_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_1_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_1_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_1_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_2_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_2_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_2_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[22]_i_2_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_15_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_15_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_15_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_15_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_15_n_4 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_15_n_5 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_15_n_6 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_15_n_7 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_1_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_1_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_1_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_1_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_2_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_2_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_2_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[26]_i_2_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_18_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_18_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_18_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_18_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_18_n_4 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_18_n_5 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_18_n_6 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_18_n_7 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_19_n_7 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_1_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_1_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_20_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_20_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_20_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_20_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_20_n_4 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_20_n_5 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_20_n_6 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_20_n_7 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_2_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_3_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_3_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_3_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[29]_i_3_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[2]_i_1_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[2]_i_1_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[2]_i_1_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[2]_i_1_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[6]_i_1_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[6]_i_1_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[6]_i_1_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[6]_i_1_n_3 ;
  wire \trunc_ln58_2_reg_2170_reg[6]_i_2_n_0 ;
  wire \trunc_ln58_2_reg_2170_reg[6]_i_2_n_1 ;
  wire \trunc_ln58_2_reg_2170_reg[6]_i_2_n_2 ;
  wire \trunc_ln58_2_reg_2170_reg[6]_i_2_n_3 ;
  wire [29:0]trunc_ln58_3_reg_2175;
  wire \trunc_ln58_3_reg_2175[10]_i_10_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_11_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_12_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_13_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_14_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_16_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_17_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_18_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_19_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_20_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_3_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_4_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_5_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_6_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_7_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_8_n_0 ;
  wire \trunc_ln58_3_reg_2175[10]_i_9_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_10_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_11_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_12_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_13_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_14_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_16_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_17_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_18_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_19_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_3_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_4_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_5_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_6_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_7_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_8_n_0 ;
  wire \trunc_ln58_3_reg_2175[14]_i_9_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_10_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_11_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_12_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_13_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_14_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_16_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_17_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_18_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_19_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_3_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_4_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_5_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_6_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_7_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_8_n_0 ;
  wire \trunc_ln58_3_reg_2175[18]_i_9_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_10_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_11_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_12_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_13_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_14_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_16_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_17_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_18_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_19_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_3_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_4_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_5_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_6_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_7_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_8_n_0 ;
  wire \trunc_ln58_3_reg_2175[22]_i_9_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_10_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_11_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_12_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_13_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_14_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_16_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_17_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_18_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_19_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_3_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_4_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_5_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_6_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_7_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_8_n_0 ;
  wire \trunc_ln58_3_reg_2175[26]_i_9_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_10_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_11_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_12_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_13_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_14_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_15_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_16_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_17_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_21_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_22_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_23_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_24_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_25_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_26_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_27_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_28_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_29_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_4_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_5_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_6_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_7_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_8_n_0 ;
  wire \trunc_ln58_3_reg_2175[29]_i_9_n_0 ;
  wire \trunc_ln58_3_reg_2175[2]_i_2_n_0 ;
  wire \trunc_ln58_3_reg_2175[2]_i_3_n_0 ;
  wire \trunc_ln58_3_reg_2175[2]_i_4_n_0 ;
  wire \trunc_ln58_3_reg_2175[6]_i_10_n_0 ;
  wire \trunc_ln58_3_reg_2175[6]_i_11_n_0 ;
  wire \trunc_ln58_3_reg_2175[6]_i_12_n_0 ;
  wire \trunc_ln58_3_reg_2175[6]_i_13_n_0 ;
  wire \trunc_ln58_3_reg_2175[6]_i_14_n_0 ;
  wire \trunc_ln58_3_reg_2175[6]_i_3_n_0 ;
  wire \trunc_ln58_3_reg_2175[6]_i_4_n_0 ;
  wire \trunc_ln58_3_reg_2175[6]_i_5_n_0 ;
  wire \trunc_ln58_3_reg_2175[6]_i_6_n_0 ;
  wire \trunc_ln58_3_reg_2175[6]_i_7_n_0 ;
  wire \trunc_ln58_3_reg_2175[6]_i_8_n_0 ;
  wire \trunc_ln58_3_reg_2175[6]_i_9_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_15_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_15_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_15_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_15_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_15_n_4 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_15_n_5 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_15_n_6 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_15_n_7 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_1_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_1_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_1_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_1_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_2_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_2_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_2_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[10]_i_2_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_15_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_15_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_15_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_15_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_15_n_4 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_15_n_5 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_15_n_6 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_15_n_7 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_1_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_1_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_1_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_1_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_2_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_2_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_2_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[14]_i_2_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_15_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_15_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_15_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_15_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_15_n_4 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_15_n_5 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_15_n_6 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_15_n_7 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_1_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_1_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_1_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_1_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_2_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_2_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_2_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[18]_i_2_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_15_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_15_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_15_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_15_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_15_n_4 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_15_n_5 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_15_n_6 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_15_n_7 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_1_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_1_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_1_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_1_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_2_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_2_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_2_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[22]_i_2_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_15_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_15_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_15_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_15_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_15_n_4 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_15_n_5 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_15_n_6 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_15_n_7 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_1_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_1_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_1_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_1_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_2_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_2_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_2_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[26]_i_2_n_3 ;
  wire [30:0]\trunc_ln58_3_reg_2175_reg[29]_0 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_18_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_18_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_18_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_18_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_18_n_4 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_18_n_5 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_18_n_6 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_18_n_7 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_19_n_7 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_1_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_1_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_20_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_20_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_20_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_20_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_20_n_4 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_20_n_5 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_20_n_6 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_20_n_7 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_2_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_3_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_3_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_3_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[29]_i_3_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[2]_i_1_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[2]_i_1_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[2]_i_1_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[2]_i_1_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[6]_i_1_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[6]_i_1_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[6]_i_1_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[6]_i_1_n_3 ;
  wire \trunc_ln58_3_reg_2175_reg[6]_i_2_n_0 ;
  wire \trunc_ln58_3_reg_2175_reg[6]_i_2_n_1 ;
  wire \trunc_ln58_3_reg_2175_reg[6]_i_2_n_2 ;
  wire \trunc_ln58_3_reg_2175_reg[6]_i_2_n_3 ;
  wire [29:0]trunc_ln_reg_2111;
  wire \trunc_ln_reg_2111[10]_i_10_n_0 ;
  wire \trunc_ln_reg_2111[10]_i_11_n_0 ;
  wire \trunc_ln_reg_2111[10]_i_12_n_0 ;
  wire \trunc_ln_reg_2111[10]_i_13_n_0 ;
  wire \trunc_ln_reg_2111[10]_i_14_n_0 ;
  wire \trunc_ln_reg_2111[10]_i_3_n_0 ;
  wire \trunc_ln_reg_2111[10]_i_4_n_0 ;
  wire \trunc_ln_reg_2111[10]_i_5_n_0 ;
  wire \trunc_ln_reg_2111[10]_i_6_n_0 ;
  wire \trunc_ln_reg_2111[10]_i_7_n_0 ;
  wire \trunc_ln_reg_2111[10]_i_8_n_0 ;
  wire \trunc_ln_reg_2111[10]_i_9_n_0 ;
  wire \trunc_ln_reg_2111[14]_i_10_n_0 ;
  wire \trunc_ln_reg_2111[14]_i_11_n_0 ;
  wire \trunc_ln_reg_2111[14]_i_12_n_0 ;
  wire \trunc_ln_reg_2111[14]_i_13_n_0 ;
  wire \trunc_ln_reg_2111[14]_i_14_n_0 ;
  wire \trunc_ln_reg_2111[14]_i_3_n_0 ;
  wire \trunc_ln_reg_2111[14]_i_4_n_0 ;
  wire \trunc_ln_reg_2111[14]_i_5_n_0 ;
  wire \trunc_ln_reg_2111[14]_i_6_n_0 ;
  wire \trunc_ln_reg_2111[14]_i_7_n_0 ;
  wire \trunc_ln_reg_2111[14]_i_8_n_0 ;
  wire \trunc_ln_reg_2111[14]_i_9_n_0 ;
  wire \trunc_ln_reg_2111[18]_i_10_n_0 ;
  wire \trunc_ln_reg_2111[18]_i_11_n_0 ;
  wire \trunc_ln_reg_2111[18]_i_12_n_0 ;
  wire \trunc_ln_reg_2111[18]_i_13_n_0 ;
  wire \trunc_ln_reg_2111[18]_i_14_n_0 ;
  wire \trunc_ln_reg_2111[18]_i_3_n_0 ;
  wire \trunc_ln_reg_2111[18]_i_4_n_0 ;
  wire \trunc_ln_reg_2111[18]_i_5_n_0 ;
  wire \trunc_ln_reg_2111[18]_i_6_n_0 ;
  wire \trunc_ln_reg_2111[18]_i_7_n_0 ;
  wire \trunc_ln_reg_2111[18]_i_8_n_0 ;
  wire \trunc_ln_reg_2111[18]_i_9_n_0 ;
  wire \trunc_ln_reg_2111[22]_i_10_n_0 ;
  wire \trunc_ln_reg_2111[22]_i_11_n_0 ;
  wire \trunc_ln_reg_2111[22]_i_3_n_0 ;
  wire \trunc_ln_reg_2111[22]_i_4_n_0 ;
  wire \trunc_ln_reg_2111[22]_i_5_n_0 ;
  wire \trunc_ln_reg_2111[22]_i_6_n_0 ;
  wire \trunc_ln_reg_2111[22]_i_7_n_0 ;
  wire \trunc_ln_reg_2111[22]_i_8_n_0 ;
  wire \trunc_ln_reg_2111[22]_i_9_n_0 ;
  wire \trunc_ln_reg_2111[26]_i_10_n_0 ;
  wire \trunc_ln_reg_2111[26]_i_3_n_0 ;
  wire \trunc_ln_reg_2111[26]_i_4_n_0 ;
  wire \trunc_ln_reg_2111[26]_i_5_n_0 ;
  wire \trunc_ln_reg_2111[26]_i_6_n_0 ;
  wire \trunc_ln_reg_2111[26]_i_7_n_0 ;
  wire \trunc_ln_reg_2111[26]_i_8_n_0 ;
  wire \trunc_ln_reg_2111[26]_i_9_n_0 ;
  wire \trunc_ln_reg_2111[29]_i_10_n_0 ;
  wire \trunc_ln_reg_2111[29]_i_11_n_0 ;
  wire \trunc_ln_reg_2111[29]_i_12_n_0 ;
  wire \trunc_ln_reg_2111[29]_i_13_n_0 ;
  wire \trunc_ln_reg_2111[29]_i_15_n_0 ;
  wire \trunc_ln_reg_2111[29]_i_7_n_0 ;
  wire \trunc_ln_reg_2111[29]_i_8_n_0 ;
  wire \trunc_ln_reg_2111[29]_i_9_n_0 ;
  wire \trunc_ln_reg_2111[2]_i_2_n_0 ;
  wire \trunc_ln_reg_2111[2]_i_3_n_0 ;
  wire \trunc_ln_reg_2111[2]_i_4_n_0 ;
  wire \trunc_ln_reg_2111[6]_i_10_n_0 ;
  wire \trunc_ln_reg_2111[6]_i_11_n_0 ;
  wire \trunc_ln_reg_2111[6]_i_12_n_0 ;
  wire \trunc_ln_reg_2111[6]_i_13_n_0 ;
  wire \trunc_ln_reg_2111[6]_i_14_n_0 ;
  wire \trunc_ln_reg_2111[6]_i_3_n_0 ;
  wire \trunc_ln_reg_2111[6]_i_4_n_0 ;
  wire \trunc_ln_reg_2111[6]_i_5_n_0 ;
  wire \trunc_ln_reg_2111[6]_i_6_n_0 ;
  wire \trunc_ln_reg_2111[6]_i_7_n_0 ;
  wire \trunc_ln_reg_2111[6]_i_8_n_0 ;
  wire \trunc_ln_reg_2111[6]_i_9_n_0 ;
  wire \trunc_ln_reg_2111_reg[10]_i_1_n_0 ;
  wire \trunc_ln_reg_2111_reg[10]_i_1_n_1 ;
  wire \trunc_ln_reg_2111_reg[10]_i_1_n_2 ;
  wire \trunc_ln_reg_2111_reg[10]_i_1_n_3 ;
  wire \trunc_ln_reg_2111_reg[10]_i_2_n_0 ;
  wire \trunc_ln_reg_2111_reg[10]_i_2_n_1 ;
  wire \trunc_ln_reg_2111_reg[10]_i_2_n_2 ;
  wire \trunc_ln_reg_2111_reg[10]_i_2_n_3 ;
  wire \trunc_ln_reg_2111_reg[14]_i_1_n_0 ;
  wire \trunc_ln_reg_2111_reg[14]_i_1_n_1 ;
  wire \trunc_ln_reg_2111_reg[14]_i_1_n_2 ;
  wire \trunc_ln_reg_2111_reg[14]_i_1_n_3 ;
  wire \trunc_ln_reg_2111_reg[14]_i_2_n_0 ;
  wire \trunc_ln_reg_2111_reg[14]_i_2_n_1 ;
  wire \trunc_ln_reg_2111_reg[14]_i_2_n_2 ;
  wire \trunc_ln_reg_2111_reg[14]_i_2_n_3 ;
  wire \trunc_ln_reg_2111_reg[18]_i_1_n_0 ;
  wire \trunc_ln_reg_2111_reg[18]_i_1_n_1 ;
  wire \trunc_ln_reg_2111_reg[18]_i_1_n_2 ;
  wire \trunc_ln_reg_2111_reg[18]_i_1_n_3 ;
  wire \trunc_ln_reg_2111_reg[18]_i_2_n_0 ;
  wire \trunc_ln_reg_2111_reg[18]_i_2_n_1 ;
  wire \trunc_ln_reg_2111_reg[18]_i_2_n_2 ;
  wire \trunc_ln_reg_2111_reg[18]_i_2_n_3 ;
  wire \trunc_ln_reg_2111_reg[22]_i_1_n_0 ;
  wire \trunc_ln_reg_2111_reg[22]_i_1_n_1 ;
  wire \trunc_ln_reg_2111_reg[22]_i_1_n_2 ;
  wire \trunc_ln_reg_2111_reg[22]_i_1_n_3 ;
  wire \trunc_ln_reg_2111_reg[22]_i_2_n_0 ;
  wire \trunc_ln_reg_2111_reg[22]_i_2_n_1 ;
  wire \trunc_ln_reg_2111_reg[22]_i_2_n_2 ;
  wire \trunc_ln_reg_2111_reg[22]_i_2_n_3 ;
  wire \trunc_ln_reg_2111_reg[26]_i_1_n_0 ;
  wire \trunc_ln_reg_2111_reg[26]_i_1_n_1 ;
  wire \trunc_ln_reg_2111_reg[26]_i_1_n_2 ;
  wire \trunc_ln_reg_2111_reg[26]_i_1_n_3 ;
  wire \trunc_ln_reg_2111_reg[26]_i_2_n_0 ;
  wire \trunc_ln_reg_2111_reg[26]_i_2_n_1 ;
  wire \trunc_ln_reg_2111_reg[26]_i_2_n_2 ;
  wire \trunc_ln_reg_2111_reg[26]_i_2_n_3 ;
  wire \trunc_ln_reg_2111_reg[29]_i_2_n_2 ;
  wire \trunc_ln_reg_2111_reg[29]_i_2_n_3 ;
  wire \trunc_ln_reg_2111_reg[29]_i_6_n_0 ;
  wire \trunc_ln_reg_2111_reg[29]_i_6_n_1 ;
  wire \trunc_ln_reg_2111_reg[29]_i_6_n_2 ;
  wire \trunc_ln_reg_2111_reg[29]_i_6_n_3 ;
  wire \trunc_ln_reg_2111_reg[2]_i_1_n_0 ;
  wire \trunc_ln_reg_2111_reg[2]_i_1_n_1 ;
  wire \trunc_ln_reg_2111_reg[2]_i_1_n_2 ;
  wire \trunc_ln_reg_2111_reg[2]_i_1_n_3 ;
  wire \trunc_ln_reg_2111_reg[6]_i_1_n_0 ;
  wire \trunc_ln_reg_2111_reg[6]_i_1_n_1 ;
  wire \trunc_ln_reg_2111_reg[6]_i_1_n_2 ;
  wire \trunc_ln_reg_2111_reg[6]_i_1_n_3 ;
  wire \trunc_ln_reg_2111_reg[6]_i_2_n_0 ;
  wire \trunc_ln_reg_2111_reg[6]_i_2_n_1 ;
  wire \trunc_ln_reg_2111_reg[6]_i_2_n_2 ;
  wire \trunc_ln_reg_2111_reg[6]_i_2_n_3 ;
  wire [31:0]value_a_2_reg_2300;
  wire [31:0]value_a_4_reg_2331;
  wire [31:0]value_a_6_reg_2351;
  wire value_a_8_reg_421;
  wire \value_a_8_reg_421_reg_n_0_[0] ;
  wire \value_a_8_reg_421_reg_n_0_[10] ;
  wire \value_a_8_reg_421_reg_n_0_[11] ;
  wire \value_a_8_reg_421_reg_n_0_[12] ;
  wire \value_a_8_reg_421_reg_n_0_[13] ;
  wire \value_a_8_reg_421_reg_n_0_[14] ;
  wire \value_a_8_reg_421_reg_n_0_[15] ;
  wire \value_a_8_reg_421_reg_n_0_[16] ;
  wire \value_a_8_reg_421_reg_n_0_[17] ;
  wire \value_a_8_reg_421_reg_n_0_[18] ;
  wire \value_a_8_reg_421_reg_n_0_[19] ;
  wire \value_a_8_reg_421_reg_n_0_[1] ;
  wire \value_a_8_reg_421_reg_n_0_[20] ;
  wire \value_a_8_reg_421_reg_n_0_[21] ;
  wire \value_a_8_reg_421_reg_n_0_[22] ;
  wire \value_a_8_reg_421_reg_n_0_[23] ;
  wire \value_a_8_reg_421_reg_n_0_[24] ;
  wire \value_a_8_reg_421_reg_n_0_[25] ;
  wire \value_a_8_reg_421_reg_n_0_[26] ;
  wire \value_a_8_reg_421_reg_n_0_[27] ;
  wire \value_a_8_reg_421_reg_n_0_[28] ;
  wire \value_a_8_reg_421_reg_n_0_[29] ;
  wire \value_a_8_reg_421_reg_n_0_[2] ;
  wire \value_a_8_reg_421_reg_n_0_[30] ;
  wire \value_a_8_reg_421_reg_n_0_[31] ;
  wire \value_a_8_reg_421_reg_n_0_[3] ;
  wire \value_a_8_reg_421_reg_n_0_[4] ;
  wire \value_a_8_reg_421_reg_n_0_[5] ;
  wire \value_a_8_reg_421_reg_n_0_[6] ;
  wire \value_a_8_reg_421_reg_n_0_[7] ;
  wire \value_a_8_reg_421_reg_n_0_[8] ;
  wire \value_a_8_reg_421_reg_n_0_[9] ;
  wire [31:0]value_a_9_reg_406;
  wire [31:0]value_a_reg_2273;
  wire [31:0]value_b_10_reg_451;
  wire [31:0]value_b_2_reg_2336;
  wire [31:0]value_b_4_reg_2356;
  wire [31:0]value_b_6_reg_2361;
  wire [31:0]value_b_8_reg_496;
  wire [31:0]value_b_9_reg_481;
  wire [31:0]value_b_reg_2305;
  wire [15:2]zext_ln140_cast_reg_1995_reg;
  wire [13:0]\zext_ln140_cast_reg_1995_reg[15]_0 ;
  wire [1:1]zext_ln18_cast_reg_2000_reg;
  wire \zext_ln18_cast_reg_2000_reg[0]_0 ;
  wire [14:0]\zext_ln18_cast_reg_2000_reg[15]_0 ;
  wire [15:0]\zext_ln18_cast_reg_2000_reg[15]_1 ;
  wire [0:0]\zext_ln18_cast_reg_2000_reg[1]_0 ;
  wire NLW_mul_ln50_reg_2116_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln50_reg_2116_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln50_reg_2116_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln50_reg_2116_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln50_reg_2116_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln50_reg_2116_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln50_reg_2116_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln50_reg_2116_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln50_reg_2116_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln50_reg_2116_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln50_reg_2116_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln53_1_reg_2129_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln53_1_reg_2129_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln53_1_reg_2129_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln53_1_reg_2129_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln53_1_reg_2129_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln53_1_reg_2129_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln53_1_reg_2129_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln53_1_reg_2129_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln53_1_reg_2129_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln53_1_reg_2129_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln53_1_reg_2129_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln53_2_reg_2134_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln53_2_reg_2134_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln53_2_reg_2134_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln53_2_reg_2134_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln53_2_reg_2134_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln53_2_reg_2134_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln53_2_reg_2134_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln53_2_reg_2134_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln53_2_reg_2134_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln53_2_reg_2134_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln53_2_reg_2134_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln53_reg_2124_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln53_reg_2124_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln53_reg_2124_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln53_reg_2124_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln53_reg_2124_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln53_reg_2124_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln53_reg_2124_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln53_reg_2124_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln53_reg_2124_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln53_reg_2124_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln53_reg_2124_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_phi_mul_fu_218_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_phi_mul_fu_218_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_0_0_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_0_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_0_2_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_0_3_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_1_0_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_1_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_1_2_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_1_3_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_2_0_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_2_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_2_2_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_2_3_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_3_0_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_3_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_3_2_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_shell_top_sa_pe_ba_3_3_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln25_1_reg_2145_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln25_1_reg_2145_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln25_1_reg_2145_reg[29]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln25_1_reg_2145_reg[29]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln25_1_reg_2145_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln25_2_reg_2186_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln25_2_reg_2186_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln25_2_reg_2186_reg[29]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln25_2_reg_2186_reg[29]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln25_2_reg_2186_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln25_3_reg_2191_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln25_3_reg_2191_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln25_3_reg_2191_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln25_3_reg_2191_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln25_3_reg_2191_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln2_reg_2160_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln2_reg_2160_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln2_reg_2160_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln2_reg_2160_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln2_reg_2160_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln58_1_reg_2165_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln58_1_reg_2165_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln58_1_reg_2165_reg[29]_i_19_CO_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln58_1_reg_2165_reg[29]_i_19_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln58_1_reg_2165_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln58_1_reg_2165_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln58_1_reg_2165_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln58_2_reg_2170_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln58_2_reg_2170_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln58_2_reg_2170_reg[29]_i_19_CO_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln58_2_reg_2170_reg[29]_i_19_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln58_2_reg_2170_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln58_2_reg_2170_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln58_2_reg_2170_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln58_3_reg_2175_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln58_3_reg_2175_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln58_3_reg_2175_reg[29]_i_19_CO_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln58_3_reg_2175_reg[29]_i_19_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln58_3_reg_2175_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln58_3_reg_2175_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln58_3_reg_2175_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln_reg_2111_reg[29]_i_14_CO_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln_reg_2111_reg[29]_i_14_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln_reg_2111_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln_reg_2111_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln_reg_2111_reg[2]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln25_12_reg_2155[7]_i_11 
       (.I0(\zext_ln18_cast_reg_2000_reg[15]_0 [0]),
        .O(\zext_ln18_cast_reg_2000_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln25_12_reg_2155[7]_i_15 
       (.I0(zext_ln18_cast_reg_2000_reg),
        .O(\zext_ln18_cast_reg_2000_reg[1]_0 ));
  FDRE \add_ln25_12_reg_2155_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [0]),
        .Q(add_ln25_12_reg_2155[0]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [10]),
        .Q(add_ln25_12_reg_2155[10]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [11]),
        .Q(add_ln25_12_reg_2155[11]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [12]),
        .Q(add_ln25_12_reg_2155[12]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [13]),
        .Q(add_ln25_12_reg_2155[13]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [14]),
        .Q(add_ln25_12_reg_2155[14]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [15]),
        .Q(add_ln25_12_reg_2155[15]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [16]),
        .Q(add_ln25_12_reg_2155[16]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [17]),
        .Q(add_ln25_12_reg_2155[17]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [18]),
        .Q(add_ln25_12_reg_2155[18]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [19]),
        .Q(add_ln25_12_reg_2155[19]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [1]),
        .Q(add_ln25_12_reg_2155[1]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [2]),
        .Q(add_ln25_12_reg_2155[2]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [3]),
        .Q(add_ln25_12_reg_2155[3]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [4]),
        .Q(add_ln25_12_reg_2155[4]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [5]),
        .Q(add_ln25_12_reg_2155[5]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [6]),
        .Q(add_ln25_12_reg_2155[6]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [7]),
        .Q(add_ln25_12_reg_2155[7]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [8]),
        .Q(add_ln25_12_reg_2155[8]),
        .R(1'b0));
  FDRE \add_ln25_12_reg_2155_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_12_reg_2155_reg[19]_0 [9]),
        .Q(add_ln25_12_reg_2155[9]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(A[0]),
        .Q(add_ln25_7_reg_2150[0]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [9]),
        .Q(add_ln25_7_reg_2150[10]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [10]),
        .Q(add_ln25_7_reg_2150[11]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [11]),
        .Q(add_ln25_7_reg_2150[12]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [12]),
        .Q(add_ln25_7_reg_2150[13]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [13]),
        .Q(add_ln25_7_reg_2150[14]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [14]),
        .Q(add_ln25_7_reg_2150[15]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [15]),
        .Q(add_ln25_7_reg_2150[16]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [16]),
        .Q(add_ln25_7_reg_2150[17]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [17]),
        .Q(add_ln25_7_reg_2150[18]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [0]),
        .Q(add_ln25_7_reg_2150[1]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [1]),
        .Q(add_ln25_7_reg_2150[2]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [2]),
        .Q(add_ln25_7_reg_2150[3]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [3]),
        .Q(add_ln25_7_reg_2150[4]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [4]),
        .Q(add_ln25_7_reg_2150[5]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [5]),
        .Q(add_ln25_7_reg_2150[6]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [6]),
        .Q(add_ln25_7_reg_2150[7]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [7]),
        .Q(add_ln25_7_reg_2150[8]),
        .R(1'b0));
  FDRE \add_ln25_7_reg_2150_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(\add_ln25_7_reg_2150_reg[18]_0 [8]),
        .Q(add_ln25_7_reg_2150[9]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[0]),
        .Q(add_ln25_reg_2034[0]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[10]),
        .Q(add_ln25_reg_2034[10]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[11]),
        .Q(add_ln25_reg_2034[11]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[12]),
        .Q(add_ln25_reg_2034[12]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[13]),
        .Q(add_ln25_reg_2034[13]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[14]),
        .Q(add_ln25_reg_2034[14]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[15]),
        .Q(add_ln25_reg_2034[15]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[16] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[16]),
        .Q(add_ln25_reg_2034[16]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[1]),
        .Q(add_ln25_reg_2034[1]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[2]),
        .Q(add_ln25_reg_2034[2]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[3]),
        .Q(add_ln25_reg_2034[3]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[4]),
        .Q(add_ln25_reg_2034[4]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[5]),
        .Q(add_ln25_reg_2034[5]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[6]),
        .Q(add_ln25_reg_2034[6]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[7]),
        .Q(add_ln25_reg_2034[7]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[8]),
        .Q(add_ln25_reg_2034[8]),
        .R(1'b0));
  FDRE \add_ln25_reg_2034_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(A[9]),
        .Q(add_ln25_reg_2034[9]),
        .R(1'b0));
  FDRE \and_ln17_reg_2030_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln17_reg_2030),
        .Q(and_ln17_reg_2030_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln17_reg_2030_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln17_reg_2030_pp0_iter1_reg),
        .Q(and_ln17_reg_2030_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln17_reg_2030_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln17_fu_612_p2),
        .Q(and_ln17_reg_2030),
        .R(1'b0));
  FDRE \and_ln20_1_reg_2051_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln53_1_reg_2094),
        .Q(and_ln53_1_reg_2094_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln20_1_reg_2051_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln53_1_reg_2094_pp0_iter1_reg),
        .Q(and_ln53_1_reg_2094_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln20_1_reg_2051_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln53_1_reg_2094_pp0_iter2_reg),
        .Q(and_ln53_1_reg_2094_pp0_iter3_reg),
        .R(1'b0));
  FDRE \and_ln20_1_reg_2051_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln20_1_fu_698_p2),
        .Q(and_ln53_1_reg_2094),
        .R(1'b0));
  FDRE \and_ln20_2_reg_2059_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln53_2_reg_2107),
        .Q(and_ln53_2_reg_2107_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln20_2_reg_2059_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln53_2_reg_2107_pp0_iter1_reg),
        .Q(and_ln53_2_reg_2107_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln20_2_reg_2059_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln53_2_reg_2107_pp0_iter2_reg),
        .Q(and_ln53_2_reg_2107_pp0_iter3_reg),
        .R(1'b0));
  FDRE \and_ln20_2_reg_2059_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln20_2_fu_738_p2),
        .Q(and_ln53_2_reg_2107),
        .R(1'b0));
  FDRE \and_ln20_reg_2043_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln53_reg_2081),
        .Q(and_ln53_reg_2081_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln20_reg_2043_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln53_reg_2081_pp0_iter1_reg),
        .Q(and_ln53_reg_2081_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln20_reg_2043_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln20_fu_658_p2),
        .Q(and_ln53_reg_2081),
        .R(1'b0));
  FDRE \and_ln53_reg_2081_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(and_ln53_reg_2081_pp0_iter2_reg),
        .Q(and_ln53_reg_2081_pp0_iter3_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_NS_fsm1),
        .I2(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_CS_fsm[0]_rep_i_1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_NS_fsm1),
        .I2(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(\ap_CS_fsm[0]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_CS_fsm[0]_rep_i_1__0 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_NS_fsm1),
        .I2(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(\ap_CS_fsm[0]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_CS_fsm[0]_rep_i_1__1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_NS_fsm1),
        .I2(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(\ap_CS_fsm[0]_rep_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_CS_fsm[0]_rep_i_1__2 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_NS_fsm1),
        .I2(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(\ap_CS_fsm[0]_rep_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(\ap_CS_fsm_reg[0]_rep__1_n_0 ),
        .I2(\ap_CS_fsm[1]_i_3_n_0 ),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFFFFBF00)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(icmp_ln143_reg_2022),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(\ap_CS_fsm[1]_i_4_n_0 ),
        .I4(\ap_CS_fsm[1]_i_5_n_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF040404CC)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(aw_RVALID),
        .I1(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .I2(mul_32s_32s_32_2_1_U4_n_7),
        .I3(bi_RVALID),
        .I4(mul_32s_32s_32_2_1_U4_n_6),
        .I5(\in_b_reg_436[31]_i_4_n_0 ),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\t_2_reg_2014_reg[4]_0 ),
        .I4(\ap_CS_fsm[1]_i_6_n_0 ),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(mul_32s_32s_32_2_1_U4_n_10),
        .I1(mul_32s_32s_32_2_1_U4_n_9),
        .I2(mul_32s_32s_32_2_1_U4_n_8),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .I4(icmp_ln143_reg_2022_pp0_iter2_reg),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[1]_rep_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(\ap_CS_fsm_reg[0]_rep__1_n_0 ),
        .I2(\ap_CS_fsm[1]_i_3_n_0 ),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm[1]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[1]_rep_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(\ap_CS_fsm_reg[0]_rep__1_n_0 ),
        .I2(\ap_CS_fsm[1]_i_3_n_0 ),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm[1]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_block_pp0_stage2_11001),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(mul_ln50_reg_21160),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEEEEE)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_0 ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_76),
        .I2(aw_ARREADY),
        .I3(and_ln17_reg_2030),
        .I4(flow_control_loop_pipe_sequential_init_U_n_73),
        .I5(flow_control_loop_pipe_sequential_init_U_n_75),
        .O(ap_block_pp0_stage2_11001));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(bi_RVALID),
        .I1(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .I2(icmp_ln50_3_reg_2098_pp0_iter3_reg),
        .I3(and_ln53_2_reg_2107_pp0_iter3_reg),
        .I4(icmp_ln143_reg_2022_pp0_iter3_reg),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \ap_CS_fsm[2]_rep_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_block_pp0_stage2_11001),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(mul_ln50_reg_21160),
        .O(\ap_CS_fsm[2]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \ap_CS_fsm[2]_rep_i_1__0 
       (.I0(ap_NS_fsm1),
        .I1(ap_block_pp0_stage2_11001),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(mul_ln50_reg_21160),
        .O(\ap_CS_fsm[2]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_done_reg2),
        .I2(ap_block_pp0_stage3_11001),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln143_reg_2022_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hFFC8C8C8C8C8C8C8)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_74),
        .I1(flow_control_loop_pipe_sequential_init_U_n_73),
        .I2(flow_control_loop_pipe_sequential_init_U_n_72),
        .I3(flow_control_loop_pipe_sequential_init_U_n_71),
        .I4(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I5(icmp_ln143_reg_2022_pp0_iter2_reg),
        .O(ap_block_pp0_stage3_11001));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[3]_rep_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_done_reg2),
        .I2(ap_block_pp0_stage3_11001),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm[3]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[3]_rep_i_1__0 
       (.I0(ap_NS_fsm1),
        .I1(ap_done_reg2),
        .I2(ap_block_pp0_stage3_11001),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm[3]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[3]_rep_i_1__1 
       (.I0(ap_NS_fsm1),
        .I1(ap_done_reg2),
        .I2(ap_block_pp0_stage3_11001),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm[3]_rep_i_1__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_rep_i_1_n_0 ),
        .Q(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_rep_i_1__0_n_0 ),
        .Q(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_rep_i_1__1_n_0 ),
        .Q(\ap_CS_fsm_reg[0]_rep__1_n_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[0]" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0]_rep__2 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_rep_i_1__2_n_0 ),
        .Q(\ap_CS_fsm_reg[0]_rep__2_n_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_rep_i_1_n_0 ),
        .Q(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_rep_i_1__0_n_0 ),
        .Q(\ap_CS_fsm_reg[1]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_rep_i_1_n_0 ),
        .Q(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_rep_i_1__0_n_0 ),
        .Q(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_rep_i_1_n_0 ),
        .Q(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_rep_i_1__0_n_0 ),
        .Q(\ap_CS_fsm_reg[3]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_rep_i_1__1_n_0 ),
        .Q(\ap_CS_fsm_reg[3]_rep__1_n_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8080808)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln143_reg_2022),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_rep_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_rep_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_rep_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter3_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter3_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_rep_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_rep_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_rep_i_1_n_0));
  LUT5 #(
    .INIT(32'h008A8080)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(ap_done_reg2),
        .I4(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000022E2)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln143_reg_2022),
        .I4(ap_NS_fsm1),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_NS_fsm1),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ap_loop_exit_ready_pp0_iter3_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_NS_fsm1),
        .O(ap_loop_exit_ready_pp0_iter3_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter3_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter3_in_a_reg_394[31]_i_1 
       (.I0(and_ln17_reg_2030_pp0_iter2_reg),
        .I1(icmp_ln143_reg_2022_pp0_iter2_reg),
        .I2(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .O(ap_phi_reg_pp0_iter3_in_a_reg_394));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter3_in_a_reg_394[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[0]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[0] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[10]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[10] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[11]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[11] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[12]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[12] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[13]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[13] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[14]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[14] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[15]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[15] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[16]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[16] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[17]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[17] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[18]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[18] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[19]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[19] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[1]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[1] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[20]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[20] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[21]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[21] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[22]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[22] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[23]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[23] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[24]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[24] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[25]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[25] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[26]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[26] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[27]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[27] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[28]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[28] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[29]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[29] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[2]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[2] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[30]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[30] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[31]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[31] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[3]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[3] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[4]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[4] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[5]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[5] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[6]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[6] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[7]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[8]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[8] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  FDRE \ap_phi_reg_pp0_iter3_in_a_reg_394_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(value_a_reg_2273[9]),
        .Q(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[9] ),
        .R(ap_phi_reg_pp0_iter3_in_a_reg_394));
  LUT6 #(
    .INIT(64'hFF7FFFFF00000000)) 
    \ap_phi_reg_pp0_iter3_in_b_reg_436[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(phi_mul_fu_2181),
        .I2(icmp_ln143_reg_2022_pp0_iter2_reg),
        .I3(icmp_ln50_reg_2068_pp0_iter2_reg),
        .I4(icmp_ln24_reg_2026_pp0_iter2_reg),
        .I5(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .O(ap_phi_reg_pp0_iter3_in_b_reg_436));
  LUT5 #(
    .INIT(32'h00800000)) 
    \ap_phi_reg_pp0_iter3_in_b_reg_436[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(phi_mul_fu_2181),
        .I2(icmp_ln143_reg_2022_pp0_iter2_reg),
        .I3(icmp_ln50_reg_2068_pp0_iter2_reg),
        .I4(icmp_ln24_reg_2026_pp0_iter2_reg),
        .O(ap_phi_reg_pp0_iter3_in_b_reg_4360));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[0]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[0] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[10]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[10] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[11]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[11] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[12]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[12] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[13]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[13] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[14]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[14] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[15]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[15] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[16]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[16] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[17]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[17] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[18]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[18] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[19]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[19] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[1]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[1] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[20]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[20] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[21]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[21] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[22]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[22] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[23]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[23] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[24]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[24] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[25]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[25] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[26]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[26] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[27]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[27] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[28]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[28] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[29]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[29] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[2]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[2] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[30]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[30] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[31]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[31] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[3]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[3] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[4]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[4] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[5]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[5] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[6]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[6] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[7]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[8]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[8] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  FDRE \ap_phi_reg_pp0_iter3_in_b_reg_436_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_in_b_reg_4360),
        .D(value_b_reg_2305[9]),
        .Q(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[9] ),
        .R(ap_phi_reg_pp0_iter3_in_b_reg_436));
  LUT6 #(
    .INIT(64'hFF7FFFFF00000000)) 
    \ap_phi_reg_pp0_iter3_value_a_9_reg_406[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(phi_mul_fu_2181),
        .I2(icmp_ln143_reg_2022_pp0_iter2_reg),
        .I3(icmp_ln17_1_reg_2039_pp0_iter2_reg),
        .I4(and_ln53_reg_2081_pp0_iter2_reg),
        .I5(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .O(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  LUT5 #(
    .INIT(32'h00800000)) 
    \ap_phi_reg_pp0_iter3_value_a_9_reg_406[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(phi_mul_fu_2181),
        .I2(icmp_ln143_reg_2022_pp0_iter2_reg),
        .I3(icmp_ln17_1_reg_2039_pp0_iter2_reg),
        .I4(and_ln53_reg_2081_pp0_iter2_reg),
        .O(ap_phi_reg_pp0_iter3_value_a_9_reg_4060));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[0]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[0] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[10]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[10] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[11]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[11] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[12]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[12] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[13]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[13] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[14]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[14] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[15]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[15] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[16]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[16] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[17]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[17] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[18]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[18] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[19]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[19] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[1]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[1] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[20]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[20] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[21]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[21] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[22]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[22] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[23]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[23] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[24]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[24] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[25]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[25] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[26]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[26] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[27]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[27] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[28]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[28] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[29]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[29] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[2]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[2] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[30]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[30] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[31]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[31] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[3]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[3] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[4]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[4] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[5]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[5] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[6]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[6] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[7]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[8]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[8] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_value_a_9_reg_4060),
        .D(value_a_2_reg_2300[9]),
        .Q(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[9] ),
        .R(ap_phi_reg_pp0_iter3_value_a_9_reg_406));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[0]),
        .Q(in_0[0]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[10]),
        .Q(in_0[10]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[11]),
        .Q(in_0[11]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[12]),
        .Q(in_0[12]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[13]),
        .Q(in_0[13]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[14]),
        .Q(in_0[14]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[15]),
        .Q(in_0[15]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[1]),
        .Q(in_0[1]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[2]),
        .Q(in_0[2]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[3]),
        .Q(in_0[3]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[4]),
        .Q(in_0[4]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[5]),
        .Q(in_0[5]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[6]),
        .Q(in_0[6]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[7]),
        .Q(in_0[7]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[8]),
        .Q(in_0[8]),
        .R(1'b0));
  FDRE \b0_q_cast21_i_cast_reg_2005_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(Q[9]),
        .Q(in_0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    dout_vld_i_2
       (.I0(ready_for_outstanding_reg),
        .I1(\and_ln20_reg_2043_pp0_iter2_reg_reg[0]_0 ),
        .I2(mul_32s_32s_32_2_1_U4_n_6),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .I4(\trunc_ln25_1_reg_2145[29]_i_6_n_0 ),
        .I5(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .O(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.A(add_ln51_1_fu_772_p2),
        .CO(icmp_ln24_fu_606_p2),
        .D(k_fu_594_p2),
        .DI(D[1:0]),
        .O(O),
        .Q({\t_fu_222_reg_n_0_[15] ,\t_fu_222_reg_n_0_[14] ,\t_fu_222_reg_n_0_[13] ,\t_fu_222_reg_n_0_[12] ,\t_fu_222_reg_n_0_[11] ,\t_fu_222_reg_n_0_[10] ,\t_fu_222_reg_n_0_[9] ,\t_fu_222_reg_n_0_[8] ,\t_fu_222_reg_n_0_[7] ,\t_fu_222_reg_n_0_[6] ,\t_fu_222_reg_n_0_[5] ,\t_fu_222_reg_n_0_[4] ,\t_fu_222_reg_n_0_[3] ,\t_fu_222_reg_n_0_[2] ,\t_fu_222_reg_n_0_[1] ,\t_fu_222_reg_n_0_[0] }),
        .S(S),
        .SR(flow_control_loop_pipe_sequential_init_U_n_77),
        .and_ln17_fu_612_p2(and_ln17_fu_612_p2),
        .and_ln17_reg_2030(and_ln17_reg_2030),
        .and_ln17_reg_2030_pp0_iter2_reg(and_ln17_reg_2030_pp0_iter2_reg),
        .\and_ln17_reg_2030_reg[0] (\icmp_ln17_2_reg_2047[0]_i_2_n_0 ),
        .and_ln20_1_fu_698_p2(and_ln20_1_fu_698_p2),
        .\and_ln20_1_reg_2051_reg[0] (\and_ln20_1_reg_2051_reg[0]_0 ),
        .\and_ln20_1_reg_2051_reg[0]_0 (\and_ln20_1_reg_2051_reg[0]_1 ),
        .\and_ln20_1_reg_2051_reg[0]_i_15_0 (\ap_CS_fsm_reg_n_0_[0] ),
        .\and_ln20_1_reg_2051_reg[0]_i_15_1 (\and_ln20_1_reg_2051_reg[0]_i_15 ),
        .\and_ln20_1_reg_2051_reg[0]_i_29_0 (\and_ln20_1_reg_2051_reg[0]_i_29 ),
        .\and_ln20_1_reg_2051_reg[0]_i_3_0 (\and_ln20_1_reg_2051_reg[0]_i_3 ),
        .\and_ln20_1_reg_2051_reg[0]_i_5_0 (\and_ln20_1_reg_2051_reg[0]_i_5 ),
        .and_ln20_2_fu_738_p2(and_ln20_2_fu_738_p2),
        .\and_ln20_2_reg_2059_reg[0] (\and_ln20_2_reg_2059_reg[0]_0 ),
        .\and_ln20_2_reg_2059_reg[0]_i_18_0 (\and_ln20_2_reg_2059_reg[0]_i_18 ),
        .\and_ln20_2_reg_2059_reg[0]_i_18_1 (\and_ln20_2_reg_2059_reg[0]_i_18_0 ),
        .\and_ln20_2_reg_2059_reg[0]_i_3_0 (\and_ln20_2_reg_2059_reg[0]_i_3 ),
        .\and_ln20_2_reg_2059_reg[0]_i_5_0 (\and_ln20_2_reg_2059_reg[0]_i_5 ),
        .and_ln20_fu_658_p2(and_ln20_fu_658_p2),
        .\and_ln20_reg_2043_reg[0]_i_11_0 (\and_ln20_reg_2043_reg[0]_i_11 ),
        .\and_ln20_reg_2043_reg[0]_i_25_0 (\and_ln20_reg_2043_reg[0]_i_25 ),
        .\and_ln20_reg_2043_reg[0]_i_5_0 (\and_ln20_reg_2043_reg[0]_i_5 ),
        .and_ln53_2_reg_2107_pp0_iter1_reg(and_ln53_2_reg_2107_pp0_iter1_reg),
        .and_ln53_reg_2081(and_ln53_reg_2081),
        .and_ln53_reg_2081_pp0_iter2_reg(and_ln53_reg_2081_pp0_iter2_reg),
        .\ap_CS_fsm_reg[6] (\shell_top_sa_pe_ba_2_0_reg[0] [1:0]),
        .ap_clk(ap_clk),
        .ap_done_reg2(ap_done_reg2),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_73),
        .ap_enable_reg_pp0_iter0_reg_reg_0(\ap_CS_fsm_reg[0]_rep__1_n_0 ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_exit_ready_pp0_iter3_reg_reg(ap_loop_exit_ready_pp0_iter3_reg_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .dout_vld_reg(flow_control_loop_pipe_sequential_init_U_n_71),
        .dout_vld_reg_0(flow_control_loop_pipe_sequential_init_U_n_75),
        .full_n_reg(flow_control_loop_pipe_sequential_init_U_n_72),
        .full_n_reg_0(flow_control_loop_pipe_sequential_init_U_n_74),
        .full_n_reg_1(flow_control_loop_pipe_sequential_init_U_n_76),
        .grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .icmp_ln143_reg_2022(icmp_ln143_reg_2022),
        .icmp_ln143_reg_2022_pp0_iter1_reg(icmp_ln143_reg_2022_pp0_iter1_reg),
        .icmp_ln143_reg_2022_pp0_iter2_reg(icmp_ln143_reg_2022_pp0_iter2_reg),
        .icmp_ln17_1_reg_2039_pp0_iter2_reg(icmp_ln17_1_reg_2039_pp0_iter2_reg),
        .icmp_ln24_reg_2026(icmp_ln24_reg_2026),
        .icmp_ln24_reg_2026_pp0_iter2_reg(icmp_ln24_reg_2026_pp0_iter2_reg),
        .\icmp_ln24_reg_2026_reg[0] (\zext_ln18_cast_reg_2000_reg[15]_1 ),
        .icmp_ln50_3_reg_2098_pp0_iter1_reg(icmp_ln50_3_reg_2098_pp0_iter1_reg),
        .icmp_ln50_reg_2068_pp0_iter2_reg(icmp_ln50_reg_2068_pp0_iter2_reg),
        .mul_ln53_1_reg_2129_reg_i_2_0(add_ln51_3_fu_808_p2),
        .phi_mul_fu_2180(phi_mul_fu_2180),
        .phi_mul_fu_2181(phi_mul_fu_2181),
        .\shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0] (\ap_CS_fsm_reg[3]_rep_n_0 ),
        .\shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0]_0 (\icmp_ln17_1_reg_2039_reg_n_0_[0] ),
        .\shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0]_1 (\icmp_ln50_reg_2068_reg_n_0_[0] ),
        .\shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0] (\ap_CS_fsm_reg[2]_rep_n_0 ),
        .\shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0]_0 (\trunc_ln25_1_reg_2145[29]_i_6_n_0 ),
        .\shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0]_1 (ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .\t_2_reg_2014_reg[3] (\ap_CS_fsm_reg[0]_rep__2_n_0 ),
        .\t_2_reg_2014_reg[4] (\t_2_reg_2014_reg[4]_0 ),
        .\t_fu_222_reg[0] (CO),
        .\t_fu_222_reg[15] (add_ln51_5_fu_864_p2),
        .\t_fu_222_reg[15]_0 (D[15:2]),
        .trunc_ln133_reg_818(trunc_ln133_reg_818[1:0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF005700)) 
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg[0]_rep__2_n_0 ),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I4(icmp_ln143_reg_2022),
        .I5(\shell_top_sa_pe_ba_2_0_reg[0] [0]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF005700)) 
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_rep_i_1
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg[0]_rep__2_n_0 ),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I4(icmp_ln143_reg_2022),
        .I5(\shell_top_sa_pe_ba_2_0_reg[0] [0]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF005700)) 
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg_rep_i_1__0
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg[0]_rep__2_n_0 ),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I4(icmp_ln143_reg_2022),
        .I5(\shell_top_sa_pe_ba_2_0_reg[0] [0]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_2));
  FDRE \icmp_ln143_reg_2022_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln143_reg_2022),
        .Q(icmp_ln143_reg_2022_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln143_reg_2022_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln143_reg_2022_pp0_iter1_reg),
        .Q(icmp_ln143_reg_2022_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln143_reg_2022_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln143_reg_2022_pp0_iter2_reg),
        .Q(icmp_ln143_reg_2022_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln143_reg_2022_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(CO),
        .Q(icmp_ln143_reg_2022),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \icmp_ln17_1_reg_2039[0]_i_1 
       (.I0(\icmp_ln17_2_reg_2047[0]_i_2_n_0 ),
        .I1(trunc_ln133_reg_818[1]),
        .I2(phi_mul_fu_2181),
        .I3(\icmp_ln17_1_reg_2039_reg_n_0_[0] ),
        .O(\icmp_ln17_1_reg_2039[0]_i_1_n_0 ));
  FDRE \icmp_ln17_1_reg_2039_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\icmp_ln17_1_reg_2039_reg_n_0_[0] ),
        .Q(icmp_ln17_1_reg_2039_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln17_1_reg_2039_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln17_1_reg_2039_pp0_iter1_reg),
        .Q(icmp_ln17_1_reg_2039_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln17_1_reg_2039_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln17_1_reg_2039[0]_i_1_n_0 ),
        .Q(\icmp_ln17_1_reg_2039_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    \icmp_ln17_2_reg_2047[0]_i_1 
       (.I0(trunc_ln133_reg_818[1]),
        .I1(trunc_ln133_reg_818[0]),
        .I2(\icmp_ln17_2_reg_2047[0]_i_2_n_0 ),
        .O(icmp_ln17_2_fu_664_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln17_2_reg_2047[0]_i_2 
       (.I0(trunc_ln133_reg_818[6]),
        .I1(trunc_ln133_reg_818[7]),
        .I2(trunc_ln133_reg_818[5]),
        .I3(trunc_ln133_reg_818[4]),
        .I4(trunc_ln133_reg_818[2]),
        .I5(trunc_ln133_reg_818[3]),
        .O(\icmp_ln17_2_reg_2047[0]_i_2_n_0 ));
  FDRE \icmp_ln17_2_reg_2047_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln17_2_reg_2047),
        .Q(icmp_ln17_2_reg_2047_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln17_2_reg_2047_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln17_2_reg_2047_pp0_iter1_reg),
        .Q(icmp_ln17_2_reg_2047_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln17_2_reg_2047_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln17_2_reg_2047_pp0_iter2_reg),
        .Q(icmp_ln17_2_reg_2047_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln17_2_reg_2047_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln17_2_fu_664_p2),
        .Q(icmp_ln17_2_reg_2047),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \icmp_ln17_3_reg_2055[0]_i_1 
       (.I0(\icmp_ln17_2_reg_2047[0]_i_2_n_0 ),
        .I1(phi_mul_fu_2181),
        .I2(\icmp_ln17_3_reg_2055_reg_n_0_[0] ),
        .O(\icmp_ln17_3_reg_2055[0]_i_1_n_0 ));
  FDRE \icmp_ln17_3_reg_2055_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\icmp_ln17_3_reg_2055_reg_n_0_[0] ),
        .Q(icmp_ln17_3_reg_2055_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln17_3_reg_2055_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln17_3_reg_2055_pp0_iter1_reg),
        .Q(icmp_ln17_3_reg_2055_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln17_3_reg_2055_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln17_3_reg_2055_pp0_iter2_reg),
        .Q(icmp_ln17_3_reg_2055_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln17_3_reg_2055_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln17_3_reg_2055[0]_i_1_n_0 ),
        .Q(\icmp_ln17_3_reg_2055_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln24_reg_2026_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln24_reg_2026),
        .Q(icmp_ln24_reg_2026_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln24_reg_2026_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln24_reg_2026_pp0_iter1_reg),
        .Q(icmp_ln24_reg_2026_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln24_reg_2026_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln24_fu_606_p2),
        .Q(icmp_ln24_reg_2026),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \icmp_ln50_1_reg_2072[0]_i_1 
       (.I0(\icmp_ln50_2_reg_2085[0]_i_2_n_0 ),
        .I1(empty_53_reg_855[1]),
        .I2(phi_mul_fu_2181),
        .I3(\icmp_ln50_1_reg_2072_reg_n_0_[0] ),
        .O(\icmp_ln50_1_reg_2072[0]_i_1_n_0 ));
  FDRE \icmp_ln50_1_reg_2072_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\icmp_ln50_1_reg_2072_reg_n_0_[0] ),
        .Q(icmp_ln50_1_reg_2072_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln50_1_reg_2072_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln50_1_reg_2072_pp0_iter1_reg),
        .Q(icmp_ln50_1_reg_2072_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln50_1_reg_2072_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln50_1_reg_2072_pp0_iter2_reg),
        .Q(icmp_ln50_1_reg_2072_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln50_1_reg_2072_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln50_1_reg_2072[0]_i_1_n_0 ),
        .Q(\icmp_ln50_1_reg_2072_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    \icmp_ln50_2_reg_2085[0]_i_1 
       (.I0(empty_53_reg_855[1]),
        .I1(empty_53_reg_855[0]),
        .I2(\icmp_ln50_2_reg_2085[0]_i_2_n_0 ),
        .O(icmp_ln50_2_fu_802_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln50_2_reg_2085[0]_i_2 
       (.I0(empty_53_reg_855[7]),
        .I1(empty_53_reg_855[5]),
        .I2(empty_53_reg_855[3]),
        .I3(empty_53_reg_855[6]),
        .I4(empty_53_reg_855[4]),
        .I5(empty_53_reg_855[2]),
        .O(\icmp_ln50_2_reg_2085[0]_i_2_n_0 ));
  FDRE \icmp_ln50_2_reg_2085_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln50_2_reg_2085),
        .Q(icmp_ln50_2_reg_2085_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln50_2_reg_2085_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln50_2_reg_2085_pp0_iter1_reg),
        .Q(icmp_ln50_2_reg_2085_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln50_2_reg_2085_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln50_2_reg_2085_pp0_iter2_reg),
        .Q(icmp_ln50_2_reg_2085_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln50_2_reg_2085_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln50_2_fu_802_p2),
        .Q(icmp_ln50_2_reg_2085),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \icmp_ln50_3_reg_2098[0]_i_1 
       (.I0(\icmp_ln50_2_reg_2085[0]_i_2_n_0 ),
        .I1(phi_mul_fu_2181),
        .I2(\icmp_ln50_3_reg_2098_reg_n_0_[0] ),
        .O(\icmp_ln50_3_reg_2098[0]_i_1_n_0 ));
  FDRE \icmp_ln50_3_reg_2098_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\icmp_ln50_3_reg_2098_reg_n_0_[0] ),
        .Q(icmp_ln50_3_reg_2098_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln50_3_reg_2098_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln50_3_reg_2098_pp0_iter1_reg),
        .Q(icmp_ln50_3_reg_2098_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln50_3_reg_2098_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln50_3_reg_2098_pp0_iter2_reg),
        .Q(icmp_ln50_3_reg_2098_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln50_3_reg_2098_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln50_3_reg_2098[0]_i_1_n_0 ),
        .Q(\icmp_ln50_3_reg_2098_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln50_reg_2068[0]_i_1 
       (.I0(\icmp_ln50_2_reg_2085[0]_i_2_n_0 ),
        .I1(empty_53_reg_855[1]),
        .I2(empty_53_reg_855[0]),
        .I3(phi_mul_fu_2181),
        .I4(\icmp_ln50_reg_2068_reg_n_0_[0] ),
        .O(\icmp_ln50_reg_2068[0]_i_1_n_0 ));
  FDRE \icmp_ln50_reg_2068_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\icmp_ln50_reg_2068_reg_n_0_[0] ),
        .Q(icmp_ln50_reg_2068_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln50_reg_2068_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(icmp_ln50_reg_2068_pp0_iter1_reg),
        .Q(icmp_ln50_reg_2068_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln50_reg_2068_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln50_reg_2068[0]_i_1_n_0 ),
        .Q(\icmp_ln50_reg_2068_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF00)) 
    \in_a_3_reg_466[31]_i_1 
       (.I0(icmp_ln17_3_reg_2055_pp0_iter3_reg),
        .I1(and_ln53_2_reg_2107_pp0_iter3_reg),
        .I2(icmp_ln143_reg_2022_pp0_iter3_reg),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .O(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[0]),
        .Q(in_a_3_reg_466[0]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[10]),
        .Q(in_a_3_reg_466[10]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[11]),
        .Q(in_a_3_reg_466[11]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[12]),
        .Q(in_a_3_reg_466[12]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[13]),
        .Q(in_a_3_reg_466[13]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[14]),
        .Q(in_a_3_reg_466[14]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[15]),
        .Q(in_a_3_reg_466[15]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[16]),
        .Q(in_a_3_reg_466[16]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[17]),
        .Q(in_a_3_reg_466[17]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[18]),
        .Q(in_a_3_reg_466[18]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[19]),
        .Q(in_a_3_reg_466[19]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[1]),
        .Q(in_a_3_reg_466[1]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[20]),
        .Q(in_a_3_reg_466[20]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[21]),
        .Q(in_a_3_reg_466[21]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[22]),
        .Q(in_a_3_reg_466[22]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[23]),
        .Q(in_a_3_reg_466[23]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[24]),
        .Q(in_a_3_reg_466[24]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[25]),
        .Q(in_a_3_reg_466[25]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[26]),
        .Q(in_a_3_reg_466[26]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[27]),
        .Q(in_a_3_reg_466[27]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[28]),
        .Q(in_a_3_reg_466[28]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[29]),
        .Q(in_a_3_reg_466[29]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[2]),
        .Q(in_a_3_reg_466[2]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[30]),
        .Q(in_a_3_reg_466[30]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[31]),
        .Q(in_a_3_reg_466[31]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[3]),
        .Q(in_a_3_reg_466[3]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[4]),
        .Q(in_a_3_reg_466[4]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[5]),
        .Q(in_a_3_reg_466[5]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[6]),
        .Q(in_a_3_reg_466[6]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[7]),
        .Q(in_a_3_reg_466[7]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[8]),
        .Q(in_a_3_reg_466[8]),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE \in_a_3_reg_466_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[9]),
        .Q(in_a_3_reg_466[9]),
        .R(shell_top_sa_pe_ri_3_0));
  LUT2 #(
    .INIT(4'h8)) 
    \in_a_reg_394[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(phi_mul_fu_2181),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld));
  FDRE \in_a_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[0] ),
        .Q(in_a_reg_394[0]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[10] ),
        .Q(in_a_reg_394[10]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[11] ),
        .Q(in_a_reg_394[11]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[12] ),
        .Q(in_a_reg_394[12]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[13] ),
        .Q(in_a_reg_394[13]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[14] ),
        .Q(in_a_reg_394[14]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[15] ),
        .Q(in_a_reg_394[15]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[16] ),
        .Q(in_a_reg_394[16]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[17] ),
        .Q(in_a_reg_394[17]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[18] ),
        .Q(in_a_reg_394[18]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[19] ),
        .Q(in_a_reg_394[19]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[1] ),
        .Q(in_a_reg_394[1]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[20] ),
        .Q(in_a_reg_394[20]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[21] ),
        .Q(in_a_reg_394[21]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[22] ),
        .Q(in_a_reg_394[22]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[23] ),
        .Q(in_a_reg_394[23]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[24] ),
        .Q(in_a_reg_394[24]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[25] ),
        .Q(in_a_reg_394[25]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[26] ),
        .Q(in_a_reg_394[26]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[27] ),
        .Q(in_a_reg_394[27]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[28] ),
        .Q(in_a_reg_394[28]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[29] ),
        .Q(in_a_reg_394[29]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[2] ),
        .Q(in_a_reg_394[2]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[30] ),
        .Q(in_a_reg_394[30]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[31] ),
        .Q(in_a_reg_394[31]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[3] ),
        .Q(in_a_reg_394[3]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[4] ),
        .Q(in_a_reg_394[4]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[5] ),
        .Q(in_a_reg_394[5]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[6] ),
        .Q(in_a_reg_394[6]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[7] ),
        .Q(in_a_reg_394[7]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[8] ),
        .Q(in_a_reg_394[8]),
        .R(1'b0));
  FDRE \in_a_reg_394_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_a_reg_394_reg_n_0_[9] ),
        .Q(in_a_reg_394[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0054000000000000)) 
    \in_b_reg_436[31]_i_1 
       (.I0(\in_b_reg_436[31]_i_2_n_0 ),
        .I1(bi_RVALID),
        .I2(mul_32s_32s_32_2_1_U4_n_6),
        .I3(\in_b_reg_436[31]_i_4_n_0 ),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld));
  LUT5 #(
    .INIT(32'h04000000)) 
    \in_b_reg_436[31]_i_2 
       (.I0(aw_RVALID),
        .I1(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .I2(icmp_ln17_3_reg_2055_pp0_iter3_reg),
        .I3(and_ln53_2_reg_2107_pp0_iter3_reg),
        .I4(icmp_ln143_reg_2022_pp0_iter3_reg),
        .O(\in_b_reg_436[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    \in_b_reg_436[31]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln143_reg_2022_pp0_iter1_reg),
        .I2(bi_ARREADY),
        .I3(and_ln53_1_reg_2094_pp0_iter1_reg),
        .I4(icmp_ln50_2_reg_2085_pp0_iter1_reg),
        .I5(\in_b_reg_436[31]_i_5_n_0 ),
        .O(\in_b_reg_436[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \in_b_reg_436[31]_i_5 
       (.I0(aw_ARREADY),
        .I1(icmp_ln17_3_reg_2055_pp0_iter1_reg),
        .I2(and_ln53_2_reg_2107_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln143_reg_2022_pp0_iter1_reg),
        .O(\in_b_reg_436[31]_i_5_n_0 ));
  FDRE \in_b_reg_436_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[0] ),
        .Q(in_b_reg_436[0]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[10] ),
        .Q(in_b_reg_436[10]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[11] ),
        .Q(in_b_reg_436[11]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[12] ),
        .Q(in_b_reg_436[12]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[13] ),
        .Q(in_b_reg_436[13]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[14] ),
        .Q(in_b_reg_436[14]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[15] ),
        .Q(in_b_reg_436[15]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[16] ),
        .Q(in_b_reg_436[16]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[17] ),
        .Q(in_b_reg_436[17]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[18] ),
        .Q(in_b_reg_436[18]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[19] ),
        .Q(in_b_reg_436[19]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[1] ),
        .Q(in_b_reg_436[1]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[20] ),
        .Q(in_b_reg_436[20]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[21] ),
        .Q(in_b_reg_436[21]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[22] ),
        .Q(in_b_reg_436[22]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[23] ),
        .Q(in_b_reg_436[23]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[24] ),
        .Q(in_b_reg_436[24]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[25] ),
        .Q(in_b_reg_436[25]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[26] ),
        .Q(in_b_reg_436[26]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[27] ),
        .Q(in_b_reg_436[27]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[28] ),
        .Q(in_b_reg_436[28]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[29] ),
        .Q(in_b_reg_436[29]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[2] ),
        .Q(in_b_reg_436[2]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[30] ),
        .Q(in_b_reg_436[30]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[31] ),
        .Q(in_b_reg_436[31]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[3] ),
        .Q(in_b_reg_436[3]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[4] ),
        .Q(in_b_reg_436[4]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[5] ),
        .Q(in_b_reg_436[5]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[6] ),
        .Q(in_b_reg_436[6]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[7] ),
        .Q(in_b_reg_436[7]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[8] ),
        .Q(in_b_reg_436[8]),
        .R(1'b0));
  FDRE \in_b_reg_436_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_in_b_reg_436_reg_n_0_[9] ),
        .Q(in_b_reg_436[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    \mOutPtr[7]_i_4 
       (.I0(full_n_reg),
        .I1(\mOutPtr[7]_i_7_n_0 ),
        .I2(mem_reg_i_5_n_0),
        .I3(\shell_top_sa_pe_ba_2_0_reg[0] [1]),
        .I4(\shell_top_sa_pe_ba_2_0_reg[0] [0]),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \mOutPtr[7]_i_7 
       (.I0(mul_32s_32s_32_2_1_U4_n_7),
        .I1(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .I2(\reg_539[31]_i_3_n_0 ),
        .I3(icmp_ln143_reg_2022_pp0_iter2_reg),
        .I4(icmp_ln17_2_reg_2047_pp0_iter2_reg),
        .I5(and_ln53_1_reg_2094_pp0_iter2_reg),
        .O(\mOutPtr[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA800000000000)) 
    \mem_reg[5][0]_srl6_i_1 
       (.I0(aw_ARREADY),
        .I1(ap_done_reg2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_73),
        .I3(and_ln17_reg_2030),
        .I4(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I5(ready_for_outstanding_reg),
        .O(push));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \mem_reg[5][0]_srl6_i_10 
       (.I0(mul_ln50_reg_21160),
        .I1(and_ln53_1_reg_2094_pp0_iter1_reg),
        .I2(icmp_ln50_2_reg_2085_pp0_iter1_reg),
        .I3(icmp_ln143_reg_2022_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(m_axi_bi_ARVALID3),
        .O(\mem_reg[5][0]_srl6_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \mem_reg[5][0]_srl6_i_10__0 
       (.I0(phi_mul_fu_2181),
        .I1(and_ln53_1_reg_2094),
        .I2(icmp_ln17_2_reg_2047),
        .I3(icmp_ln143_reg_2022),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(m_axi_aw_ARVALID2),
        .O(\mem_reg[5][0]_srl6_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \mem_reg[5][0]_srl6_i_11 
       (.I0(m_axi_bi_ARVALID3),
        .I1(mul_ln50_reg_21160),
        .I2(and_ln53_1_reg_2094_pp0_iter1_reg),
        .I3(icmp_ln50_2_reg_2085_pp0_iter1_reg),
        .I4(icmp_ln143_reg_2022_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\mem_reg[5][0]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \mem_reg[5][0]_srl6_i_11__0 
       (.I0(phi_mul_fu_2181),
        .I1(and_ln53_1_reg_2094),
        .I2(icmp_ln17_2_reg_2047),
        .I3(icmp_ln143_reg_2022),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(m_axi_aw_ARVALID2),
        .O(\mem_reg[5][0]_srl6_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA80AA80AA800000)) 
    \mem_reg[5][0]_srl6_i_1__0 
       (.I0(bi_ARREADY),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(\mem_reg[5][0]_srl6_i_3_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I4(\shell_top_sa_pe_ba_2_0_reg[0] [1]),
        .I5(\shell_top_sa_pe_ba_2_0_reg[0] [0]),
        .O(push_0));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][0]_srl6_i_2 
       (.I0(\mem_reg[5][0]_srl6_i_6__0_n_0 ),
        .I1(trunc_ln_reg_2111[0]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][0]_srl6_i_2__0 
       (.I0(\mem_reg[5][0]_srl6_i_5_n_0 ),
        .I1(trunc_ln2_reg_2160[0]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[0]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [0]));
  LUT6 #(
    .INIT(64'h4000404040000000)) 
    \mem_reg[5][0]_srl6_i_3 
       (.I0(\icmp_ln50_reg_2068_reg_n_0_[0] ),
        .I1(icmp_ln24_reg_2026),
        .I2(icmp_ln143_reg_2022),
        .I3(\and_ln20_1_reg_2051_reg[0]_1 ),
        .I4(\ap_CS_fsm_reg[0]_rep__2_n_0 ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\mem_reg[5][0]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEEEEEEEEEEE)) 
    \mem_reg[5][0]_srl6_i_4 
       (.I0(m_axi_aw_ARVALID2),
        .I1(m_axi_aw_ARVALID3),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(\icmp_ln17_1_reg_2039_reg_n_0_[0] ),
        .I4(and_ln53_reg_2081),
        .I5(flow_control_loop_pipe_sequential_init_U_n_73),
        .O(\mem_reg[5][0]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \mem_reg[5][0]_srl6_i_4__0 
       (.I0(\mem_reg[5][0]_srl6_i_7__0_n_0 ),
        .I1(icmp_ln50_2_reg_2085_pp0_iter1_reg),
        .I2(and_ln53_1_reg_2094_pp0_iter1_reg),
        .I3(mul_ln50_reg_21160),
        .I4(m_axi_bi_ARVALID3),
        .I5(m_axi_bi_ARVALID330_out),
        .O(\mem_reg[5][0]_srl6_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][0]_srl6_i_5 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[0]),
        .I2(trunc_ln58_2_reg_2170[0]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][0]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \mem_reg[5][0]_srl6_i_6 
       (.I0(phi_mul_fu_2181),
        .I1(\icmp_ln50_1_reg_2072_reg_n_0_[0] ),
        .I2(and_ln53_reg_2081),
        .I3(icmp_ln143_reg_2022),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\mem_reg[5][0]_srl6_i_11_n_0 ),
        .O(\mem_reg[5][0]_srl6_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][0]_srl6_i_6__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[0]),
        .I2(trunc_ln25_2_reg_2186[0]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][0]_srl6_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_reg[5][0]_srl6_i_7 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(\icmp_ln17_1_reg_2039_reg_n_0_[0] ),
        .I2(and_ln53_reg_2081),
        .I3(flow_control_loop_pipe_sequential_init_U_n_73),
        .I4(\mem_reg[5][0]_srl6_i_11__0_n_0 ),
        .O(\mem_reg[5][0]_srl6_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][0]_srl6_i_7__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln143_reg_2022_pp0_iter1_reg),
        .O(\mem_reg[5][0]_srl6_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \mem_reg[5][0]_srl6_i_8 
       (.I0(icmp_ln50_3_reg_2098_pp0_iter1_reg),
        .I1(icmp_ln143_reg_2022_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(and_ln53_2_reg_2107_pp0_iter1_reg),
        .I4(ap_done_reg2),
        .O(m_axi_bi_ARVALID3));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \mem_reg[5][0]_srl6_i_8__0 
       (.I0(mul_32s_32s_32_2_1_U4_n_5),
        .I1(aw_ARREADY),
        .I2(icmp_ln17_3_reg_2055_pp0_iter1_reg),
        .I3(mul_32s_32s_32_2_1_U4_n_4),
        .I4(mul_32s_32s_32_2_1_U4_n_3),
        .I5(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(m_axi_aw_ARVALID2));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_reg[5][0]_srl6_i_9 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln143_reg_2022),
        .I2(icmp_ln17_2_reg_2047),
        .I3(and_ln53_1_reg_2094),
        .I4(phi_mul_fu_2181),
        .O(m_axi_aw_ARVALID3));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem_reg[5][0]_srl6_i_9__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln143_reg_2022),
        .I2(and_ln53_reg_2081),
        .I3(\icmp_ln50_1_reg_2072_reg_n_0_[0] ),
        .I4(phi_mul_fu_2181),
        .O(m_axi_bi_ARVALID330_out));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][10]_srl6_i_1 
       (.I0(\mem_reg[5][10]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[10]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[10]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][10]_srl6_i_1__0 
       (.I0(\mem_reg[5][10]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[10]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[10]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][10]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[10]),
        .I2(trunc_ln58_2_reg_2170[10]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][10]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][10]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[10]),
        .I2(trunc_ln25_2_reg_2186[10]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][10]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][11]_srl6_i_1 
       (.I0(\mem_reg[5][11]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[11]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[11]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][11]_srl6_i_1__0 
       (.I0(\mem_reg[5][11]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[11]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[11]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][11]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[11]),
        .I2(trunc_ln58_2_reg_2170[11]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][11]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][11]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[11]),
        .I2(trunc_ln25_2_reg_2186[11]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][11]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][12]_srl6_i_1 
       (.I0(\mem_reg[5][12]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[12]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[12]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][12]_srl6_i_1__0 
       (.I0(\mem_reg[5][12]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[12]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[12]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][12]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[12]),
        .I2(trunc_ln58_2_reg_2170[12]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][12]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][12]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[12]),
        .I2(trunc_ln25_2_reg_2186[12]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][12]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][13]_srl6_i_1 
       (.I0(\mem_reg[5][13]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[13]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[13]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][13]_srl6_i_1__0 
       (.I0(\mem_reg[5][13]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[13]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[13]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][13]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[13]),
        .I2(trunc_ln58_2_reg_2170[13]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][13]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][13]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[13]),
        .I2(trunc_ln25_2_reg_2186[13]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][13]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][14]_srl6_i_1 
       (.I0(\mem_reg[5][14]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[14]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[14]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][14]_srl6_i_1__0 
       (.I0(\mem_reg[5][14]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[14]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[14]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][14]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[14]),
        .I2(trunc_ln58_2_reg_2170[14]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][14]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][14]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[14]),
        .I2(trunc_ln25_2_reg_2186[14]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][14]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][15]_srl6_i_1 
       (.I0(\mem_reg[5][15]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[15]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[15]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][15]_srl6_i_1__0 
       (.I0(\mem_reg[5][15]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[15]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[15]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][15]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[15]),
        .I2(trunc_ln58_2_reg_2170[15]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][15]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][15]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[15]),
        .I2(trunc_ln25_2_reg_2186[15]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][15]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][16]_srl6_i_1 
       (.I0(\mem_reg[5][16]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[16]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[16]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][16]_srl6_i_1__0 
       (.I0(\mem_reg[5][16]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[16]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[16]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][16]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[16]),
        .I2(trunc_ln58_2_reg_2170[16]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][16]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][16]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[16]),
        .I2(trunc_ln25_2_reg_2186[16]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][16]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][17]_srl6_i_1 
       (.I0(\mem_reg[5][17]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[17]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[17]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][17]_srl6_i_1__0 
       (.I0(\mem_reg[5][17]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[17]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[17]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][17]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[17]),
        .I2(trunc_ln58_2_reg_2170[17]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][17]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][17]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[17]),
        .I2(trunc_ln25_2_reg_2186[17]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][17]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][18]_srl6_i_1 
       (.I0(\mem_reg[5][18]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[18]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[18]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][18]_srl6_i_1__0 
       (.I0(\mem_reg[5][18]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[18]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[18]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][18]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[18]),
        .I2(trunc_ln58_2_reg_2170[18]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][18]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][18]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[18]),
        .I2(trunc_ln25_2_reg_2186[18]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][18]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][19]_srl6_i_1 
       (.I0(\mem_reg[5][19]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[19]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[19]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][19]_srl6_i_1__0 
       (.I0(\mem_reg[5][19]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[19]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[19]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][19]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[19]),
        .I2(trunc_ln58_2_reg_2170[19]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][19]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][19]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[19]),
        .I2(trunc_ln25_2_reg_2186[19]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][19]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][1]_srl6_i_1 
       (.I0(\mem_reg[5][1]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[1]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][1]_srl6_i_1__0 
       (.I0(\mem_reg[5][1]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[1]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[1]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][1]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[1]),
        .I2(trunc_ln58_2_reg_2170[1]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][1]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][1]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[1]),
        .I2(trunc_ln25_2_reg_2186[1]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][1]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][20]_srl6_i_1 
       (.I0(\mem_reg[5][20]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[20]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[20]),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][20]_srl6_i_1__0 
       (.I0(\mem_reg[5][20]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[20]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[20]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][20]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[20]),
        .I2(trunc_ln58_2_reg_2170[20]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][20]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][20]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[20]),
        .I2(trunc_ln25_2_reg_2186[20]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][20]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][21]_srl6_i_1 
       (.I0(\mem_reg[5][21]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[21]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[21]),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][21]_srl6_i_1__0 
       (.I0(\mem_reg[5][21]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[21]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[21]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][21]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[21]),
        .I2(trunc_ln58_2_reg_2170[21]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][21]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][21]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[21]),
        .I2(trunc_ln25_2_reg_2186[21]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][21]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][22]_srl6_i_1 
       (.I0(\mem_reg[5][22]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[22]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[22]),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][22]_srl6_i_1__0 
       (.I0(\mem_reg[5][22]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[22]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[22]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][22]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[22]),
        .I2(trunc_ln58_2_reg_2170[22]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][22]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][22]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[22]),
        .I2(trunc_ln25_2_reg_2186[22]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][22]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][23]_srl6_i_1 
       (.I0(\mem_reg[5][23]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[23]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[23]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][23]_srl6_i_1__0 
       (.I0(\mem_reg[5][23]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[23]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[23]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][23]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[23]),
        .I2(trunc_ln58_2_reg_2170[23]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][23]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][23]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[23]),
        .I2(trunc_ln25_2_reg_2186[23]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][23]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][24]_srl6_i_1 
       (.I0(\mem_reg[5][24]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[24]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[24]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][24]_srl6_i_1__0 
       (.I0(\mem_reg[5][24]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[24]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[24]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][24]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[24]),
        .I2(trunc_ln58_2_reg_2170[24]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][24]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][24]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[24]),
        .I2(trunc_ln25_2_reg_2186[24]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][24]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][25]_srl6_i_1 
       (.I0(\mem_reg[5][25]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[25]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[25]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][25]_srl6_i_1__0 
       (.I0(\mem_reg[5][25]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[25]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[25]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][25]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[25]),
        .I2(trunc_ln58_2_reg_2170[25]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][25]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][25]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[25]),
        .I2(trunc_ln25_2_reg_2186[25]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][25]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][26]_srl6_i_1 
       (.I0(\mem_reg[5][26]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[26]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[26]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][26]_srl6_i_1__0 
       (.I0(\mem_reg[5][26]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[26]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[26]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][26]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[26]),
        .I2(trunc_ln58_2_reg_2170[26]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][26]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][26]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[26]),
        .I2(trunc_ln25_2_reg_2186[26]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][26]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][27]_srl6_i_1 
       (.I0(\mem_reg[5][27]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[27]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[27]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][27]_srl6_i_1__0 
       (.I0(\mem_reg[5][27]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[27]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[27]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][27]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[27]),
        .I2(trunc_ln58_2_reg_2170[27]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][27]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][27]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[27]),
        .I2(trunc_ln25_2_reg_2186[27]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][27]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][28]_srl6_i_1 
       (.I0(\mem_reg[5][28]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[28]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[28]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][28]_srl6_i_1__0 
       (.I0(\mem_reg[5][28]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[28]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[28]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][28]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[28]),
        .I2(trunc_ln58_2_reg_2170[28]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][28]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][28]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[28]),
        .I2(trunc_ln25_2_reg_2186[28]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][28]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][29]_srl6_i_1 
       (.I0(\mem_reg[5][29]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[29]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[29]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][29]_srl6_i_1__0 
       (.I0(\mem_reg[5][29]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[29]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[29]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [29]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][29]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[29]),
        .I2(trunc_ln58_2_reg_2170[29]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][29]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][29]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[29]),
        .I2(trunc_ln25_2_reg_2186[29]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][29]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][2]_srl6_i_1 
       (.I0(\mem_reg[5][2]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[2]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][2]_srl6_i_1__0 
       (.I0(\mem_reg[5][2]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[2]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[2]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][2]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[2]),
        .I2(trunc_ln58_2_reg_2170[2]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][2]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][2]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[2]),
        .I2(trunc_ln25_2_reg_2186[2]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][2]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][3]_srl6_i_1 
       (.I0(\mem_reg[5][3]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[3]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][3]_srl6_i_1__0 
       (.I0(\mem_reg[5][3]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[3]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[3]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][3]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[3]),
        .I2(trunc_ln58_2_reg_2170[3]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][3]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[3]),
        .I2(trunc_ln25_2_reg_2186[3]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][4]_srl6_i_1 
       (.I0(\mem_reg[5][4]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[4]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][4]_srl6_i_1__0 
       (.I0(\mem_reg[5][4]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[4]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[4]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][4]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[4]),
        .I2(trunc_ln58_2_reg_2170[4]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][4]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][4]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[4]),
        .I2(trunc_ln25_2_reg_2186[4]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][4]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][5]_srl6_i_1 
       (.I0(\mem_reg[5][5]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[5]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][5]_srl6_i_1__0 
       (.I0(\mem_reg[5][5]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[5]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[5]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][5]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[5]),
        .I2(trunc_ln58_2_reg_2170[5]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][5]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][5]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[5]),
        .I2(trunc_ln25_2_reg_2186[5]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][5]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][6]_srl6_i_1 
       (.I0(\mem_reg[5][6]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[6]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][6]_srl6_i_1__0 
       (.I0(\mem_reg[5][6]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[6]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[6]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][6]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[6]),
        .I2(trunc_ln58_2_reg_2170[6]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][6]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][6]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[6]),
        .I2(trunc_ln25_2_reg_2186[6]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][6]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][7]_srl6_i_1 
       (.I0(\mem_reg[5][7]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[7]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][7]_srl6_i_1__0 
       (.I0(\mem_reg[5][7]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[7]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[7]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][7]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[7]),
        .I2(trunc_ln58_2_reg_2170[7]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][7]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][7]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[7]),
        .I2(trunc_ln25_2_reg_2186[7]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][7]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][8]_srl6_i_1 
       (.I0(\mem_reg[5][8]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[8]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[8]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][8]_srl6_i_1__0 
       (.I0(\mem_reg[5][8]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[8]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[8]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][8]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[8]),
        .I2(trunc_ln58_2_reg_2170[8]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][8]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][8]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[8]),
        .I2(trunc_ln25_2_reg_2186[8]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][8]_srl6_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][9]_srl6_i_1 
       (.I0(\mem_reg[5][9]_srl6_i_2__0_n_0 ),
        .I1(trunc_ln_reg_2111[9]),
        .I2(\mem_reg[5][0]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I4(trunc_ln25_1_reg_2145[9]),
        .O(in[9]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mem_reg[5][9]_srl6_i_1__0 
       (.I0(\mem_reg[5][9]_srl6_i_2_n_0 ),
        .I1(trunc_ln2_reg_2160[9]),
        .I2(\mem_reg[5][0]_srl6_i_4__0_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I4(trunc_ln58_1_reg_2165[9]),
        .O(\trunc_ln2_reg_2160_reg[29]_0 [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][9]_srl6_i_2 
       (.I0(m_axi_bi_ARVALID3),
        .I1(trunc_ln58_3_reg_2175[9]),
        .I2(trunc_ln58_2_reg_2170[9]),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][9]_srl6_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_reg[5][9]_srl6_i_2__0 
       (.I0(m_axi_aw_ARVALID2),
        .I1(trunc_ln25_3_reg_2191[9]),
        .I2(trunc_ln25_2_reg_2186[9]),
        .I3(\mem_reg[5][0]_srl6_i_10__0_n_0 ),
        .O(\mem_reg[5][9]_srl6_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1__0
       (.I0(pop),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hEEE0FFFF00000000)) 
    mem_reg_i_4
       (.I0(\shell_top_sa_pe_ba_2_0_reg[0] [0]),
        .I1(\shell_top_sa_pe_ba_2_0_reg[0] [1]),
        .I2(\and_ln20_reg_2043_pp0_iter2_reg_reg[0]_0 ),
        .I3(\icmp_ln143_reg_2022_pp0_iter3_reg_reg[0]_0 ),
        .I4(bi_RVALID),
        .I5(mem_reg),
        .O(pop));
  LUT6 #(
    .INIT(64'hEEEEEEEEE0EEE0E0)) 
    mem_reg_i_4__1
       (.I0(\shell_top_sa_pe_ba_2_0_reg[0] [0]),
        .I1(\shell_top_sa_pe_ba_2_0_reg[0] [1]),
        .I2(mem_reg_i_5_n_0),
        .I3(mul_32s_32s_32_2_1_U4_n_7),
        .I4(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .I5(mem_reg_i_7_n_0),
        .O(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY));
  LUT6 #(
    .INIT(64'hF222222200000000)) 
    mem_reg_i_5
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .I1(mem_reg_i_8_n_0),
        .I2(ap_done_reg2),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I4(and_ln17_reg_2030_pp0_iter2_reg),
        .I5(icmp_ln143_reg_2022_pp0_iter2_reg),
        .O(mem_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h04040000FF040000)) 
    mem_reg_i_5__0
       (.I0(\reg_539[31]_i_3_n_0 ),
        .I1(and_ln53_reg_2081_pp0_iter2_reg),
        .I2(icmp_ln50_1_reg_2072_pp0_iter2_reg),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .I4(icmp_ln143_reg_2022_pp0_iter2_reg),
        .I5(mem_reg_i_7__0_n_0),
        .O(\and_ln20_reg_2043_pp0_iter2_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    mem_reg_i_6
       (.I0(icmp_ln143_reg_2022_pp0_iter3_reg),
        .I1(and_ln53_1_reg_2094_pp0_iter3_reg),
        .I2(icmp_ln50_2_reg_2085_pp0_iter3_reg),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .I4(\trunc_ln25_1_reg_2145[29]_i_6_n_0 ),
        .I5(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .O(\icmp_ln143_reg_2022_pp0_iter3_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_7
       (.I0(and_ln53_1_reg_2094_pp0_iter2_reg),
        .I1(icmp_ln17_2_reg_2047_pp0_iter2_reg),
        .I2(icmp_ln143_reg_2022_pp0_iter2_reg),
        .I3(phi_mul_fu_2181),
        .I4(ap_enable_reg_pp0_iter3),
        .O(mem_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_7__0
       (.I0(icmp_ln50_reg_2068_pp0_iter2_reg),
        .I1(icmp_ln24_reg_2026_pp0_iter2_reg),
        .O(mem_reg_i_7__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_8
       (.I0(icmp_ln17_1_reg_2039_pp0_iter2_reg),
        .I1(and_ln53_reg_2081_pp0_iter2_reg),
        .O(mem_reg_i_8_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U4
       (.D({buff0_reg__1,mul_32s_32s_32_2_1_U4_n_27,mul_32s_32s_32_2_1_U4_n_28,mul_32s_32s_32_2_1_U4_n_29,mul_32s_32s_32_2_1_U4_n_30,mul_32s_32s_32_2_1_U4_n_31,mul_32s_32s_32_2_1_U4_n_32,mul_32s_32s_32_2_1_U4_n_33,mul_32s_32s_32_2_1_U4_n_34,mul_32s_32s_32_2_1_U4_n_35,mul_32s_32s_32_2_1_U4_n_36,mul_32s_32s_32_2_1_U4_n_37,mul_32s_32s_32_2_1_U4_n_38,mul_32s_32s_32_2_1_U4_n_39,mul_32s_32s_32_2_1_U4_n_40,mul_32s_32s_32_2_1_U4_n_41,mul_32s_32s_32_2_1_U4_n_42}),
        .Q(shell_top_sa_pe_ri_2_2),
        .and_ln53_1_reg_2094(and_ln53_1_reg_2094),
        .and_ln53_1_reg_2094_pp0_iter1_reg(and_ln53_1_reg_2094_pp0_iter1_reg),
        .and_ln53_1_reg_2094_pp0_iter2_reg(and_ln53_1_reg_2094_pp0_iter2_reg),
        .and_ln53_1_reg_2094_pp0_iter3_reg(and_ln53_1_reg_2094_pp0_iter3_reg),
        .and_ln53_2_reg_2107_pp0_iter1_reg(and_ln53_2_reg_2107_pp0_iter1_reg),
        .and_ln53_2_reg_2107_pp0_iter3_reg(and_ln53_2_reg_2107_pp0_iter3_reg),
        .and_ln53_reg_2081(and_ln53_reg_2081),
        .and_ln53_reg_2081_pp0_iter2_reg(and_ln53_reg_2081_pp0_iter2_reg),
        .ap_clk(ap_clk),
        .ap_done_reg2(ap_done_reg2),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .aw_ARREADY(aw_ARREADY),
        .aw_RVALID(aw_RVALID),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .buff0_reg_0(shell_top_sa_pe_ri_1_1),
        .buff0_reg_1(\ap_CS_fsm_reg[3]_rep__1_n_0 ),
        .buff0_reg_2({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_0_[0] }),
        .buff0_reg_3(shell_top_sa_pe_ri_2_1),
        .buff0_reg_4(shell_top_sa_pe_ri_3_2),
        .dout_vld_reg(mul_32s_32s_32_2_1_U4_n_5),
        .grp_fu_511_ce(grp_fu_511_ce),
        .icmp_ln143_reg_2022(icmp_ln143_reg_2022),
        .icmp_ln143_reg_2022_pp0_iter1_reg(icmp_ln143_reg_2022_pp0_iter1_reg),
        .\icmp_ln143_reg_2022_pp0_iter1_reg_reg[0] (mul_32s_32s_32_2_1_U4_n_4),
        .icmp_ln143_reg_2022_pp0_iter2_reg(icmp_ln143_reg_2022_pp0_iter2_reg),
        .icmp_ln143_reg_2022_pp0_iter3_reg(icmp_ln143_reg_2022_pp0_iter3_reg),
        .\icmp_ln143_reg_2022_pp0_iter3_reg_reg[0] (mul_32s_32s_32_2_1_U4_n_6),
        .\icmp_ln143_reg_2022_pp0_iter3_reg_reg[0]_0 (mul_32s_32s_32_2_1_U4_n_7),
        .icmp_ln17_2_reg_2047(icmp_ln17_2_reg_2047),
        .icmp_ln17_2_reg_2047_pp0_iter2_reg(icmp_ln17_2_reg_2047_pp0_iter2_reg),
        .\icmp_ln17_2_reg_2047_pp0_iter2_reg_reg[0] (mul_32s_32s_32_2_1_U4_n_8),
        .\icmp_ln17_2_reg_2047_reg[0] (mul_32s_32s_32_2_1_U4_n_10),
        .icmp_ln17_3_reg_2055_pp0_iter1_reg(icmp_ln17_3_reg_2055_pp0_iter1_reg),
        .icmp_ln17_3_reg_2055_pp0_iter3_reg(icmp_ln17_3_reg_2055_pp0_iter3_reg),
        .icmp_ln50_1_reg_2072_pp0_iter2_reg(icmp_ln50_1_reg_2072_pp0_iter2_reg),
        .\icmp_ln50_1_reg_2072_reg[0] (mul_32s_32s_32_2_1_U4_n_9),
        .icmp_ln50_2_reg_2085_pp0_iter1_reg(icmp_ln50_2_reg_2085_pp0_iter1_reg),
        .\icmp_ln50_2_reg_2085_pp0_iter1_reg_reg[0] (mul_32s_32s_32_2_1_U4_n_3),
        .icmp_ln50_2_reg_2085_pp0_iter3_reg(icmp_ln50_2_reg_2085_pp0_iter3_reg),
        .mul_ln50_reg_21160(mul_ln50_reg_21160),
        .mul_ln53_2_reg_2134_reg(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .mul_ln53_2_reg_2134_reg_0(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .mul_ln53_2_reg_2134_reg_1(\ap_CS_fsm_reg[0]_rep__1_n_0 ),
        .mul_ln53_2_reg_2134_reg_2(\icmp_ln50_1_reg_2072_reg_n_0_[0] ),
        .phi_mul_fu_2181(phi_mul_fu_2181),
        .tmp_product_0(shell_top_sa_pe_bw_1_3),
        .tmp_product_1({\shell_top_sa_pe_bw_0_2_reg_n_0_[31] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[30] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[29] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[28] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[27] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[26] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[25] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[24] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[23] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[22] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[21] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[20] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[19] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[18] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[17] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[16] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[15] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[14] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[13] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[12] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[11] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[10] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[9] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[8] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[7] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[6] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[5] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[4] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[3] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[2] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[1] ,\shell_top_sa_pe_bw_0_2_reg_n_0_[0] }),
        .tmp_product_2(\ap_CS_fsm_reg[3]_rep__0_n_0 ),
        .tmp_product_3(shell_top_sa_pe_bw_1_2),
        .tmp_product_4(shell_top_sa_pe_bw_2_3),
        .tmp_product__0_0(\ap_CS_fsm_reg[3]_rep_n_0 ),
        .tmp_product__0_1(\ap_CS_fsm_reg[1]_rep__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_10 mul_32s_32s_32_2_1_U5
       (.D({buff0_reg__1_0,mul_32s_32s_32_2_1_U5_n_16,mul_32s_32s_32_2_1_U5_n_17,mul_32s_32s_32_2_1_U5_n_18,mul_32s_32s_32_2_1_U5_n_19,mul_32s_32s_32_2_1_U5_n_20,mul_32s_32s_32_2_1_U5_n_21,mul_32s_32s_32_2_1_U5_n_22,mul_32s_32s_32_2_1_U5_n_23,mul_32s_32s_32_2_1_U5_n_24,mul_32s_32s_32_2_1_U5_n_25,mul_32s_32s_32_2_1_U5_n_26,mul_32s_32s_32_2_1_U5_n_27,mul_32s_32s_32_2_1_U5_n_28,mul_32s_32s_32_2_1_U5_n_29,mul_32s_32s_32_2_1_U5_n_30,mul_32s_32s_32_2_1_U5_n_31}),
        .Q(shell_top_sa_pe_bw_2_2),
        .ap_clk(ap_clk),
        .buff0_reg_0(shell_top_sa_pe_ri_3_1),
        .buff0_reg_1(shell_top_sa_pe_ri_1_0),
        .buff0_reg_2({\shell_top_sa_pe_ri_3_0_reg_n_0_[31] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[30] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[29] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[28] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[27] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[26] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[25] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[24] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[23] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[22] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[21] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[20] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[19] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[18] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[17] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[16] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[15] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[14] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[13] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[12] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[11] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[10] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[9] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[8] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[7] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[6] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[5] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[4] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[3] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[2] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[1] ,\shell_top_sa_pe_ri_3_0_reg_n_0_[0] }),
        .grp_fu_511_ce(grp_fu_511_ce),
        .tmp_product_0(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .tmp_product_1({\shell_top_sa_pe_bw_0_1_reg_n_0_[31] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[30] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[29] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[28] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[27] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[26] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[25] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[24] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[23] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[22] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[21] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[20] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[19] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[18] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[17] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[16] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[15] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[14] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[13] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[12] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[11] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[10] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[9] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[8] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[7] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[6] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[5] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[4] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[3] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[2] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[1] ,\shell_top_sa_pe_bw_0_1_reg_n_0_[0] }),
        .tmp_product_2(\ap_CS_fsm_reg[3]_rep__0_n_0 ),
        .tmp_product_3(shell_top_sa_pe_bw_2_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_11 mul_32s_32s_32_2_1_U6
       (.D({buff0_reg__1_1,mul_32s_32s_32_2_1_U6_n_16,mul_32s_32s_32_2_1_U6_n_17,mul_32s_32s_32_2_1_U6_n_18,mul_32s_32s_32_2_1_U6_n_19,mul_32s_32s_32_2_1_U6_n_20,mul_32s_32s_32_2_1_U6_n_21,mul_32s_32s_32_2_1_U6_n_22,mul_32s_32s_32_2_1_U6_n_23,mul_32s_32s_32_2_1_U6_n_24,mul_32s_32s_32_2_1_U6_n_25,mul_32s_32s_32_2_1_U6_n_26,mul_32s_32s_32_2_1_U6_n_27,mul_32s_32s_32_2_1_U6_n_28,mul_32s_32s_32_2_1_U6_n_29,mul_32s_32s_32_2_1_U6_n_30,mul_32s_32s_32_2_1_U6_n_31}),
        .Q(shell_top_sa_pe_ri_2_0),
        .ap_clk(ap_clk),
        .buff0_reg_0(shell_top_sa_pe_ri_1_2),
        .buff0_reg_1(value_b_10_reg_451),
        .grp_fu_511_ce(grp_fu_511_ce),
        .tmp_product_0(shell_top_sa_pe_bw_1_1),
        .tmp_product_1({\shell_top_sa_pe_bw_0_3_reg_n_0_[31] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[30] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[29] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[28] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[27] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[26] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[25] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[24] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[23] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[22] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[21] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[20] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[19] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[18] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[17] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[16] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[15] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[14] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[13] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[12] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[11] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[10] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[9] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[8] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[7] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[6] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[5] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[4] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[3] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[2] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[1] ,\shell_top_sa_pe_bw_0_3_reg_n_0_[0] }),
        .tmp_product_2(shell_top_sa_pe_ri_0_0),
        .tmp_product__0_0(\ap_CS_fsm_reg[0]_rep_n_0 ),
        .tmp_product__0_1(\ap_CS_fsm_reg[3]_rep__0_n_0 ),
        .tmp_product__0_2(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .tmp_product__0_3(\ap_CS_fsm_reg[3]_rep__1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_12 mul_32s_32s_32_2_1_U7
       (.D({buff0_reg__1_2,mul_32s_32s_32_2_1_U7_n_18,mul_32s_32s_32_2_1_U7_n_19,mul_32s_32s_32_2_1_U7_n_20,mul_32s_32s_32_2_1_U7_n_21,mul_32s_32s_32_2_1_U7_n_22,mul_32s_32s_32_2_1_U7_n_23,mul_32s_32s_32_2_1_U7_n_24,mul_32s_32s_32_2_1_U7_n_25,mul_32s_32s_32_2_1_U7_n_26,mul_32s_32s_32_2_1_U7_n_27,mul_32s_32s_32_2_1_U7_n_28,mul_32s_32s_32_2_1_U7_n_29,mul_32s_32s_32_2_1_U7_n_30,mul_32s_32s_32_2_1_U7_n_31,mul_32s_32s_32_2_1_U7_n_32,mul_32s_32s_32_2_1_U7_n_33}),
        .Q(in_a_reg_394),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter4_reg(mul_32s_32s_32_2_1_U7_n_0),
        .ap_enable_reg_pp0_iter4_reg_0(mul_32s_32s_32_2_1_U7_n_1),
        .buff0_reg_0(value_b_9_reg_481),
        .buff0_reg_1(value_b_8_reg_496),
        .grp_fu_511_ce(grp_fu_511_ce),
        .tmp_product_0(in_b_reg_436),
        .tmp_product_1(shell_top_sa_pe_ri_0_1),
        .tmp_product_2(shell_top_sa_pe_ri_0_2),
        .tmp_product_3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .tmp_product__0_0(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .tmp_product__0_1(\ap_CS_fsm_reg[3]_rep__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_13 mul_32s_32s_32_2_1_U8
       (.D({buff0_reg__1_3,mul_32s_32s_32_2_1_U8_n_16,mul_32s_32s_32_2_1_U8_n_17,mul_32s_32s_32_2_1_U8_n_18,mul_32s_32s_32_2_1_U8_n_19,mul_32s_32s_32_2_1_U8_n_20,mul_32s_32s_32_2_1_U8_n_21,mul_32s_32s_32_2_1_U8_n_22,mul_32s_32s_32_2_1_U8_n_23,mul_32s_32s_32_2_1_U8_n_24,mul_32s_32s_32_2_1_U8_n_25,mul_32s_32s_32_2_1_U8_n_26,mul_32s_32s_32_2_1_U8_n_27,mul_32s_32s_32_2_1_U8_n_28,mul_32s_32s_32_2_1_U8_n_29,mul_32s_32s_32_2_1_U8_n_30,mul_32s_32s_32_2_1_U8_n_31}),
        .Q(value_a_9_reg_406),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .buff0_reg_0({\value_a_8_reg_421_reg_n_0_[31] ,\value_a_8_reg_421_reg_n_0_[30] ,\value_a_8_reg_421_reg_n_0_[29] ,\value_a_8_reg_421_reg_n_0_[28] ,\value_a_8_reg_421_reg_n_0_[27] ,\value_a_8_reg_421_reg_n_0_[26] ,\value_a_8_reg_421_reg_n_0_[25] ,\value_a_8_reg_421_reg_n_0_[24] ,\value_a_8_reg_421_reg_n_0_[23] ,\value_a_8_reg_421_reg_n_0_[22] ,\value_a_8_reg_421_reg_n_0_[21] ,\value_a_8_reg_421_reg_n_0_[20] ,\value_a_8_reg_421_reg_n_0_[19] ,\value_a_8_reg_421_reg_n_0_[18] ,\value_a_8_reg_421_reg_n_0_[17] ,\value_a_8_reg_421_reg_n_0_[16] ,\value_a_8_reg_421_reg_n_0_[15] ,\value_a_8_reg_421_reg_n_0_[14] ,\value_a_8_reg_421_reg_n_0_[13] ,\value_a_8_reg_421_reg_n_0_[12] ,\value_a_8_reg_421_reg_n_0_[11] ,\value_a_8_reg_421_reg_n_0_[10] ,\value_a_8_reg_421_reg_n_0_[9] ,\value_a_8_reg_421_reg_n_0_[8] ,\value_a_8_reg_421_reg_n_0_[7] ,\value_a_8_reg_421_reg_n_0_[6] ,\value_a_8_reg_421_reg_n_0_[5] ,\value_a_8_reg_421_reg_n_0_[4] ,\value_a_8_reg_421_reg_n_0_[3] ,\value_a_8_reg_421_reg_n_0_[2] ,\value_a_8_reg_421_reg_n_0_[1] ,\value_a_8_reg_421_reg_n_0_[0] }),
        .buff0_reg_1(in_a_3_reg_466),
        .buff0_reg_2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .grp_fu_511_ce(grp_fu_511_ce),
        .tmp_product_0(shell_top_sa_pe_bw_0_0),
        .tmp_product_1(shell_top_sa_pe_bw_1_0),
        .tmp_product_2(shell_top_sa_pe_bw_2_0),
        .tmp_product__0_0(mul_32s_32s_32_2_1_U7_n_0),
        .tmp_product__0_1(mul_32s_32s_32_2_1_U7_n_1));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln50_reg_2116_reg
       (.A({A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A[16],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln50_reg_2116_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln50_reg_2116_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln50_reg_2116_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln50_reg_2116_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(phi_mul_fu_2181),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(phi_mul_fu_2181),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln50_reg_21160),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln50_reg_2116_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln50_reg_2116_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln50_reg_2116_reg_P_UNCONNECTED[47:30],mul_ln50_reg_2116_reg_n_76,mul_ln50_reg_2116_reg_n_77,mul_ln50_reg_2116_reg_n_78,mul_ln50_reg_2116_reg_n_79,mul_ln50_reg_2116_reg_n_80,mul_ln50_reg_2116_reg_n_81,mul_ln50_reg_2116_reg_n_82,mul_ln50_reg_2116_reg_n_83,mul_ln50_reg_2116_reg_n_84,mul_ln50_reg_2116_reg_n_85,mul_ln50_reg_2116_reg_n_86,mul_ln50_reg_2116_reg_n_87,mul_ln50_reg_2116_reg_n_88,mul_ln50_reg_2116_reg_n_89,mul_ln50_reg_2116_reg_n_90,mul_ln50_reg_2116_reg_n_91,mul_ln50_reg_2116_reg_n_92,mul_ln50_reg_2116_reg_n_93,mul_ln50_reg_2116_reg_n_94,mul_ln50_reg_2116_reg_n_95,mul_ln50_reg_2116_reg_n_96,mul_ln50_reg_2116_reg_n_97,mul_ln50_reg_2116_reg_n_98,mul_ln50_reg_2116_reg_n_99,mul_ln50_reg_2116_reg_n_100,mul_ln50_reg_2116_reg_n_101,mul_ln50_reg_2116_reg_n_102,mul_ln50_reg_2116_reg_n_103,mul_ln50_reg_2116_reg_n_104,mul_ln50_reg_2116_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln50_reg_2116_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln50_reg_2116_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln50_reg_2116_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln50_reg_2116_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln53_1_reg_2129_reg
       (.A({add_ln51_3_fu_808_p2[16],add_ln51_3_fu_808_p2[16],add_ln51_3_fu_808_p2[16],add_ln51_3_fu_808_p2[16],add_ln51_3_fu_808_p2[16],add_ln51_3_fu_808_p2[16],add_ln51_3_fu_808_p2[16],add_ln51_3_fu_808_p2[16],add_ln51_3_fu_808_p2[16],add_ln51_3_fu_808_p2[16],add_ln51_3_fu_808_p2[16],add_ln51_3_fu_808_p2[16],add_ln51_3_fu_808_p2[16],add_ln51_3_fu_808_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln53_1_reg_2129_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln53_1_reg_2129_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln53_1_reg_2129_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln53_1_reg_2129_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(phi_mul_fu_2181),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(phi_mul_fu_2181),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln50_reg_21160),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln53_1_reg_2129_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln53_1_reg_2129_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln53_1_reg_2129_reg_P_UNCONNECTED[47:30],mul_ln53_1_reg_2129_reg_n_76,mul_ln53_1_reg_2129_reg_n_77,mul_ln53_1_reg_2129_reg_n_78,mul_ln53_1_reg_2129_reg_n_79,mul_ln53_1_reg_2129_reg_n_80,mul_ln53_1_reg_2129_reg_n_81,mul_ln53_1_reg_2129_reg_n_82,mul_ln53_1_reg_2129_reg_n_83,mul_ln53_1_reg_2129_reg_n_84,mul_ln53_1_reg_2129_reg_n_85,mul_ln53_1_reg_2129_reg_n_86,mul_ln53_1_reg_2129_reg_n_87,mul_ln53_1_reg_2129_reg_n_88,mul_ln53_1_reg_2129_reg_n_89,mul_ln53_1_reg_2129_reg_n_90,mul_ln53_1_reg_2129_reg_n_91,mul_ln53_1_reg_2129_reg_n_92,mul_ln53_1_reg_2129_reg_n_93,mul_ln53_1_reg_2129_reg_n_94,mul_ln53_1_reg_2129_reg_n_95,mul_ln53_1_reg_2129_reg_n_96,mul_ln53_1_reg_2129_reg_n_97,mul_ln53_1_reg_2129_reg_n_98,mul_ln53_1_reg_2129_reg_n_99,mul_ln53_1_reg_2129_reg_n_100,mul_ln53_1_reg_2129_reg_n_101,mul_ln53_1_reg_2129_reg_n_102,mul_ln53_1_reg_2129_reg_n_103,mul_ln53_1_reg_2129_reg_n_104,mul_ln53_1_reg_2129_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln53_1_reg_2129_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln53_1_reg_2129_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln53_1_reg_2129_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln53_1_reg_2129_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln53_2_reg_2134_reg
       (.A({add_ln51_5_fu_864_p2[16],add_ln51_5_fu_864_p2[16],add_ln51_5_fu_864_p2[16],add_ln51_5_fu_864_p2[16],add_ln51_5_fu_864_p2[16],add_ln51_5_fu_864_p2[16],add_ln51_5_fu_864_p2[16],add_ln51_5_fu_864_p2[16],add_ln51_5_fu_864_p2[16],add_ln51_5_fu_864_p2[16],add_ln51_5_fu_864_p2[16],add_ln51_5_fu_864_p2[16],add_ln51_5_fu_864_p2[16],add_ln51_5_fu_864_p2,k_fu_594_p2[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln53_2_reg_2134_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln53_2_reg_2134_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln53_2_reg_2134_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln53_2_reg_2134_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(phi_mul_fu_2181),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(phi_mul_fu_2181),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln50_reg_21160),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln53_2_reg_2134_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln53_2_reg_2134_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln53_2_reg_2134_reg_P_UNCONNECTED[47:30],mul_ln53_2_reg_2134_reg_n_76,mul_ln53_2_reg_2134_reg_n_77,mul_ln53_2_reg_2134_reg_n_78,mul_ln53_2_reg_2134_reg_n_79,mul_ln53_2_reg_2134_reg_n_80,mul_ln53_2_reg_2134_reg_n_81,mul_ln53_2_reg_2134_reg_n_82,mul_ln53_2_reg_2134_reg_n_83,mul_ln53_2_reg_2134_reg_n_84,mul_ln53_2_reg_2134_reg_n_85,mul_ln53_2_reg_2134_reg_n_86,mul_ln53_2_reg_2134_reg_n_87,mul_ln53_2_reg_2134_reg_n_88,mul_ln53_2_reg_2134_reg_n_89,mul_ln53_2_reg_2134_reg_n_90,mul_ln53_2_reg_2134_reg_n_91,mul_ln53_2_reg_2134_reg_n_92,mul_ln53_2_reg_2134_reg_n_93,mul_ln53_2_reg_2134_reg_n_94,mul_ln53_2_reg_2134_reg_n_95,mul_ln53_2_reg_2134_reg_n_96,mul_ln53_2_reg_2134_reg_n_97,mul_ln53_2_reg_2134_reg_n_98,mul_ln53_2_reg_2134_reg_n_99,mul_ln53_2_reg_2134_reg_n_100,mul_ln53_2_reg_2134_reg_n_101,mul_ln53_2_reg_2134_reg_n_102,mul_ln53_2_reg_2134_reg_n_103,mul_ln53_2_reg_2134_reg_n_104,mul_ln53_2_reg_2134_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln53_2_reg_2134_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln53_2_reg_2134_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln53_2_reg_2134_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln53_2_reg_2134_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln53_reg_2124_reg
       (.A({add_ln51_1_fu_772_p2[16],add_ln51_1_fu_772_p2[16],add_ln51_1_fu_772_p2[16],add_ln51_1_fu_772_p2[16],add_ln51_1_fu_772_p2[16],add_ln51_1_fu_772_p2[16],add_ln51_1_fu_772_p2[16],add_ln51_1_fu_772_p2[16],add_ln51_1_fu_772_p2[16],add_ln51_1_fu_772_p2[16],add_ln51_1_fu_772_p2[16],add_ln51_1_fu_772_p2[16],add_ln51_1_fu_772_p2[16],add_ln51_1_fu_772_p2,k_fu_594_p2[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln53_reg_2124_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln53_reg_2124_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln53_reg_2124_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln53_reg_2124_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(phi_mul_fu_2181),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(phi_mul_fu_2181),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln50_reg_21160),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln53_reg_2124_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln53_reg_2124_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln53_reg_2124_reg_P_UNCONNECTED[47:30],mul_ln53_reg_2124_reg_n_76,mul_ln53_reg_2124_reg_n_77,mul_ln53_reg_2124_reg_n_78,mul_ln53_reg_2124_reg_n_79,mul_ln53_reg_2124_reg_n_80,mul_ln53_reg_2124_reg_n_81,mul_ln53_reg_2124_reg_n_82,mul_ln53_reg_2124_reg_n_83,mul_ln53_reg_2124_reg_n_84,mul_ln53_reg_2124_reg_n_85,mul_ln53_reg_2124_reg_n_86,mul_ln53_reg_2124_reg_n_87,mul_ln53_reg_2124_reg_n_88,mul_ln53_reg_2124_reg_n_89,mul_ln53_reg_2124_reg_n_90,mul_ln53_reg_2124_reg_n_91,mul_ln53_reg_2124_reg_n_92,mul_ln53_reg_2124_reg_n_93,mul_ln53_reg_2124_reg_n_94,mul_ln53_reg_2124_reg_n_95,mul_ln53_reg_2124_reg_n_96,mul_ln53_reg_2124_reg_n_97,mul_ln53_reg_2124_reg_n_98,mul_ln53_reg_2124_reg_n_99,mul_ln53_reg_2124_reg_n_100,mul_ln53_reg_2124_reg_n_101,mul_ln53_reg_2124_reg_n_102,mul_ln53_reg_2124_reg_n_103,mul_ln53_reg_2124_reg_n_104,mul_ln53_reg_2124_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln53_reg_2124_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln53_reg_2124_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln53_reg_2124_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln53_reg_2124_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \phi_mul_fu_218[0]_i_2 
       (.I0(icmp_ln143_reg_2022),
        .I1(\and_ln20_1_reg_2051_reg[0]_1 ),
        .I2(\ap_CS_fsm_reg[0]_rep__2_n_0 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_done_reg2),
        .O(phi_mul_fu_21806_out));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[0]_i_4 
       (.I0(in_0[3]),
        .I1(phi_mul_fu_218_reg[3]),
        .O(\phi_mul_fu_218[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[0]_i_5 
       (.I0(in_0[2]),
        .I1(phi_mul_fu_218_reg[2]),
        .O(\phi_mul_fu_218[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[0]_i_6 
       (.I0(in_0[1]),
        .I1(phi_mul_fu_218_reg[1]),
        .O(\phi_mul_fu_218[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[0]_i_7 
       (.I0(in_0[0]),
        .I1(phi_mul_fu_218_reg[0]),
        .O(\phi_mul_fu_218[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[12]_i_2 
       (.I0(in_0[15]),
        .I1(phi_mul_fu_218_reg[15]),
        .O(\phi_mul_fu_218[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[12]_i_3 
       (.I0(in_0[14]),
        .I1(phi_mul_fu_218_reg[14]),
        .O(\phi_mul_fu_218[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[12]_i_4 
       (.I0(in_0[13]),
        .I1(phi_mul_fu_218_reg[13]),
        .O(\phi_mul_fu_218[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[12]_i_5 
       (.I0(in_0[12]),
        .I1(phi_mul_fu_218_reg[12]),
        .O(\phi_mul_fu_218[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[4]_i_2 
       (.I0(in_0[7]),
        .I1(phi_mul_fu_218_reg[7]),
        .O(\phi_mul_fu_218[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[4]_i_3 
       (.I0(in_0[6]),
        .I1(phi_mul_fu_218_reg[6]),
        .O(\phi_mul_fu_218[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[4]_i_4 
       (.I0(in_0[5]),
        .I1(phi_mul_fu_218_reg[5]),
        .O(\phi_mul_fu_218[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[4]_i_5 
       (.I0(in_0[4]),
        .I1(phi_mul_fu_218_reg[4]),
        .O(\phi_mul_fu_218[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[8]_i_2 
       (.I0(in_0[11]),
        .I1(phi_mul_fu_218_reg[11]),
        .O(\phi_mul_fu_218[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[8]_i_3 
       (.I0(in_0[10]),
        .I1(phi_mul_fu_218_reg[10]),
        .O(\phi_mul_fu_218[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[8]_i_4 
       (.I0(in_0[9]),
        .I1(phi_mul_fu_218_reg[9]),
        .O(\phi_mul_fu_218[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_218[8]_i_5 
       (.I0(in_0[8]),
        .I1(phi_mul_fu_218_reg[8]),
        .O(\phi_mul_fu_218[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[0]_i_3_n_7 ),
        .Q(phi_mul_fu_218_reg[0]),
        .R(phi_mul_fu_2180));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_218_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\phi_mul_fu_218_reg[0]_i_3_n_0 ,\phi_mul_fu_218_reg[0]_i_3_n_1 ,\phi_mul_fu_218_reg[0]_i_3_n_2 ,\phi_mul_fu_218_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(in_0[3:0]),
        .O({\phi_mul_fu_218_reg[0]_i_3_n_4 ,\phi_mul_fu_218_reg[0]_i_3_n_5 ,\phi_mul_fu_218_reg[0]_i_3_n_6 ,\phi_mul_fu_218_reg[0]_i_3_n_7 }),
        .S({\phi_mul_fu_218[0]_i_4_n_0 ,\phi_mul_fu_218[0]_i_5_n_0 ,\phi_mul_fu_218[0]_i_6_n_0 ,\phi_mul_fu_218[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[8]_i_1_n_5 ),
        .Q(phi_mul_fu_218_reg[10]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[8]_i_1_n_4 ),
        .Q(phi_mul_fu_218_reg[11]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[12]_i_1_n_7 ),
        .Q(phi_mul_fu_218_reg[12]),
        .R(phi_mul_fu_2180));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_218_reg[12]_i_1 
       (.CI(\phi_mul_fu_218_reg[8]_i_1_n_0 ),
        .CO({\phi_mul_fu_218_reg[12]_i_1_n_0 ,\phi_mul_fu_218_reg[12]_i_1_n_1 ,\phi_mul_fu_218_reg[12]_i_1_n_2 ,\phi_mul_fu_218_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_0[15:12]),
        .O({\phi_mul_fu_218_reg[12]_i_1_n_4 ,\phi_mul_fu_218_reg[12]_i_1_n_5 ,\phi_mul_fu_218_reg[12]_i_1_n_6 ,\phi_mul_fu_218_reg[12]_i_1_n_7 }),
        .S({\phi_mul_fu_218[12]_i_2_n_0 ,\phi_mul_fu_218[12]_i_3_n_0 ,\phi_mul_fu_218[12]_i_4_n_0 ,\phi_mul_fu_218[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[12]_i_1_n_6 ),
        .Q(phi_mul_fu_218_reg[13]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[12]_i_1_n_5 ),
        .Q(phi_mul_fu_218_reg[14]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[12]_i_1_n_4 ),
        .Q(phi_mul_fu_218_reg[15]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[16] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[16]_i_1_n_7 ),
        .Q(phi_mul_fu_218_reg[16]),
        .R(phi_mul_fu_2180));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_218_reg[16]_i_1 
       (.CI(\phi_mul_fu_218_reg[12]_i_1_n_0 ),
        .CO({\phi_mul_fu_218_reg[16]_i_1_n_0 ,\phi_mul_fu_218_reg[16]_i_1_n_1 ,\phi_mul_fu_218_reg[16]_i_1_n_2 ,\phi_mul_fu_218_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_mul_fu_218_reg[16]_i_1_n_4 ,\phi_mul_fu_218_reg[16]_i_1_n_5 ,\phi_mul_fu_218_reg[16]_i_1_n_6 ,\phi_mul_fu_218_reg[16]_i_1_n_7 }),
        .S(phi_mul_fu_218_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[17] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[16]_i_1_n_6 ),
        .Q(phi_mul_fu_218_reg[17]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[18] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[16]_i_1_n_5 ),
        .Q(phi_mul_fu_218_reg[18]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[19] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[16]_i_1_n_4 ),
        .Q(phi_mul_fu_218_reg[19]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[0]_i_3_n_6 ),
        .Q(phi_mul_fu_218_reg[1]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[20] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[20]_i_1_n_7 ),
        .Q(phi_mul_fu_218_reg[20]),
        .R(phi_mul_fu_2180));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_218_reg[20]_i_1 
       (.CI(\phi_mul_fu_218_reg[16]_i_1_n_0 ),
        .CO({\phi_mul_fu_218_reg[20]_i_1_n_0 ,\phi_mul_fu_218_reg[20]_i_1_n_1 ,\phi_mul_fu_218_reg[20]_i_1_n_2 ,\phi_mul_fu_218_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_mul_fu_218_reg[20]_i_1_n_4 ,\phi_mul_fu_218_reg[20]_i_1_n_5 ,\phi_mul_fu_218_reg[20]_i_1_n_6 ,\phi_mul_fu_218_reg[20]_i_1_n_7 }),
        .S(phi_mul_fu_218_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[21] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[20]_i_1_n_6 ),
        .Q(phi_mul_fu_218_reg[21]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[22] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[20]_i_1_n_5 ),
        .Q(phi_mul_fu_218_reg[22]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[23] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[20]_i_1_n_4 ),
        .Q(phi_mul_fu_218_reg[23]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[24] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[24]_i_1_n_7 ),
        .Q(phi_mul_fu_218_reg[24]),
        .R(phi_mul_fu_2180));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_218_reg[24]_i_1 
       (.CI(\phi_mul_fu_218_reg[20]_i_1_n_0 ),
        .CO({\phi_mul_fu_218_reg[24]_i_1_n_0 ,\phi_mul_fu_218_reg[24]_i_1_n_1 ,\phi_mul_fu_218_reg[24]_i_1_n_2 ,\phi_mul_fu_218_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_mul_fu_218_reg[24]_i_1_n_4 ,\phi_mul_fu_218_reg[24]_i_1_n_5 ,\phi_mul_fu_218_reg[24]_i_1_n_6 ,\phi_mul_fu_218_reg[24]_i_1_n_7 }),
        .S(phi_mul_fu_218_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[25] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[24]_i_1_n_6 ),
        .Q(phi_mul_fu_218_reg[25]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[26] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[24]_i_1_n_5 ),
        .Q(phi_mul_fu_218_reg[26]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[27] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[24]_i_1_n_4 ),
        .Q(phi_mul_fu_218_reg[27]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[28] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[28]_i_1_n_7 ),
        .Q(phi_mul_fu_218_reg[28]),
        .R(phi_mul_fu_2180));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_218_reg[28]_i_1 
       (.CI(\phi_mul_fu_218_reg[24]_i_1_n_0 ),
        .CO({\NLW_phi_mul_fu_218_reg[28]_i_1_CO_UNCONNECTED [3:1],\phi_mul_fu_218_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_phi_mul_fu_218_reg[28]_i_1_O_UNCONNECTED [3:2],\phi_mul_fu_218_reg[28]_i_1_n_6 ,\phi_mul_fu_218_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,phi_mul_fu_218_reg[29:28]}));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[29] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[28]_i_1_n_6 ),
        .Q(phi_mul_fu_218_reg[29]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[0]_i_3_n_5 ),
        .Q(phi_mul_fu_218_reg[2]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[0]_i_3_n_4 ),
        .Q(phi_mul_fu_218_reg[3]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[4]_i_1_n_7 ),
        .Q(phi_mul_fu_218_reg[4]),
        .R(phi_mul_fu_2180));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_218_reg[4]_i_1 
       (.CI(\phi_mul_fu_218_reg[0]_i_3_n_0 ),
        .CO({\phi_mul_fu_218_reg[4]_i_1_n_0 ,\phi_mul_fu_218_reg[4]_i_1_n_1 ,\phi_mul_fu_218_reg[4]_i_1_n_2 ,\phi_mul_fu_218_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_0[7:4]),
        .O({\phi_mul_fu_218_reg[4]_i_1_n_4 ,\phi_mul_fu_218_reg[4]_i_1_n_5 ,\phi_mul_fu_218_reg[4]_i_1_n_6 ,\phi_mul_fu_218_reg[4]_i_1_n_7 }),
        .S({\phi_mul_fu_218[4]_i_2_n_0 ,\phi_mul_fu_218[4]_i_3_n_0 ,\phi_mul_fu_218[4]_i_4_n_0 ,\phi_mul_fu_218[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[4]_i_1_n_6 ),
        .Q(phi_mul_fu_218_reg[5]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[4]_i_1_n_5 ),
        .Q(phi_mul_fu_218_reg[6]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[4]_i_1_n_4 ),
        .Q(phi_mul_fu_218_reg[7]),
        .R(phi_mul_fu_2180));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[8]_i_1_n_7 ),
        .Q(phi_mul_fu_218_reg[8]),
        .R(phi_mul_fu_2180));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_218_reg[8]_i_1 
       (.CI(\phi_mul_fu_218_reg[4]_i_1_n_0 ),
        .CO({\phi_mul_fu_218_reg[8]_i_1_n_0 ,\phi_mul_fu_218_reg[8]_i_1_n_1 ,\phi_mul_fu_218_reg[8]_i_1_n_2 ,\phi_mul_fu_218_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in_0[11:8]),
        .O({\phi_mul_fu_218_reg[8]_i_1_n_4 ,\phi_mul_fu_218_reg[8]_i_1_n_5 ,\phi_mul_fu_218_reg[8]_i_1_n_6 ,\phi_mul_fu_218_reg[8]_i_1_n_7 }),
        .S({\phi_mul_fu_218[8]_i_2_n_0 ,\phi_mul_fu_218[8]_i_3_n_0 ,\phi_mul_fu_218[8]_i_4_n_0 ,\phi_mul_fu_218[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_218_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_21806_out),
        .D(\phi_mul_fu_218_reg[8]_i_1_n_6 ),
        .Q(phi_mul_fu_218_reg[9]),
        .R(phi_mul_fu_2180));
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .I1(dout[32]),
        .O(ready_for_outstanding));
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1__0
       (.I0(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY),
        .I1(ready_for_outstanding_reg_0[32]),
        .O(ready_for_outstanding_1));
  LUT6 #(
    .INIT(64'hFFD5FFD5FFD5D5D5)) 
    \reg_539[31]_i_1 
       (.I0(\reg_539[31]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I4(mul_ln50_reg_21160),
        .I5(ap_done_reg2),
        .O(reg_5390));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \reg_539[31]_i_3 
       (.I0(phi_mul_fu_2181),
        .I1(ap_enable_reg_pp0_iter3),
        .O(\reg_539[31]_i_3_n_0 ));
  FDRE \reg_539_reg[0] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_42),
        .Q(reg_539[0]),
        .R(1'b0));
  FDRE \reg_539_reg[10] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_32),
        .Q(reg_539[10]),
        .R(1'b0));
  FDRE \reg_539_reg[11] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_31),
        .Q(reg_539[11]),
        .R(1'b0));
  FDRE \reg_539_reg[12] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_30),
        .Q(reg_539[12]),
        .R(1'b0));
  FDRE \reg_539_reg[13] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_29),
        .Q(reg_539[13]),
        .R(1'b0));
  FDRE \reg_539_reg[14] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_28),
        .Q(reg_539[14]),
        .R(1'b0));
  FDRE \reg_539_reg[15] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_27),
        .Q(reg_539[15]),
        .R(1'b0));
  FDRE \reg_539_reg[16] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[16]),
        .Q(reg_539[16]),
        .R(1'b0));
  FDRE \reg_539_reg[17] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[17]),
        .Q(reg_539[17]),
        .R(1'b0));
  FDRE \reg_539_reg[18] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[18]),
        .Q(reg_539[18]),
        .R(1'b0));
  FDRE \reg_539_reg[19] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[19]),
        .Q(reg_539[19]),
        .R(1'b0));
  FDRE \reg_539_reg[1] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_41),
        .Q(reg_539[1]),
        .R(1'b0));
  FDRE \reg_539_reg[20] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[20]),
        .Q(reg_539[20]),
        .R(1'b0));
  FDRE \reg_539_reg[21] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[21]),
        .Q(reg_539[21]),
        .R(1'b0));
  FDRE \reg_539_reg[22] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[22]),
        .Q(reg_539[22]),
        .R(1'b0));
  FDRE \reg_539_reg[23] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[23]),
        .Q(reg_539[23]),
        .R(1'b0));
  FDRE \reg_539_reg[24] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[24]),
        .Q(reg_539[24]),
        .R(1'b0));
  FDRE \reg_539_reg[25] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[25]),
        .Q(reg_539[25]),
        .R(1'b0));
  FDRE \reg_539_reg[26] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[26]),
        .Q(reg_539[26]),
        .R(1'b0));
  FDRE \reg_539_reg[27] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[27]),
        .Q(reg_539[27]),
        .R(1'b0));
  FDRE \reg_539_reg[28] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[28]),
        .Q(reg_539[28]),
        .R(1'b0));
  FDRE \reg_539_reg[29] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[29]),
        .Q(reg_539[29]),
        .R(1'b0));
  FDRE \reg_539_reg[2] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_40),
        .Q(reg_539[2]),
        .R(1'b0));
  FDRE \reg_539_reg[30] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[30]),
        .Q(reg_539[30]),
        .R(1'b0));
  FDRE \reg_539_reg[31] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(buff0_reg__1[31]),
        .Q(reg_539[31]),
        .R(1'b0));
  FDRE \reg_539_reg[3] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_39),
        .Q(reg_539[3]),
        .R(1'b0));
  FDRE \reg_539_reg[4] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_38),
        .Q(reg_539[4]),
        .R(1'b0));
  FDRE \reg_539_reg[5] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_37),
        .Q(reg_539[5]),
        .R(1'b0));
  FDRE \reg_539_reg[6] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_36),
        .Q(reg_539[6]),
        .R(1'b0));
  FDRE \reg_539_reg[7] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_35),
        .Q(reg_539[7]),
        .R(1'b0));
  FDRE \reg_539_reg[8] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_34),
        .Q(reg_539[8]),
        .R(1'b0));
  FDRE \reg_539_reg[9] 
       (.C(ap_clk),
        .CE(reg_5390),
        .D(mul_32s_32s_32_2_1_U4_n_33),
        .Q(reg_539[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \reg_543[31]_i_1 
       (.I0(mul_ln50_reg_21160),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I2(phi_mul_fu_2181),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .O(reg_5430));
  FDRE \reg_543_reg[0] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_31),
        .Q(reg_543[0]),
        .R(1'b0));
  FDRE \reg_543_reg[10] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_21),
        .Q(reg_543[10]),
        .R(1'b0));
  FDRE \reg_543_reg[11] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_20),
        .Q(reg_543[11]),
        .R(1'b0));
  FDRE \reg_543_reg[12] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_19),
        .Q(reg_543[12]),
        .R(1'b0));
  FDRE \reg_543_reg[13] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_18),
        .Q(reg_543[13]),
        .R(1'b0));
  FDRE \reg_543_reg[14] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_17),
        .Q(reg_543[14]),
        .R(1'b0));
  FDRE \reg_543_reg[15] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_16),
        .Q(reg_543[15]),
        .R(1'b0));
  FDRE \reg_543_reg[16] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[16]),
        .Q(reg_543[16]),
        .R(1'b0));
  FDRE \reg_543_reg[17] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[17]),
        .Q(reg_543[17]),
        .R(1'b0));
  FDRE \reg_543_reg[18] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[18]),
        .Q(reg_543[18]),
        .R(1'b0));
  FDRE \reg_543_reg[19] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[19]),
        .Q(reg_543[19]),
        .R(1'b0));
  FDRE \reg_543_reg[1] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_30),
        .Q(reg_543[1]),
        .R(1'b0));
  FDRE \reg_543_reg[20] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[20]),
        .Q(reg_543[20]),
        .R(1'b0));
  FDRE \reg_543_reg[21] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[21]),
        .Q(reg_543[21]),
        .R(1'b0));
  FDRE \reg_543_reg[22] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[22]),
        .Q(reg_543[22]),
        .R(1'b0));
  FDRE \reg_543_reg[23] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[23]),
        .Q(reg_543[23]),
        .R(1'b0));
  FDRE \reg_543_reg[24] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[24]),
        .Q(reg_543[24]),
        .R(1'b0));
  FDRE \reg_543_reg[25] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[25]),
        .Q(reg_543[25]),
        .R(1'b0));
  FDRE \reg_543_reg[26] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[26]),
        .Q(reg_543[26]),
        .R(1'b0));
  FDRE \reg_543_reg[27] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[27]),
        .Q(reg_543[27]),
        .R(1'b0));
  FDRE \reg_543_reg[28] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[28]),
        .Q(reg_543[28]),
        .R(1'b0));
  FDRE \reg_543_reg[29] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[29]),
        .Q(reg_543[29]),
        .R(1'b0));
  FDRE \reg_543_reg[2] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_29),
        .Q(reg_543[2]),
        .R(1'b0));
  FDRE \reg_543_reg[30] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[30]),
        .Q(reg_543[30]),
        .R(1'b0));
  FDRE \reg_543_reg[31] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(buff0_reg__1_0[31]),
        .Q(reg_543[31]),
        .R(1'b0));
  FDRE \reg_543_reg[3] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_28),
        .Q(reg_543[3]),
        .R(1'b0));
  FDRE \reg_543_reg[4] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_27),
        .Q(reg_543[4]),
        .R(1'b0));
  FDRE \reg_543_reg[5] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_26),
        .Q(reg_543[5]),
        .R(1'b0));
  FDRE \reg_543_reg[6] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_25),
        .Q(reg_543[6]),
        .R(1'b0));
  FDRE \reg_543_reg[7] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_24),
        .Q(reg_543[7]),
        .R(1'b0));
  FDRE \reg_543_reg[8] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_23),
        .Q(reg_543[8]),
        .R(1'b0));
  FDRE \reg_543_reg[9] 
       (.C(ap_clk),
        .CE(reg_5430),
        .D(mul_32s_32s_32_2_1_U5_n_22),
        .Q(reg_543[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_547[31]_i_1 
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .I1(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .I2(phi_mul_fu_2181),
        .I3(ap_enable_reg_pp0_iter4),
        .O(reg_5470));
  FDRE \reg_547_reg[0] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_31),
        .Q(reg_547[0]),
        .R(1'b0));
  FDRE \reg_547_reg[10] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_21),
        .Q(reg_547[10]),
        .R(1'b0));
  FDRE \reg_547_reg[11] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_20),
        .Q(reg_547[11]),
        .R(1'b0));
  FDRE \reg_547_reg[12] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_19),
        .Q(reg_547[12]),
        .R(1'b0));
  FDRE \reg_547_reg[13] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_18),
        .Q(reg_547[13]),
        .R(1'b0));
  FDRE \reg_547_reg[14] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_17),
        .Q(reg_547[14]),
        .R(1'b0));
  FDRE \reg_547_reg[15] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_16),
        .Q(reg_547[15]),
        .R(1'b0));
  FDRE \reg_547_reg[16] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[16]),
        .Q(reg_547[16]),
        .R(1'b0));
  FDRE \reg_547_reg[17] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[17]),
        .Q(reg_547[17]),
        .R(1'b0));
  FDRE \reg_547_reg[18] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[18]),
        .Q(reg_547[18]),
        .R(1'b0));
  FDRE \reg_547_reg[19] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[19]),
        .Q(reg_547[19]),
        .R(1'b0));
  FDRE \reg_547_reg[1] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_30),
        .Q(reg_547[1]),
        .R(1'b0));
  FDRE \reg_547_reg[20] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[20]),
        .Q(reg_547[20]),
        .R(1'b0));
  FDRE \reg_547_reg[21] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[21]),
        .Q(reg_547[21]),
        .R(1'b0));
  FDRE \reg_547_reg[22] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[22]),
        .Q(reg_547[22]),
        .R(1'b0));
  FDRE \reg_547_reg[23] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[23]),
        .Q(reg_547[23]),
        .R(1'b0));
  FDRE \reg_547_reg[24] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[24]),
        .Q(reg_547[24]),
        .R(1'b0));
  FDRE \reg_547_reg[25] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[25]),
        .Q(reg_547[25]),
        .R(1'b0));
  FDRE \reg_547_reg[26] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[26]),
        .Q(reg_547[26]),
        .R(1'b0));
  FDRE \reg_547_reg[27] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[27]),
        .Q(reg_547[27]),
        .R(1'b0));
  FDRE \reg_547_reg[28] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[28]),
        .Q(reg_547[28]),
        .R(1'b0));
  FDRE \reg_547_reg[29] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[29]),
        .Q(reg_547[29]),
        .R(1'b0));
  FDRE \reg_547_reg[2] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_29),
        .Q(reg_547[2]),
        .R(1'b0));
  FDRE \reg_547_reg[30] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[30]),
        .Q(reg_547[30]),
        .R(1'b0));
  FDRE \reg_547_reg[31] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(buff0_reg__1_1[31]),
        .Q(reg_547[31]),
        .R(1'b0));
  FDRE \reg_547_reg[3] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_28),
        .Q(reg_547[3]),
        .R(1'b0));
  FDRE \reg_547_reg[4] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_27),
        .Q(reg_547[4]),
        .R(1'b0));
  FDRE \reg_547_reg[5] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_26),
        .Q(reg_547[5]),
        .R(1'b0));
  FDRE \reg_547_reg[6] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_25),
        .Q(reg_547[6]),
        .R(1'b0));
  FDRE \reg_547_reg[7] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_24),
        .Q(reg_547[7]),
        .R(1'b0));
  FDRE \reg_547_reg[8] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_23),
        .Q(reg_547[8]),
        .R(1'b0));
  FDRE \reg_547_reg[9] 
       (.C(ap_clk),
        .CE(reg_5470),
        .D(mul_32s_32s_32_2_1_U6_n_22),
        .Q(reg_547[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8F8F888)) 
    \reg_551[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(phi_mul_fu_2181),
        .I4(mul_ln50_reg_21160),
        .O(reg_5510));
  FDRE \reg_551_reg[0] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_33),
        .Q(reg_551[0]),
        .R(1'b0));
  FDRE \reg_551_reg[10] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_23),
        .Q(reg_551[10]),
        .R(1'b0));
  FDRE \reg_551_reg[11] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_22),
        .Q(reg_551[11]),
        .R(1'b0));
  FDRE \reg_551_reg[12] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_21),
        .Q(reg_551[12]),
        .R(1'b0));
  FDRE \reg_551_reg[13] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_20),
        .Q(reg_551[13]),
        .R(1'b0));
  FDRE \reg_551_reg[14] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_19),
        .Q(reg_551[14]),
        .R(1'b0));
  FDRE \reg_551_reg[15] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_18),
        .Q(reg_551[15]),
        .R(1'b0));
  FDRE \reg_551_reg[16] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[16]),
        .Q(reg_551[16]),
        .R(1'b0));
  FDRE \reg_551_reg[17] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[17]),
        .Q(reg_551[17]),
        .R(1'b0));
  FDRE \reg_551_reg[18] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[18]),
        .Q(reg_551[18]),
        .R(1'b0));
  FDRE \reg_551_reg[19] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[19]),
        .Q(reg_551[19]),
        .R(1'b0));
  FDRE \reg_551_reg[1] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_32),
        .Q(reg_551[1]),
        .R(1'b0));
  FDRE \reg_551_reg[20] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[20]),
        .Q(reg_551[20]),
        .R(1'b0));
  FDRE \reg_551_reg[21] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[21]),
        .Q(reg_551[21]),
        .R(1'b0));
  FDRE \reg_551_reg[22] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[22]),
        .Q(reg_551[22]),
        .R(1'b0));
  FDRE \reg_551_reg[23] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[23]),
        .Q(reg_551[23]),
        .R(1'b0));
  FDRE \reg_551_reg[24] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[24]),
        .Q(reg_551[24]),
        .R(1'b0));
  FDRE \reg_551_reg[25] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[25]),
        .Q(reg_551[25]),
        .R(1'b0));
  FDRE \reg_551_reg[26] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[26]),
        .Q(reg_551[26]),
        .R(1'b0));
  FDRE \reg_551_reg[27] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[27]),
        .Q(reg_551[27]),
        .R(1'b0));
  FDRE \reg_551_reg[28] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[28]),
        .Q(reg_551[28]),
        .R(1'b0));
  FDRE \reg_551_reg[29] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[29]),
        .Q(reg_551[29]),
        .R(1'b0));
  FDRE \reg_551_reg[2] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_31),
        .Q(reg_551[2]),
        .R(1'b0));
  FDRE \reg_551_reg[30] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[30]),
        .Q(reg_551[30]),
        .R(1'b0));
  FDRE \reg_551_reg[31] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_2[31]),
        .Q(reg_551[31]),
        .R(1'b0));
  FDRE \reg_551_reg[3] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_30),
        .Q(reg_551[3]),
        .R(1'b0));
  FDRE \reg_551_reg[4] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_29),
        .Q(reg_551[4]),
        .R(1'b0));
  FDRE \reg_551_reg[5] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_28),
        .Q(reg_551[5]),
        .R(1'b0));
  FDRE \reg_551_reg[6] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_27),
        .Q(reg_551[6]),
        .R(1'b0));
  FDRE \reg_551_reg[7] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_26),
        .Q(reg_551[7]),
        .R(1'b0));
  FDRE \reg_551_reg[8] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_25),
        .Q(reg_551[8]),
        .R(1'b0));
  FDRE \reg_551_reg[9] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U7_n_24),
        .Q(reg_551[9]),
        .R(1'b0));
  FDRE \reg_555_reg[0] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_31),
        .Q(reg_555[0]),
        .R(1'b0));
  FDRE \reg_555_reg[10] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_21),
        .Q(reg_555[10]),
        .R(1'b0));
  FDRE \reg_555_reg[11] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_20),
        .Q(reg_555[11]),
        .R(1'b0));
  FDRE \reg_555_reg[12] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_19),
        .Q(reg_555[12]),
        .R(1'b0));
  FDRE \reg_555_reg[13] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_18),
        .Q(reg_555[13]),
        .R(1'b0));
  FDRE \reg_555_reg[14] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_17),
        .Q(reg_555[14]),
        .R(1'b0));
  FDRE \reg_555_reg[15] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_16),
        .Q(reg_555[15]),
        .R(1'b0));
  FDRE \reg_555_reg[16] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[16]),
        .Q(reg_555[16]),
        .R(1'b0));
  FDRE \reg_555_reg[17] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[17]),
        .Q(reg_555[17]),
        .R(1'b0));
  FDRE \reg_555_reg[18] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[18]),
        .Q(reg_555[18]),
        .R(1'b0));
  FDRE \reg_555_reg[19] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[19]),
        .Q(reg_555[19]),
        .R(1'b0));
  FDRE \reg_555_reg[1] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_30),
        .Q(reg_555[1]),
        .R(1'b0));
  FDRE \reg_555_reg[20] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[20]),
        .Q(reg_555[20]),
        .R(1'b0));
  FDRE \reg_555_reg[21] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[21]),
        .Q(reg_555[21]),
        .R(1'b0));
  FDRE \reg_555_reg[22] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[22]),
        .Q(reg_555[22]),
        .R(1'b0));
  FDRE \reg_555_reg[23] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[23]),
        .Q(reg_555[23]),
        .R(1'b0));
  FDRE \reg_555_reg[24] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[24]),
        .Q(reg_555[24]),
        .R(1'b0));
  FDRE \reg_555_reg[25] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[25]),
        .Q(reg_555[25]),
        .R(1'b0));
  FDRE \reg_555_reg[26] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[26]),
        .Q(reg_555[26]),
        .R(1'b0));
  FDRE \reg_555_reg[27] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[27]),
        .Q(reg_555[27]),
        .R(1'b0));
  FDRE \reg_555_reg[28] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[28]),
        .Q(reg_555[28]),
        .R(1'b0));
  FDRE \reg_555_reg[29] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[29]),
        .Q(reg_555[29]),
        .R(1'b0));
  FDRE \reg_555_reg[2] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_29),
        .Q(reg_555[2]),
        .R(1'b0));
  FDRE \reg_555_reg[30] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[30]),
        .Q(reg_555[30]),
        .R(1'b0));
  FDRE \reg_555_reg[31] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(buff0_reg__1_3[31]),
        .Q(reg_555[31]),
        .R(1'b0));
  FDRE \reg_555_reg[3] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_28),
        .Q(reg_555[3]),
        .R(1'b0));
  FDRE \reg_555_reg[4] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_27),
        .Q(reg_555[4]),
        .R(1'b0));
  FDRE \reg_555_reg[5] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_26),
        .Q(reg_555[5]),
        .R(1'b0));
  FDRE \reg_555_reg[6] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_25),
        .Q(reg_555[6]),
        .R(1'b0));
  FDRE \reg_555_reg[7] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_24),
        .Q(reg_555[7]),
        .R(1'b0));
  FDRE \reg_555_reg[8] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_23),
        .Q(reg_555[8]),
        .R(1'b0));
  FDRE \reg_555_reg[9] 
       (.C(ap_clk),
        .CE(reg_5510),
        .D(mul_32s_32s_32_2_1_U8_n_22),
        .Q(reg_555[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[11]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[11]),
        .I1(reg_551[11]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[11]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[10]),
        .I1(reg_551[10]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[11]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[9]),
        .I1(reg_551[9]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[11]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[8]),
        .I1(reg_551[8]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[15]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[15]),
        .I1(reg_551[15]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[15]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[14]),
        .I1(reg_551[14]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[15]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[13]),
        .I1(reg_551[13]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[15]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[12]),
        .I1(reg_551[12]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[19]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[19]),
        .I1(reg_551[19]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[19]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[18]),
        .I1(reg_551[18]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[19]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[17]),
        .I1(reg_551[17]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[19]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[16]),
        .I1(reg_551[16]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[23]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[23]),
        .I1(reg_551[23]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[23]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[22]),
        .I1(reg_551[22]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[23]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[21]),
        .I1(reg_551[21]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[23]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[20]),
        .I1(reg_551[20]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[27]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[27]),
        .I1(reg_551[27]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[27]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[26]),
        .I1(reg_551[26]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[27]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[25]),
        .I1(reg_551[25]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[27]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[24]),
        .I1(reg_551[24]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \shell_top_sa_pe_ba_0_0[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_2_0_reg[0] [1]),
        .I1(phi_mul_fu_2181),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \shell_top_sa_pe_ba_0_0[31]_i_3 
       (.I0(reg_551[31]),
        .I1(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .I2(shell_top_sa_pe_ba_0_0[31]),
        .O(\shell_top_sa_pe_ba_0_0[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[31]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[30]),
        .I1(reg_551[30]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[31]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[29]),
        .I1(reg_551[29]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[31]_i_6 
       (.I0(shell_top_sa_pe_ba_0_0[28]),
        .I1(reg_551[28]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_0_0[31]_i_7 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[3]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[3]),
        .I1(reg_551[3]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[3]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[2]),
        .I1(reg_551[2]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[3]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[1]),
        .I1(reg_551[1]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[3]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[0]),
        .I1(reg_551[0]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[7]_i_2 
       (.I0(shell_top_sa_pe_ba_0_0[7]),
        .I1(reg_551[7]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[7]_i_3 
       (.I0(shell_top_sa_pe_ba_0_0[6]),
        .I1(reg_551[6]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[7]_i_4 
       (.I0(shell_top_sa_pe_ba_0_0[5]),
        .I1(reg_551[5]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_0_0[7]_i_5 
       (.I0(shell_top_sa_pe_ba_0_0[4]),
        .I1(reg_551[4]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_0_0[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[11:8]),
        .S({\shell_top_sa_pe_ba_0_0[11]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[11]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[11]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[15:12]),
        .S({\shell_top_sa_pe_ba_0_0[15]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[15]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[15]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[19:16]),
        .S({\shell_top_sa_pe_ba_0_0[19]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[19]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[19]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[23:20]),
        .S({\shell_top_sa_pe_ba_0_0[23]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[23]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[23]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[27:24]),
        .S({\shell_top_sa_pe_ba_0_0[27]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[27]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[27]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_0_0_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_0_0_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_0_0_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_0_0_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_0_0[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[31:28]),
        .S({\shell_top_sa_pe_ba_0_0[31]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[31]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[31]_i_5_n_0 ,\shell_top_sa_pe_ba_0_0[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[3:0]),
        .S({\shell_top_sa_pe_ba_0_0[3]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[3]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[3]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_0_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_0_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_0_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_0[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_0_o[7:4]),
        .S({\shell_top_sa_pe_ba_0_0[7]_i_2_n_0 ,\shell_top_sa_pe_ba_0_0[7]_i_3_n_0 ,\shell_top_sa_pe_ba_0_0[7]_i_4_n_0 ,\shell_top_sa_pe_ba_0_0[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[11]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[11]),
        .I1(reg_547[11]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[11]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[10]),
        .I1(reg_547[10]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[11]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[9]),
        .I1(reg_547[9]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[11]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[8]),
        .I1(reg_547[8]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[15]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[15]),
        .I1(reg_547[15]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[15]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[14]),
        .I1(reg_547[14]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[15]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[13]),
        .I1(reg_547[13]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[15]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[12]),
        .I1(reg_547[12]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[19]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[19]),
        .I1(reg_547[19]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[19]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[18]),
        .I1(reg_547[18]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[19]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[17]),
        .I1(reg_547[17]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[19]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[16]),
        .I1(reg_547[16]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[23]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[23]),
        .I1(reg_547[23]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[23]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[22]),
        .I1(reg_547[22]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[23]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[21]),
        .I1(reg_547[21]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[23]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[20]),
        .I1(reg_547[20]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[27]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[27]),
        .I1(reg_547[27]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[27]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[26]),
        .I1(reg_547[26]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[27]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[25]),
        .I1(reg_547[25]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[27]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[24]),
        .I1(reg_547[24]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \shell_top_sa_pe_ba_0_1[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_2_0_reg[0] [1]),
        .I1(mul_ln50_reg_21160),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\shell_top_sa_pe_ba_2_0_reg[0] [2]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_0_1[31]_i_3 
       (.I0(reg_547[31]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .I3(shell_top_sa_pe_ba_0_1[31]),
        .O(\shell_top_sa_pe_ba_0_1[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[31]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[30]),
        .I1(reg_547[30]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[31]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[29]),
        .I1(reg_547[29]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[31]_i_6 
       (.I0(shell_top_sa_pe_ba_0_1[28]),
        .I1(reg_547[28]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[3]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[3]),
        .I1(reg_547[3]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[3]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[2]),
        .I1(reg_547[2]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[3]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[1]),
        .I1(reg_547[1]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[3]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[0]),
        .I1(reg_547[0]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[7]_i_2 
       (.I0(shell_top_sa_pe_ba_0_1[7]),
        .I1(reg_547[7]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[7]_i_3 
       (.I0(shell_top_sa_pe_ba_0_1[6]),
        .I1(reg_547[6]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[7]_i_4 
       (.I0(shell_top_sa_pe_ba_0_1[5]),
        .I1(reg_547[5]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_1[7]_i_5 
       (.I0(shell_top_sa_pe_ba_0_1[4]),
        .I1(reg_547[4]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_1[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[11:8]),
        .S({\shell_top_sa_pe_ba_0_1[11]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[11]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[11]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[15:12]),
        .S({\shell_top_sa_pe_ba_0_1[15]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[15]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[15]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[19:16]),
        .S({\shell_top_sa_pe_ba_0_1[19]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[19]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[19]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[23:20]),
        .S({\shell_top_sa_pe_ba_0_1[23]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[23]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[23]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[27:24]),
        .S({\shell_top_sa_pe_ba_0_1[27]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[27]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[27]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_0_1_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_0_1_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_0_1_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_0_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_0_1[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[31:28]),
        .S({\shell_top_sa_pe_ba_0_1[31]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[31]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[31]_i_5_n_0 ,\shell_top_sa_pe_ba_0_1[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[3:0]),
        .S({\shell_top_sa_pe_ba_0_1[3]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[3]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[3]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_1_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_1_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_0_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_1[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_1_o[7:4]),
        .S({\shell_top_sa_pe_ba_0_1[7]_i_2_n_0 ,\shell_top_sa_pe_ba_0_1[7]_i_3_n_0 ,\shell_top_sa_pe_ba_0_1[7]_i_4_n_0 ,\shell_top_sa_pe_ba_0_1[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[11]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[11]),
        .I1(reg_551[11]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[11]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[10]),
        .I1(reg_551[10]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[11]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[9]),
        .I1(reg_551[9]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[11]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[8]),
        .I1(reg_551[8]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[15]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[15]),
        .I1(reg_551[15]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[15]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[14]),
        .I1(reg_551[14]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[15]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[13]),
        .I1(reg_551[13]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[15]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[12]),
        .I1(reg_551[12]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[19]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[19]),
        .I1(reg_551[19]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[19]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[18]),
        .I1(reg_551[18]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[19]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[17]),
        .I1(reg_551[17]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[19]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[16]),
        .I1(reg_551[16]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[23]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[23]),
        .I1(reg_551[23]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[23]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[22]),
        .I1(reg_551[22]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[23]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[21]),
        .I1(reg_551[21]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[23]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[20]),
        .I1(reg_551[20]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[27]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[27]),
        .I1(reg_551[27]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[27]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[26]),
        .I1(reg_551[26]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[27]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[25]),
        .I1(reg_551[25]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[27]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[24]),
        .I1(reg_551[24]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_0_2[31]_i_2 
       (.I0(reg_551[31]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .I3(shell_top_sa_pe_ba_0_2[31]),
        .O(\shell_top_sa_pe_ba_0_2[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[31]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[30]),
        .I1(reg_551[30]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[31]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[29]),
        .I1(reg_551[29]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[31]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[28]),
        .I1(reg_551[28]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[3]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[3]),
        .I1(reg_551[3]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[3]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[2]),
        .I1(reg_551[2]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[3]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[1]),
        .I1(reg_551[1]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[3]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[0]),
        .I1(reg_551[0]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[7]_i_2 
       (.I0(shell_top_sa_pe_ba_0_2[7]),
        .I1(reg_551[7]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[7]_i_3 
       (.I0(shell_top_sa_pe_ba_0_2[6]),
        .I1(reg_551[6]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[7]_i_4 
       (.I0(shell_top_sa_pe_ba_0_2[5]),
        .I1(reg_551[5]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_2[7]_i_5 
       (.I0(shell_top_sa_pe_ba_0_2[4]),
        .I1(reg_551[4]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_0_2[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[11:8]),
        .S({\shell_top_sa_pe_ba_0_2[11]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[11]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[11]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[15:12]),
        .S({\shell_top_sa_pe_ba_0_2[15]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[15]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[15]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[19:16]),
        .S({\shell_top_sa_pe_ba_0_2[19]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[19]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[19]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[23:20]),
        .S({\shell_top_sa_pe_ba_0_2[23]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[23]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[23]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[27:24]),
        .S({\shell_top_sa_pe_ba_0_2[27]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[27]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[27]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[31]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_0_2_reg[31]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_0_2_reg[31]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[31]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_0_2[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[31:28]),
        .S({\shell_top_sa_pe_ba_0_2[31]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[31]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[31]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[3:0]),
        .S({\shell_top_sa_pe_ba_0_2[3]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[3]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[3]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_2_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_2_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_0_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_2[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_2_o[7:4]),
        .S({\shell_top_sa_pe_ba_0_2[7]_i_2_n_0 ,\shell_top_sa_pe_ba_0_2[7]_i_3_n_0 ,\shell_top_sa_pe_ba_0_2[7]_i_4_n_0 ,\shell_top_sa_pe_ba_0_2[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[11]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[11]),
        .I1(reg_551[11]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[11]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[10]),
        .I1(reg_551[10]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[11]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[9]),
        .I1(reg_551[9]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[11]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[8]),
        .I1(reg_551[8]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[15]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[15]),
        .I1(reg_551[15]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[15]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[14]),
        .I1(reg_551[14]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[15]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[13]),
        .I1(reg_551[13]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[15]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[12]),
        .I1(reg_551[12]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[19]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[19]),
        .I1(reg_551[19]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[19]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[18]),
        .I1(reg_551[18]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[19]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[17]),
        .I1(reg_551[17]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[19]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[16]),
        .I1(reg_551[16]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[23]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[23]),
        .I1(reg_551[23]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[23]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[22]),
        .I1(reg_551[22]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[23]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[21]),
        .I1(reg_551[21]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[23]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[20]),
        .I1(reg_551[20]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[27]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[27]),
        .I1(reg_551[27]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[27]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[26]),
        .I1(reg_551[26]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[27]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[25]),
        .I1(reg_551[25]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[27]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[24]),
        .I1(reg_551[24]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \shell_top_sa_pe_ba_0_3[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_done_reg2),
        .I2(\shell_top_sa_pe_ba_2_0_reg[0] [1]),
        .O(ap_enable_reg_pp0_iter4_reg_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_0_3[31]_i_3 
       (.I0(reg_551[31]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .I3(shell_top_sa_pe_ba_0_3[31]),
        .O(\shell_top_sa_pe_ba_0_3[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[31]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[30]),
        .I1(reg_551[30]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[31]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[29]),
        .I1(reg_551[29]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[31]_i_6 
       (.I0(shell_top_sa_pe_ba_0_3[28]),
        .I1(reg_551[28]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[3]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[3]),
        .I1(reg_551[3]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[3]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[2]),
        .I1(reg_551[2]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[3]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[1]),
        .I1(reg_551[1]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[3]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[0]),
        .I1(reg_551[0]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[7]_i_2 
       (.I0(shell_top_sa_pe_ba_0_3[7]),
        .I1(reg_551[7]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[7]_i_3 
       (.I0(shell_top_sa_pe_ba_0_3[6]),
        .I1(reg_551[6]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[7]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[5]),
        .I1(reg_551[5]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_0_3[7]_i_5 
       (.I0(shell_top_sa_pe_ba_0_3[4]),
        .I1(reg_551[4]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_0_3[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[11:8]),
        .S({\shell_top_sa_pe_ba_0_3[11]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[11]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[11]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[15:12]),
        .S({\shell_top_sa_pe_ba_0_3[15]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[15]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[15]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[19:16]),
        .S({\shell_top_sa_pe_ba_0_3[19]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[19]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[19]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[23:20]),
        .S({\shell_top_sa_pe_ba_0_3[23]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[23]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[23]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[27:24]),
        .S({\shell_top_sa_pe_ba_0_3[27]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[27]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[27]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_0_3_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_0_3_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_0_3_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_0_3_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_0_3[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[31:28]),
        .S({\shell_top_sa_pe_ba_0_3[31]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[31]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[31]_i_5_n_0 ,\shell_top_sa_pe_ba_0_3[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[3:0]),
        .S({\shell_top_sa_pe_ba_0_3[3]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[3]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[3]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_0_3_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_0_3_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_0_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_0_3[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_0_3_o[7:4]),
        .S({\shell_top_sa_pe_ba_0_3[7]_i_2_n_0 ,\shell_top_sa_pe_ba_0_3[7]_i_3_n_0 ,\shell_top_sa_pe_ba_0_3[7]_i_4_n_0 ,\shell_top_sa_pe_ba_0_3[7]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[11]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[11]),
        .I1(reg_555[11]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[11]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[10]),
        .I1(reg_555[10]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[11]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[9]),
        .I1(reg_555[9]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[11]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[8]),
        .I1(reg_555[8]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[15]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[15]),
        .I1(reg_555[15]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[15]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[14]),
        .I1(reg_555[14]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[15]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[13]),
        .I1(reg_555[13]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[15]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[12]),
        .I1(reg_555[12]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[19]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[19]),
        .I1(reg_555[19]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[19]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[18]),
        .I1(reg_555[18]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[19]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[17]),
        .I1(reg_555[17]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[19]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[16]),
        .I1(reg_555[16]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[23]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[23]),
        .I1(reg_555[23]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[23]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[22]),
        .I1(reg_555[22]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[23]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[21]),
        .I1(reg_555[21]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[23]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[20]),
        .I1(reg_555[20]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[27]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[27]),
        .I1(reg_555[27]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[27]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[26]),
        .I1(reg_555[26]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[27]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[25]),
        .I1(reg_555[25]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[27]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[24]),
        .I1(reg_555[24]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \shell_top_sa_pe_ba_1_0[31]_i_2 
       (.I0(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .I1(reg_555[31]),
        .I2(shell_top_sa_pe_ba_1_0[31]),
        .O(\shell_top_sa_pe_ba_1_0[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[31]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[30]),
        .I1(reg_555[30]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[31]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[29]),
        .I1(reg_555[29]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[31]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[28]),
        .I1(reg_555[28]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[3]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[3]),
        .I1(reg_555[3]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[3]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[2]),
        .I1(reg_555[2]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[3]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[1]),
        .I1(reg_555[1]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[3]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[0]),
        .I1(reg_555[0]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[7]_i_2 
       (.I0(shell_top_sa_pe_ba_1_0[7]),
        .I1(reg_555[7]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[7]_i_3 
       (.I0(shell_top_sa_pe_ba_1_0[6]),
        .I1(reg_555[6]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[7]_i_4 
       (.I0(shell_top_sa_pe_ba_1_0[5]),
        .I1(reg_555[5]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \shell_top_sa_pe_ba_1_0[7]_i_5 
       (.I0(shell_top_sa_pe_ba_1_0[4]),
        .I1(reg_555[4]),
        .I2(\shell_top_sa_pe_ba_0_0[31]_i_7_n_0 ),
        .O(\shell_top_sa_pe_ba_1_0[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[11:8]),
        .S({\shell_top_sa_pe_ba_1_0[11]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[11]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[11]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[15:12]),
        .S({\shell_top_sa_pe_ba_1_0[15]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[15]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[15]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[19:16]),
        .S({\shell_top_sa_pe_ba_1_0[19]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[19]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[19]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[23:20]),
        .S({\shell_top_sa_pe_ba_1_0[23]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[23]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[23]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[27:24]),
        .S({\shell_top_sa_pe_ba_1_0[27]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[27]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[27]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[31]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_1_0_reg[31]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_1_0_reg[31]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[31]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_1_0[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[31:28]),
        .S({\shell_top_sa_pe_ba_1_0[31]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[31]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[31]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[3:0]),
        .S({\shell_top_sa_pe_ba_1_0[3]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[3]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[3]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_0_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_0_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_1_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_0[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o[7:4]),
        .S({\shell_top_sa_pe_ba_1_0[7]_i_2_n_0 ,\shell_top_sa_pe_ba_1_0[7]_i_3_n_0 ,\shell_top_sa_pe_ba_1_0[7]_i_4_n_0 ,\shell_top_sa_pe_ba_1_0[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[11]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[11]),
        .I1(reg_543[11]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[11]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[10]),
        .I1(reg_543[10]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[11]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[9]),
        .I1(reg_543[9]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[11]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[8]),
        .I1(reg_543[8]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[15]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[15]),
        .I1(reg_543[15]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[15]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[14]),
        .I1(reg_543[14]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[15]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[13]),
        .I1(reg_543[13]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[15]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[12]),
        .I1(reg_543[12]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[19]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[19]),
        .I1(reg_543[19]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[19]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[18]),
        .I1(reg_543[18]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[19]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[17]),
        .I1(reg_543[17]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[19]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[16]),
        .I1(reg_543[16]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[23]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[23]),
        .I1(reg_543[23]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[23]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[22]),
        .I1(reg_543[22]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[23]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[21]),
        .I1(reg_543[21]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[23]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[20]),
        .I1(reg_543[20]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[27]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[27]),
        .I1(reg_543[27]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_1_1[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[27]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[26]),
        .I1(reg_543[26]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_1_1[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[27]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[25]),
        .I1(reg_543[25]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_1_1[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[27]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[24]),
        .I1(reg_543[24]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_1_1[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \shell_top_sa_pe_ba_1_1[31]_i_1 
       (.I0(phi_mul_fu_2181),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\shell_top_sa_pe_ba_2_0_reg[0] [1]),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_1_1[31]_i_3 
       (.I0(reg_543[31]),
        .I1(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .I3(shell_top_sa_pe_ba_1_1[31]),
        .O(\shell_top_sa_pe_ba_1_1[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[31]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[30]),
        .I1(reg_543[30]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_1_1[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[31]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[29]),
        .I1(reg_543[29]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_1_1[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[31]_i_6 
       (.I0(shell_top_sa_pe_ba_1_1[28]),
        .I1(reg_543[28]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_1_1[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[3]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[3]),
        .I1(reg_543[3]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[3]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[2]),
        .I1(reg_543[2]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[3]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[1]),
        .I1(reg_543[1]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[3]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[0]),
        .I1(reg_543[0]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[7]_i_2 
       (.I0(shell_top_sa_pe_ba_1_1[7]),
        .I1(reg_543[7]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[7]_i_3 
       (.I0(shell_top_sa_pe_ba_1_1[6]),
        .I1(reg_543[6]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[7]_i_4 
       (.I0(shell_top_sa_pe_ba_1_1[5]),
        .I1(reg_543[5]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_1[7]_i_5 
       (.I0(shell_top_sa_pe_ba_1_1[4]),
        .I1(reg_543[4]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_1[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[11:8]),
        .S({\shell_top_sa_pe_ba_1_1[11]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[11]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[11]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[15:12]),
        .S({\shell_top_sa_pe_ba_1_1[15]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[15]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[15]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[19:16]),
        .S({\shell_top_sa_pe_ba_1_1[19]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[19]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[19]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[23:20]),
        .S({\shell_top_sa_pe_ba_1_1[23]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[23]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[23]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[27:24]),
        .S({\shell_top_sa_pe_ba_1_1[27]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[27]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[27]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_1_1_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_1_1_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_1_1_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_1_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_1_1[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[31:28]),
        .S({\shell_top_sa_pe_ba_1_1[31]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[31]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[31]_i_5_n_0 ,\shell_top_sa_pe_ba_1_1[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[3:0]),
        .S({\shell_top_sa_pe_ba_1_1[3]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[3]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[3]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_1_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_1_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_1_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_1[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_1_o[7:4]),
        .S({\shell_top_sa_pe_ba_1_1[7]_i_2_n_0 ,\shell_top_sa_pe_ba_1_1[7]_i_3_n_0 ,\shell_top_sa_pe_ba_1_1[7]_i_4_n_0 ,\shell_top_sa_pe_ba_1_1[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[11]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[11]),
        .I1(reg_539[11]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[11]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[10]),
        .I1(reg_539[10]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[11]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[9]),
        .I1(reg_539[9]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[11]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[8]),
        .I1(reg_539[8]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[15]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[15]),
        .I1(reg_539[15]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[15]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[14]),
        .I1(reg_539[14]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[15]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[13]),
        .I1(reg_539[13]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[15]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[12]),
        .I1(reg_539[12]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[19]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[19]),
        .I1(reg_539[19]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[19]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[18]),
        .I1(reg_539[18]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[19]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[17]),
        .I1(reg_539[17]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[19]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[16]),
        .I1(reg_539[16]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[23]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[23]),
        .I1(reg_539[23]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[23]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[22]),
        .I1(reg_539[22]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[23]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[21]),
        .I1(reg_539[21]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[23]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[20]),
        .I1(reg_539[20]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[27]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[27]),
        .I1(reg_539[27]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[27]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[26]),
        .I1(reg_539[26]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[27]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[25]),
        .I1(reg_539[25]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[27]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[24]),
        .I1(reg_539[24]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \shell_top_sa_pe_ba_1_2[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_2_0_reg[0] [1]),
        .I1(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .I2(\shell_top_sa_pe_ba_2_0_reg[0] [2]),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_1_2[31]_i_3 
       (.I0(reg_539[31]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(shell_top_sa_pe_ba_1_2[31]),
        .O(\shell_top_sa_pe_ba_1_2[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[31]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[30]),
        .I1(reg_539[30]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[31]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[29]),
        .I1(reg_539[29]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[31]_i_6 
       (.I0(shell_top_sa_pe_ba_1_2[28]),
        .I1(reg_539[28]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[3]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[3]),
        .I1(reg_539[3]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[3]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[2]),
        .I1(reg_539[2]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[3]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[1]),
        .I1(reg_539[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[3]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[0]),
        .I1(reg_539[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[7]_i_2 
       (.I0(shell_top_sa_pe_ba_1_2[7]),
        .I1(reg_539[7]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[7]_i_3 
       (.I0(shell_top_sa_pe_ba_1_2[6]),
        .I1(reg_539[6]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[7]_i_4 
       (.I0(shell_top_sa_pe_ba_1_2[5]),
        .I1(reg_539[5]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_2[7]_i_5 
       (.I0(shell_top_sa_pe_ba_1_2[4]),
        .I1(reg_539[4]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_1_2[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[11:8]),
        .S({\shell_top_sa_pe_ba_1_2[11]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[11]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[11]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[15:12]),
        .S({\shell_top_sa_pe_ba_1_2[15]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[15]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[15]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[19:16]),
        .S({\shell_top_sa_pe_ba_1_2[19]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[19]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[19]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[23:20]),
        .S({\shell_top_sa_pe_ba_1_2[23]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[23]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[23]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[27:24]),
        .S({\shell_top_sa_pe_ba_1_2[27]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[27]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[27]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_1_2_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_1_2_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_1_2_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_1_2_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_1_2[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[31:28]),
        .S({\shell_top_sa_pe_ba_1_2[31]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[31]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[31]_i_5_n_0 ,\shell_top_sa_pe_ba_1_2[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[3:0]),
        .S({\shell_top_sa_pe_ba_1_2[3]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[3]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[3]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_2_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_2_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_1_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_2[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_2_o[7:4]),
        .S({\shell_top_sa_pe_ba_1_2[7]_i_2_n_0 ,\shell_top_sa_pe_ba_1_2[7]_i_3_n_0 ,\shell_top_sa_pe_ba_1_2[7]_i_4_n_0 ,\shell_top_sa_pe_ba_1_2[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[11]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[11]),
        .I1(reg_547[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[11]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[10]),
        .I1(reg_547[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[11]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[9]),
        .I1(reg_547[9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[11]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[8]),
        .I1(reg_547[8]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[15]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[15]),
        .I1(reg_547[15]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[15]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[14]),
        .I1(reg_547[14]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[15]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[13]),
        .I1(reg_547[13]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[15]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[12]),
        .I1(reg_547[12]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[19]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[19]),
        .I1(reg_547[19]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[19]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[18]),
        .I1(reg_547[18]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[19]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[17]),
        .I1(reg_547[17]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[19]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[16]),
        .I1(reg_547[16]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[23]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[23]),
        .I1(reg_547[23]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[23]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[22]),
        .I1(reg_547[22]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[23]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[21]),
        .I1(reg_547[21]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[23]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[20]),
        .I1(reg_547[20]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[27]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[27]),
        .I1(reg_547[27]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[27]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[26]),
        .I1(reg_547[26]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[27]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[25]),
        .I1(reg_547[25]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[27]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[24]),
        .I1(reg_547[24]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_1_3[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_2_0_reg[0] [1]),
        .I1(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .O(\ap_CS_fsm_reg[5]_2 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_1_3[31]_i_3 
       (.I0(reg_547[31]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(shell_top_sa_pe_ba_1_3[31]),
        .O(\shell_top_sa_pe_ba_1_3[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[31]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[30]),
        .I1(reg_547[30]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[31]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[29]),
        .I1(reg_547[29]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[31]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[28]),
        .I1(reg_547[28]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[3]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[3]),
        .I1(reg_547[3]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[3]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[2]),
        .I1(reg_547[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[3]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[1]),
        .I1(reg_547[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[3]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[0]),
        .I1(reg_547[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[7]_i_2 
       (.I0(shell_top_sa_pe_ba_1_3[7]),
        .I1(reg_547[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[7]_i_3 
       (.I0(shell_top_sa_pe_ba_1_3[6]),
        .I1(reg_547[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[7]_i_4 
       (.I0(shell_top_sa_pe_ba_1_3[5]),
        .I1(reg_547[5]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_1_3[7]_i_5 
       (.I0(shell_top_sa_pe_ba_1_3[4]),
        .I1(reg_547[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\shell_top_sa_pe_ba_1_3[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[11:8]),
        .S({\shell_top_sa_pe_ba_1_3[11]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[11]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[11]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[15:12]),
        .S({\shell_top_sa_pe_ba_1_3[15]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[15]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[15]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[19:16]),
        .S({\shell_top_sa_pe_ba_1_3[19]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[19]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[19]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[23:20]),
        .S({\shell_top_sa_pe_ba_1_3[23]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[23]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[23]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[27:24]),
        .S({\shell_top_sa_pe_ba_1_3[27]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[27]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[27]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_1_3_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_1_3_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_1_3_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_1_3_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_1_3[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[31:28]),
        .S({\shell_top_sa_pe_ba_1_3[31]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[31]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[31]_i_5_n_0 ,\shell_top_sa_pe_ba_1_3[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[3:0]),
        .S({\shell_top_sa_pe_ba_1_3[3]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[3]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[3]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_1_3_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_1_3_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_1_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_1_3[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o[7:4]),
        .S({\shell_top_sa_pe_ba_1_3[7]_i_2_n_0 ,\shell_top_sa_pe_ba_1_3[7]_i_3_n_0 ,\shell_top_sa_pe_ba_1_3[7]_i_4_n_0 ,\shell_top_sa_pe_ba_1_3[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[11]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[11]),
        .I1(reg_555[11]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[11]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[10]),
        .I1(reg_555[10]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[11]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[9]),
        .I1(reg_555[9]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[11]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[8]),
        .I1(reg_555[8]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[15]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[15]),
        .I1(reg_555[15]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[15]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[14]),
        .I1(reg_555[14]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[15]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[13]),
        .I1(reg_555[13]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[15]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[12]),
        .I1(reg_555[12]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[19]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[19]),
        .I1(reg_555[19]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[19]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[18]),
        .I1(reg_555[18]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[19]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[17]),
        .I1(reg_555[17]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[19]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[16]),
        .I1(reg_555[16]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[23]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[23]),
        .I1(reg_555[23]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[23]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[22]),
        .I1(reg_555[22]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[23]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[21]),
        .I1(reg_555[21]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[23]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[20]),
        .I1(reg_555[20]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[27]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[27]),
        .I1(reg_555[27]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[27]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[26]),
        .I1(reg_555[26]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[27]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[25]),
        .I1(reg_555[25]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[27]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[24]),
        .I1(reg_555[24]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_2_0[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .I2(reg_555[31]),
        .I3(shell_top_sa_pe_ba_2_0[31]),
        .O(\shell_top_sa_pe_ba_2_0[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[31]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[30]),
        .I1(reg_555[30]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[31]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[29]),
        .I1(reg_555[29]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[31]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[28]),
        .I1(reg_555[28]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[3]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[3]),
        .I1(reg_555[3]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[3]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[2]),
        .I1(reg_555[2]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[3]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[1]),
        .I1(reg_555[1]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[3]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[0]),
        .I1(reg_555[0]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[7]_i_2 
       (.I0(shell_top_sa_pe_ba_2_0[7]),
        .I1(reg_555[7]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[7]_i_3 
       (.I0(shell_top_sa_pe_ba_2_0[6]),
        .I1(reg_555[6]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[7]_i_4 
       (.I0(shell_top_sa_pe_ba_2_0[5]),
        .I1(reg_555[5]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_0[7]_i_5 
       (.I0(shell_top_sa_pe_ba_2_0[4]),
        .I1(reg_555[4]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[1]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_0[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[11:8]),
        .S({\shell_top_sa_pe_ba_2_0[11]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[11]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[11]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[15:12]),
        .S({\shell_top_sa_pe_ba_2_0[15]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[15]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[15]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[19:16]),
        .S({\shell_top_sa_pe_ba_2_0[19]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[19]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[19]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[23:20]),
        .S({\shell_top_sa_pe_ba_2_0[23]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[23]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[23]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[27:24]),
        .S({\shell_top_sa_pe_ba_2_0[27]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[27]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[27]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[31]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_2_0_reg[31]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_2_0_reg[31]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[31]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_2_0[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[31:28]),
        .S({\shell_top_sa_pe_ba_2_0[31]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[31]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[31]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[3:0]),
        .S({\shell_top_sa_pe_ba_2_0[3]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[3]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[3]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_0_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_0_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_2_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_0[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_0_o[7:4]),
        .S({\shell_top_sa_pe_ba_2_0[7]_i_2_n_0 ,\shell_top_sa_pe_ba_2_0[7]_i_3_n_0 ,\shell_top_sa_pe_ba_2_0[7]_i_4_n_0 ,\shell_top_sa_pe_ba_2_0[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[11]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[11]),
        .I1(reg_547[11]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[11]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[10]),
        .I1(reg_547[10]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[11]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[9]),
        .I1(reg_547[9]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[11]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[8]),
        .I1(reg_547[8]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[15]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[15]),
        .I1(reg_547[15]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[15]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[14]),
        .I1(reg_547[14]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[15]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[13]),
        .I1(reg_547[13]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[15]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[12]),
        .I1(reg_547[12]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[19]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[19]),
        .I1(reg_547[19]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[19]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[18]),
        .I1(reg_547[18]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[19]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[17]),
        .I1(reg_547[17]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[19]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[16]),
        .I1(reg_547[16]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[23]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[23]),
        .I1(reg_547[23]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[23]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[22]),
        .I1(reg_547[22]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[23]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[21]),
        .I1(reg_547[21]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[23]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[20]),
        .I1(reg_547[20]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[27]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[27]),
        .I1(reg_547[27]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[27]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[26]),
        .I1(reg_547[26]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[27]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[25]),
        .I1(reg_547[25]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[27]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[24]),
        .I1(reg_547[24]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_2_1[31]_i_2 
       (.I0(reg_547[31]),
        .I1(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .I3(shell_top_sa_pe_ba_2_1[31]),
        .O(\shell_top_sa_pe_ba_2_1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[31]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[30]),
        .I1(reg_547[30]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[31]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[29]),
        .I1(reg_547[29]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[31]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[28]),
        .I1(reg_547[28]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[3]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[3]),
        .I1(reg_547[3]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[3]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[2]),
        .I1(reg_547[2]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[3]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[1]),
        .I1(reg_547[1]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[3]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[0]),
        .I1(reg_547[0]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[7]_i_2 
       (.I0(shell_top_sa_pe_ba_2_1[7]),
        .I1(reg_547[7]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[7]_i_3 
       (.I0(shell_top_sa_pe_ba_2_1[6]),
        .I1(reg_547[6]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[7]_i_4 
       (.I0(shell_top_sa_pe_ba_2_1[5]),
        .I1(reg_547[5]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_1[7]_i_5 
       (.I0(shell_top_sa_pe_ba_2_1[4]),
        .I1(reg_547[4]),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_2_1[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[11:8]),
        .S({\shell_top_sa_pe_ba_2_1[11]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[11]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[11]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[15:12]),
        .S({\shell_top_sa_pe_ba_2_1[15]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[15]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[15]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[19:16]),
        .S({\shell_top_sa_pe_ba_2_1[19]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[19]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[19]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[23:20]),
        .S({\shell_top_sa_pe_ba_2_1[23]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[23]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[23]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[27:24]),
        .S({\shell_top_sa_pe_ba_2_1[27]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[27]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[27]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[31]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_2_1_reg[31]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_2_1_reg[31]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[31]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_2_1[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[31:28]),
        .S({\shell_top_sa_pe_ba_2_1[31]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[31]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[31]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[3:0]),
        .S({\shell_top_sa_pe_ba_2_1[3]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[3]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[3]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_1_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_1_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_2_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_1[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o[7:4]),
        .S({\shell_top_sa_pe_ba_2_1[7]_i_2_n_0 ,\shell_top_sa_pe_ba_2_1[7]_i_3_n_0 ,\shell_top_sa_pe_ba_2_1[7]_i_4_n_0 ,\shell_top_sa_pe_ba_2_1[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[11]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[11]),
        .I1(reg_539[11]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[11]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[10]),
        .I1(reg_539[10]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[11]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[9]),
        .I1(reg_539[9]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[11]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[8]),
        .I1(reg_539[8]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[15]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[15]),
        .I1(reg_539[15]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[15]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[14]),
        .I1(reg_539[14]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[15]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[13]),
        .I1(reg_539[13]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[15]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[12]),
        .I1(reg_539[12]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[19]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[19]),
        .I1(reg_539[19]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[19]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[18]),
        .I1(reg_539[18]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[19]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[17]),
        .I1(reg_539[17]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[19]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[16]),
        .I1(reg_539[16]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[23]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[23]),
        .I1(reg_539[23]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[23]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[22]),
        .I1(reg_539[22]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[23]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[21]),
        .I1(reg_539[21]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[23]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[20]),
        .I1(reg_539[20]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[27]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[27]),
        .I1(reg_539[27]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[27]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[26]),
        .I1(reg_539[26]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[27]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[25]),
        .I1(reg_539[25]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[27]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[24]),
        .I1(reg_539[24]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \shell_top_sa_pe_ba_2_2[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_2_0_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I2(ap_done_reg2),
        .O(\ap_CS_fsm_reg[5]_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_2_2[31]_i_3 
       (.I0(reg_539[31]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I2(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .I3(shell_top_sa_pe_ba_2_2[31]),
        .O(\shell_top_sa_pe_ba_2_2[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[31]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[30]),
        .I1(reg_539[30]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[31]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[29]),
        .I1(reg_539[29]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[31]_i_6 
       (.I0(shell_top_sa_pe_ba_2_2[28]),
        .I1(reg_539[28]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[3]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[3]),
        .I1(reg_539[3]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[3]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[2]),
        .I1(reg_539[2]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[3]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[1]),
        .I1(reg_539[1]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[3]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[0]),
        .I1(reg_539[0]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[7]_i_2 
       (.I0(shell_top_sa_pe_ba_2_2[7]),
        .I1(reg_539[7]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[7]_i_3 
       (.I0(shell_top_sa_pe_ba_2_2[6]),
        .I1(reg_539[6]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[7]_i_4 
       (.I0(shell_top_sa_pe_ba_2_2[5]),
        .I1(reg_539[5]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_2[7]_i_5 
       (.I0(shell_top_sa_pe_ba_2_2[4]),
        .I1(reg_539[4]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_2_2[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[11:8]),
        .S({\shell_top_sa_pe_ba_2_2[11]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[11]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[11]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[15:12]),
        .S({\shell_top_sa_pe_ba_2_2[15]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[15]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[15]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[19:16]),
        .S({\shell_top_sa_pe_ba_2_2[19]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[19]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[19]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[23:20]),
        .S({\shell_top_sa_pe_ba_2_2[23]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[23]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[23]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[27:24]),
        .S({\shell_top_sa_pe_ba_2_2[27]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[27]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[27]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_2_2_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_2_2_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_2_2_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_2_2_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_2_2[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[31:28]),
        .S({\shell_top_sa_pe_ba_2_2[31]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[31]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[31]_i_5_n_0 ,\shell_top_sa_pe_ba_2_2[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[3:0]),
        .S({\shell_top_sa_pe_ba_2_2[3]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[3]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[3]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_2_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_2_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_2_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_2[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_2_o[7:4]),
        .S({\shell_top_sa_pe_ba_2_2[7]_i_2_n_0 ,\shell_top_sa_pe_ba_2_2[7]_i_3_n_0 ,\shell_top_sa_pe_ba_2_2[7]_i_4_n_0 ,\shell_top_sa_pe_ba_2_2[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[11]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[11]),
        .I1(reg_539[11]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[11]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[10]),
        .I1(reg_539[10]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[11]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[9]),
        .I1(reg_539[9]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[11]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[8]),
        .I1(reg_539[8]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[15]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[15]),
        .I1(reg_539[15]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[15]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[14]),
        .I1(reg_539[14]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[15]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[13]),
        .I1(reg_539[13]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[15]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[12]),
        .I1(reg_539[12]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[19]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[19]),
        .I1(reg_539[19]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[19]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[18]),
        .I1(reg_539[18]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[19]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[17]),
        .I1(reg_539[17]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[19]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[16]),
        .I1(reg_539[16]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[23]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[23]),
        .I1(reg_539[23]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[23]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[22]),
        .I1(reg_539[22]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[23]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[21]),
        .I1(reg_539[21]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[23]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[20]),
        .I1(reg_539[20]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[27]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[27]),
        .I1(reg_539[27]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[27]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[26]),
        .I1(reg_539[26]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[27]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[25]),
        .I1(reg_539[25]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[27]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[24]),
        .I1(reg_539[24]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ba_2_3[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_2_0_reg[0] [1]),
        .I1(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .O(\ap_CS_fsm_reg[5]_4 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_2_3[31]_i_3 
       (.I0(reg_539[31]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(shell_top_sa_pe_ba_2_3[31]),
        .O(\shell_top_sa_pe_ba_2_3[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[31]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[30]),
        .I1(reg_539[30]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[31]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[29]),
        .I1(reg_539[29]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[31]_i_6 
       (.I0(shell_top_sa_pe_ba_2_3[28]),
        .I1(reg_539[28]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[3]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[3]),
        .I1(reg_539[3]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[3]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[2]),
        .I1(reg_539[2]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[3]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[1]),
        .I1(reg_539[1]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[3]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[0]),
        .I1(reg_539[0]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[7]_i_2 
       (.I0(shell_top_sa_pe_ba_2_3[7]),
        .I1(reg_539[7]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[7]_i_3 
       (.I0(shell_top_sa_pe_ba_2_3[6]),
        .I1(reg_539[6]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[7]_i_4 
       (.I0(shell_top_sa_pe_ba_2_3[5]),
        .I1(reg_539[5]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_2_3[7]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[4]),
        .I1(reg_539[4]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(\shell_top_sa_pe_ba_2_3[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[11:8]),
        .S({\shell_top_sa_pe_ba_2_3[11]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[11]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[11]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[15:12]),
        .S({\shell_top_sa_pe_ba_2_3[15]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[15]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[15]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[19:16]),
        .S({\shell_top_sa_pe_ba_2_3[19]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[19]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[19]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[23:20]),
        .S({\shell_top_sa_pe_ba_2_3[23]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[23]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[23]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[27:24]),
        .S({\shell_top_sa_pe_ba_2_3[27]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[27]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[27]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_2_3_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_2_3_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_2_3_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_2_3_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_2_3[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[31:28]),
        .S({\shell_top_sa_pe_ba_2_3[31]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[31]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[31]_i_5_n_0 ,\shell_top_sa_pe_ba_2_3[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[3:0]),
        .S({\shell_top_sa_pe_ba_2_3[3]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[3]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[3]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_2_3_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_2_3_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_2_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_2_3[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o[7:4]),
        .S({\shell_top_sa_pe_ba_2_3[7]_i_2_n_0 ,\shell_top_sa_pe_ba_2_3[7]_i_3_n_0 ,\shell_top_sa_pe_ba_2_3[7]_i_4_n_0 ,\shell_top_sa_pe_ba_2_3[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[11]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[11]),
        .I1(reg_555[11]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[11]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[10]),
        .I1(reg_555[10]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[11]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[9]),
        .I1(reg_555[9]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[11]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[8]),
        .I1(reg_555[8]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[15]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[15]),
        .I1(reg_555[15]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[15]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[14]),
        .I1(reg_555[14]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[15]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[13]),
        .I1(reg_555[13]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[15]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[12]),
        .I1(reg_555[12]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[19]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[19]),
        .I1(reg_555[19]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[19]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[18]),
        .I1(reg_555[18]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[19]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[17]),
        .I1(reg_555[17]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[19]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[16]),
        .I1(reg_555[16]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[23]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[23]),
        .I1(reg_555[23]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[23]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[22]),
        .I1(reg_555[22]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[23]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[21]),
        .I1(reg_555[21]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[23]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[20]),
        .I1(reg_555[20]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[27]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[27]),
        .I1(reg_555[27]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[27]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[26]),
        .I1(reg_555[26]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[27]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[25]),
        .I1(reg_555[25]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[27]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[24]),
        .I1(reg_555[24]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_3_0[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .I2(reg_555[31]),
        .I3(shell_top_sa_pe_ba_3_0[31]),
        .O(\shell_top_sa_pe_ba_3_0[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[31]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[30]),
        .I1(reg_555[30]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[31]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[29]),
        .I1(reg_555[29]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[31]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[28]),
        .I1(reg_555[28]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[3]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[3]),
        .I1(reg_555[3]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[3]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[2]),
        .I1(reg_555[2]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[3]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[1]),
        .I1(reg_555[1]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[3]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[0]),
        .I1(reg_555[0]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[7]_i_2 
       (.I0(shell_top_sa_pe_ba_3_0[7]),
        .I1(reg_555[7]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[7]_i_3 
       (.I0(shell_top_sa_pe_ba_3_0[6]),
        .I1(reg_555[6]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[7]_i_4 
       (.I0(shell_top_sa_pe_ba_3_0[5]),
        .I1(reg_555[5]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_0[7]_i_5 
       (.I0(shell_top_sa_pe_ba_3_0[4]),
        .I1(reg_555[4]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_0[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[11:8]),
        .S({\shell_top_sa_pe_ba_3_0[11]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[11]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[11]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[15:12]),
        .S({\shell_top_sa_pe_ba_3_0[15]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[15]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[15]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[19:16]),
        .S({\shell_top_sa_pe_ba_3_0[19]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[19]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[19]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[23:20]),
        .S({\shell_top_sa_pe_ba_3_0[23]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[23]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[23]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[27:24]),
        .S({\shell_top_sa_pe_ba_3_0[27]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[27]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[27]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[31]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_3_0_reg[31]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_3_0_reg[31]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[31]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_3_0[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[31:28]),
        .S({\shell_top_sa_pe_ba_3_0[31]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[31]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[31]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[3:0]),
        .S({\shell_top_sa_pe_ba_3_0[3]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[3]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[3]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_0_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_0_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_3_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_0[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_0_o[7:4]),
        .S({\shell_top_sa_pe_ba_3_0[7]_i_2_n_0 ,\shell_top_sa_pe_ba_3_0[7]_i_3_n_0 ,\shell_top_sa_pe_ba_3_0[7]_i_4_n_0 ,\shell_top_sa_pe_ba_3_0[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[11]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[11]),
        .I1(reg_543[11]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[11]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[10]),
        .I1(reg_543[10]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[11]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[9]),
        .I1(reg_543[9]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[11]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[8]),
        .I1(reg_543[8]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[15]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[15]),
        .I1(reg_543[15]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[15]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[14]),
        .I1(reg_543[14]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[15]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[13]),
        .I1(reg_543[13]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[15]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[12]),
        .I1(reg_543[12]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[19]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[19]),
        .I1(reg_543[19]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[19]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[18]),
        .I1(reg_543[18]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[19]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[17]),
        .I1(reg_543[17]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[19]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[16]),
        .I1(reg_543[16]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[23]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[23]),
        .I1(reg_543[23]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[23]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[22]),
        .I1(reg_543[22]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[23]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[21]),
        .I1(reg_543[21]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[23]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[20]),
        .I1(reg_543[20]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[27]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[27]),
        .I1(reg_543[27]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_3_1[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[27]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[26]),
        .I1(reg_543[26]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_3_1[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[27]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[25]),
        .I1(reg_543[25]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_3_1[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[27]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[24]),
        .I1(reg_543[24]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_3_1[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_3_1[31]_i_2 
       (.I0(reg_543[31]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .I3(shell_top_sa_pe_ba_3_1[31]),
        .O(\shell_top_sa_pe_ba_3_1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[31]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[30]),
        .I1(reg_543[30]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_3_1[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[31]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[29]),
        .I1(reg_543[29]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_3_1[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[31]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[28]),
        .I1(reg_543[28]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(\shell_top_sa_pe_ba_3_1[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[3]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[3]),
        .I1(reg_543[3]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[3]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[2]),
        .I1(reg_543[2]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[3]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[1]),
        .I1(reg_543[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[3]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[0]),
        .I1(reg_543[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[7]_i_2 
       (.I0(shell_top_sa_pe_ba_3_1[7]),
        .I1(reg_543[7]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[7]_i_3 
       (.I0(shell_top_sa_pe_ba_3_1[6]),
        .I1(reg_543[6]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[7]_i_4 
       (.I0(shell_top_sa_pe_ba_3_1[5]),
        .I1(reg_543[5]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_1[7]_i_5 
       (.I0(shell_top_sa_pe_ba_3_1[4]),
        .I1(reg_543[4]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\shell_top_sa_pe_ba_3_1[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[11:8]),
        .S({\shell_top_sa_pe_ba_3_1[11]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[11]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[11]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[15:12]),
        .S({\shell_top_sa_pe_ba_3_1[15]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[15]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[15]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[19:16]),
        .S({\shell_top_sa_pe_ba_3_1[19]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[19]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[19]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[23:20]),
        .S({\shell_top_sa_pe_ba_3_1[23]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[23]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[23]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[27:24]),
        .S({\shell_top_sa_pe_ba_3_1[27]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[27]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[27]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[31]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_3_1_reg[31]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_3_1_reg[31]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[31]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_3_1[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[31:28]),
        .S({\shell_top_sa_pe_ba_3_1[31]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[31]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[31]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[3:0]),
        .S({\shell_top_sa_pe_ba_3_1[3]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[3]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[3]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_1_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_1_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_3_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_1[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o[7:4]),
        .S({\shell_top_sa_pe_ba_3_1[7]_i_2_n_0 ,\shell_top_sa_pe_ba_3_1[7]_i_3_n_0 ,\shell_top_sa_pe_ba_3_1[7]_i_4_n_0 ,\shell_top_sa_pe_ba_3_1[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[11]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[11]),
        .I1(reg_543[11]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[11]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[10]),
        .I1(reg_543[10]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[11]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[9]),
        .I1(reg_543[9]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[11]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[8]),
        .I1(reg_543[8]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[15]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[15]),
        .I1(reg_543[15]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[15]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[14]),
        .I1(reg_543[14]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[15]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[13]),
        .I1(reg_543[13]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[15]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[12]),
        .I1(reg_543[12]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[19]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[19]),
        .I1(reg_543[19]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[19]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[18]),
        .I1(reg_543[18]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[19]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[17]),
        .I1(reg_543[17]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[19]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[16]),
        .I1(reg_543[16]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[23]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[23]),
        .I1(reg_543[23]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[23]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[22]),
        .I1(reg_543[22]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[23]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[21]),
        .I1(reg_543[21]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[23]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[20]),
        .I1(reg_543[20]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[27]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[27]),
        .I1(reg_543[27]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[27]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[26]),
        .I1(reg_543[26]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[27]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[25]),
        .I1(reg_543[25]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[27]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[24]),
        .I1(reg_543[24]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_3_2[31]_i_2 
       (.I0(reg_543[31]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I2(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .I3(shell_top_sa_pe_ba_3_2[31]),
        .O(\shell_top_sa_pe_ba_3_2[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[31]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[30]),
        .I1(reg_543[30]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[31]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[29]),
        .I1(reg_543[29]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[31]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[28]),
        .I1(reg_543[28]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[3]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[3]),
        .I1(reg_543[3]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[3]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[2]),
        .I1(reg_543[2]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[3]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[1]),
        .I1(reg_543[1]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[3]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[0]),
        .I1(reg_543[0]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[7]_i_2 
       (.I0(shell_top_sa_pe_ba_3_2[7]),
        .I1(reg_543[7]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[7]_i_3 
       (.I0(shell_top_sa_pe_ba_3_2[6]),
        .I1(reg_543[6]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[7]_i_4 
       (.I0(shell_top_sa_pe_ba_3_2[5]),
        .I1(reg_543[5]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_2[7]_i_5 
       (.I0(shell_top_sa_pe_ba_3_2[4]),
        .I1(reg_543[4]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[2]_rep_n_0 ),
        .O(\shell_top_sa_pe_ba_3_2[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[11:8]),
        .S({\shell_top_sa_pe_ba_3_2[11]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[11]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[11]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[15:12]),
        .S({\shell_top_sa_pe_ba_3_2[15]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[15]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[15]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[19:16]),
        .S({\shell_top_sa_pe_ba_3_2[19]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[19]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[19]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[23:20]),
        .S({\shell_top_sa_pe_ba_3_2[23]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[23]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[23]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[27:24]),
        .S({\shell_top_sa_pe_ba_3_2[27]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[27]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[27]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[31]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_3_2_reg[31]_i_1_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_3_2_reg[31]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[31]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_3_2[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[31:28]),
        .S({\shell_top_sa_pe_ba_3_2[31]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[31]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[31]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[3:0]),
        .S({\shell_top_sa_pe_ba_3_2[3]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[3]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[3]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_2_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_2_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_3_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_2[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o[7:4]),
        .S({\shell_top_sa_pe_ba_3_2[7]_i_2_n_0 ,\shell_top_sa_pe_ba_3_2[7]_i_3_n_0 ,\shell_top_sa_pe_ba_3_2[7]_i_4_n_0 ,\shell_top_sa_pe_ba_3_2[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[11]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[11]),
        .I1(reg_539[11]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[11]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[10]),
        .I1(reg_539[10]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[11]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[9]),
        .I1(reg_539[9]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[11]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[8]),
        .I1(reg_539[8]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[15]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[15]),
        .I1(reg_539[15]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[15]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[14]),
        .I1(reg_539[14]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[15]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[13]),
        .I1(reg_539[13]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[15]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[12]),
        .I1(reg_539[12]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[19]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[19]),
        .I1(reg_539[19]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[19]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[18]),
        .I1(reg_539[18]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[19]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[17]),
        .I1(reg_539[17]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[19]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[16]),
        .I1(reg_539[16]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[23]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[23]),
        .I1(reg_539[23]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[23]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[22]),
        .I1(reg_539[22]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[23]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[21]),
        .I1(reg_539[21]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[23]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[20]),
        .I1(reg_539[20]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[27]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[27]),
        .I1(reg_539[27]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[27]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[26]),
        .I1(reg_539[26]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[27]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[25]),
        .I1(reg_539[25]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[27]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[24]),
        .I1(reg_539[24]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \shell_top_sa_pe_ba_3_3[31]_i_1 
       (.I0(\shell_top_sa_pe_ba_2_0_reg[0] [1]),
        .I1(phi_mul_fu_2181),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .O(\ap_CS_fsm_reg[5]_5 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \shell_top_sa_pe_ba_3_3[31]_i_3 
       (.I0(reg_539[31]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I2(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .I3(shell_top_sa_pe_ba_3_3[31]),
        .O(\shell_top_sa_pe_ba_3_3[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[31]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[30]),
        .I1(reg_539[30]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[31]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[29]),
        .I1(reg_539[29]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[31]_i_6 
       (.I0(shell_top_sa_pe_ba_3_3[28]),
        .I1(reg_539[28]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[3]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[3]),
        .I1(reg_539[3]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[3]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[2]),
        .I1(reg_539[2]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[3]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[1]),
        .I1(reg_539[1]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[3]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[0]),
        .I1(reg_539[0]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[7]_i_2 
       (.I0(shell_top_sa_pe_ba_3_3[7]),
        .I1(reg_539[7]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[7]_i_3 
       (.I0(shell_top_sa_pe_ba_3_3[6]),
        .I1(reg_539[6]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[7]_i_4 
       (.I0(shell_top_sa_pe_ba_3_3[5]),
        .I1(reg_539[5]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \shell_top_sa_pe_ba_3_3[7]_i_5 
       (.I0(shell_top_sa_pe_ba_3_3[4]),
        .I1(reg_539[4]),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I3(\ap_CS_fsm_reg[0]_rep__0_n_0 ),
        .O(\shell_top_sa_pe_ba_3_3[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[11]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[11:8]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[11:8]),
        .S({\shell_top_sa_pe_ba_3_3[11]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[11]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[11]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[15]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[11]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[15:12]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[15:12]),
        .S({\shell_top_sa_pe_ba_3_3[15]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[15]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[15]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[19]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[15]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[19:16]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[19:16]),
        .S({\shell_top_sa_pe_ba_3_3[19]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[19]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[19]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[23]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[19]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[23:20]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[23:20]),
        .S({\shell_top_sa_pe_ba_3_3[23]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[23]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[23]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[27]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[23]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[27:24]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[27:24]),
        .S({\shell_top_sa_pe_ba_3_3[27]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[27]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[27]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[31]_i_2 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[27]_i_1_n_0 ),
        .CO({\NLW_shell_top_sa_pe_ba_3_3_reg[31]_i_2_CO_UNCONNECTED [3],\shell_top_sa_pe_ba_3_3_reg[31]_i_2_n_1 ,\shell_top_sa_pe_ba_3_3_reg[31]_i_2_n_2 ,\shell_top_sa_pe_ba_3_3_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shell_top_sa_pe_ba_3_3[30:28]}),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[31:28]),
        .S({\shell_top_sa_pe_ba_3_3[31]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[31]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[31]_i_5_n_0 ,\shell_top_sa_pe_ba_3_3[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[3:0]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[3:0]),
        .S({\shell_top_sa_pe_ba_3_3[3]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[3]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[3]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \shell_top_sa_pe_ba_3_3_reg[7]_i_1 
       (.CI(\shell_top_sa_pe_ba_3_3_reg[3]_i_1_n_0 ),
        .CO({\shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_0 ,\shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_1 ,\shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_2 ,\shell_top_sa_pe_ba_3_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(shell_top_sa_pe_ba_3_3[7:4]),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o[7:4]),
        .S({\shell_top_sa_pe_ba_3_3[7]_i_2_n_0 ,\shell_top_sa_pe_ba_3_3[7]_i_3_n_0 ,\shell_top_sa_pe_ba_3_3[7]_i_4_n_0 ,\shell_top_sa_pe_ba_3_3[7]_i_5_n_0 }));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[0]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[10]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[11]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[12]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[13]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[14]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[15]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[16]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[17]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[18]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[19]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[1]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[20]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[21]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[22]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[23]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[24]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[25]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[26]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[27]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[28]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[29]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[2]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[30] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[30]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[31] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[31]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[3]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[4]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[5]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[6]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[7]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[8]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_0_0_load_reg_2366_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_0_0[9]),
        .Q(shell_top_sa_pe_bw_0_0_load_reg_2366[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[0]),
        .Q(shell_top_sa_pe_bw_0_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[10]),
        .Q(shell_top_sa_pe_bw_0_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[11]),
        .Q(shell_top_sa_pe_bw_0_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[12]),
        .Q(shell_top_sa_pe_bw_0_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[13]),
        .Q(shell_top_sa_pe_bw_0_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[14]),
        .Q(shell_top_sa_pe_bw_0_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[15]),
        .Q(shell_top_sa_pe_bw_0_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[16]),
        .Q(shell_top_sa_pe_bw_0_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[17]),
        .Q(shell_top_sa_pe_bw_0_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[18]),
        .Q(shell_top_sa_pe_bw_0_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[19]),
        .Q(shell_top_sa_pe_bw_0_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[1]),
        .Q(shell_top_sa_pe_bw_0_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[20]),
        .Q(shell_top_sa_pe_bw_0_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[21]),
        .Q(shell_top_sa_pe_bw_0_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[22]),
        .Q(shell_top_sa_pe_bw_0_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[23]),
        .Q(shell_top_sa_pe_bw_0_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[24]),
        .Q(shell_top_sa_pe_bw_0_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[25]),
        .Q(shell_top_sa_pe_bw_0_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[26]),
        .Q(shell_top_sa_pe_bw_0_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[27]),
        .Q(shell_top_sa_pe_bw_0_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[28]),
        .Q(shell_top_sa_pe_bw_0_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[29]),
        .Q(shell_top_sa_pe_bw_0_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[2]),
        .Q(shell_top_sa_pe_bw_0_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[30]),
        .Q(shell_top_sa_pe_bw_0_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[31]),
        .Q(shell_top_sa_pe_bw_0_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[3]),
        .Q(shell_top_sa_pe_bw_0_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[4]),
        .Q(shell_top_sa_pe_bw_0_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[5]),
        .Q(shell_top_sa_pe_bw_0_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[6]),
        .Q(shell_top_sa_pe_bw_0_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[7]),
        .Q(shell_top_sa_pe_bw_0_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[8]),
        .Q(shell_top_sa_pe_bw_0_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(in_b_reg_436[9]),
        .Q(shell_top_sa_pe_bw_0_0[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF00)) 
    \shell_top_sa_pe_bw_0_1[31]_i_1 
       (.I0(and_ln53_reg_2081_pp0_iter3_reg),
        .I1(icmp_ln50_1_reg_2072_pp0_iter3_reg),
        .I2(icmp_ln143_reg_2022_pp0_iter3_reg),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .O(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[0]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[0] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[10]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[10] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[11]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[11] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[12]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[12] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[13]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[13] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[14]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[14] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[15]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[15] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[16]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[16] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[17]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[17] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[18]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[18] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[19]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[19] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[1]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[1] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[20]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[20] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[21]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[21] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[22]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[22] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[23]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[23] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[24]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[24] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[25]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[25] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[26]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[26] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[27]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[27] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[28]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[28] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[29]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[29] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[2]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[2] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[30]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[30] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[31]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[31] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[3]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[3] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[4]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[4] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[5]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[5] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[6]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[6] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[7]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[7] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[8]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[8] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[9]),
        .Q(\shell_top_sa_pe_bw_0_1_reg_n_0_[9] ),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[0]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[0] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[10]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[10] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[11]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[11] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[12]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[12] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[13]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[13] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[14]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[14] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[15]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[15] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[16]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[16] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[17]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[17] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[18]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[18] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[19]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[19] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[1]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[1] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[20]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[20] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[21]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[21] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[22]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[22] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[23]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[23] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[24]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[24] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[25]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[25] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[26]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[26] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[27]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[27] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[28]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[28] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[29]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[29] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[2]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[2] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[30]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[30] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[31]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[31] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[3]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[3] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[4]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[4] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[5]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[5] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[6]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[6] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[7]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[7] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[8]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[8] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[9]),
        .Q(\shell_top_sa_pe_bw_0_2_reg_n_0_[9] ),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[0]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[0] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[10]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[10] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[11]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[11] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[12]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[12] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[13]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[13] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[14]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[14] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[15]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[15] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[16]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[16] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[17]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[17] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[18]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[18] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[19]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[19] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[1]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[1] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[20]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[20] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[21]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[21] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[22]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[22] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[23]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[23] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[24]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[24] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[25]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[25] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[26]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[26] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[27]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[27] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[28]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[28] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[29]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[29] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[2]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[2] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[30]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[30] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[31]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[31] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[3]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[3] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[4]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[4] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[5]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[5] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[6]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[6] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[7]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[7] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[8]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[8] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_0_3_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[9]),
        .Q(\shell_top_sa_pe_bw_0_3_reg_n_0_[9] ),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[0]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[10]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[11]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[12]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[13]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[14]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[15]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[16]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[17]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[18]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[19]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[1]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[20]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[21]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[22]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[23]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[24]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[25]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[26]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[27]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[28]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[29]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[2]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[30]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[31]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[3]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[4]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[5]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[6]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[7]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[8]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_bw_1_0[9]),
        .Q(shell_top_sa_pe_bw_1_0_load_reg_2383[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[0]),
        .Q(shell_top_sa_pe_bw_1_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[10]),
        .Q(shell_top_sa_pe_bw_1_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[11]),
        .Q(shell_top_sa_pe_bw_1_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[12]),
        .Q(shell_top_sa_pe_bw_1_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[13]),
        .Q(shell_top_sa_pe_bw_1_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[14]),
        .Q(shell_top_sa_pe_bw_1_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[15]),
        .Q(shell_top_sa_pe_bw_1_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[16]),
        .Q(shell_top_sa_pe_bw_1_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[17]),
        .Q(shell_top_sa_pe_bw_1_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[18]),
        .Q(shell_top_sa_pe_bw_1_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[19]),
        .Q(shell_top_sa_pe_bw_1_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[1]),
        .Q(shell_top_sa_pe_bw_1_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[20]),
        .Q(shell_top_sa_pe_bw_1_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[21]),
        .Q(shell_top_sa_pe_bw_1_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[22]),
        .Q(shell_top_sa_pe_bw_1_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[23]),
        .Q(shell_top_sa_pe_bw_1_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[24]),
        .Q(shell_top_sa_pe_bw_1_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[25]),
        .Q(shell_top_sa_pe_bw_1_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[26]),
        .Q(shell_top_sa_pe_bw_1_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[27]),
        .Q(shell_top_sa_pe_bw_1_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[28]),
        .Q(shell_top_sa_pe_bw_1_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[29]),
        .Q(shell_top_sa_pe_bw_1_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[2]),
        .Q(shell_top_sa_pe_bw_1_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[30]),
        .Q(shell_top_sa_pe_bw_1_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[31]),
        .Q(shell_top_sa_pe_bw_1_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[3]),
        .Q(shell_top_sa_pe_bw_1_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[4]),
        .Q(shell_top_sa_pe_bw_1_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[5]),
        .Q(shell_top_sa_pe_bw_1_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[6]),
        .Q(shell_top_sa_pe_bw_1_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[7]),
        .Q(shell_top_sa_pe_bw_1_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[8]),
        .Q(shell_top_sa_pe_bw_1_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_0_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_bw_0_0_load_reg_2366[9]),
        .Q(shell_top_sa_pe_bw_1_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_bw_1_1[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_rep_n_0),
        .I1(ap_done_reg2),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[0]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[10]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[11]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[12]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[13]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[14]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[15]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[16]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[17]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[18]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[19]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[1]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[20]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[21]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[22]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[23]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[24]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[25]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[26]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[27]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[28]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[29]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[2]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[30] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[30]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[31] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[31]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[3]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[4]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[5]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[6]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[7]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[8]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_bw_1_1[9]),
        .Q(shell_top_sa_pe_bw_1_1_load_reg_2294[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[0] ),
        .Q(shell_top_sa_pe_bw_1_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[10] ),
        .Q(shell_top_sa_pe_bw_1_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[11] ),
        .Q(shell_top_sa_pe_bw_1_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[12] ),
        .Q(shell_top_sa_pe_bw_1_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[13] ),
        .Q(shell_top_sa_pe_bw_1_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[14] ),
        .Q(shell_top_sa_pe_bw_1_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[15] ),
        .Q(shell_top_sa_pe_bw_1_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[16] ),
        .Q(shell_top_sa_pe_bw_1_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[17] ),
        .Q(shell_top_sa_pe_bw_1_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[18] ),
        .Q(shell_top_sa_pe_bw_1_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[19] ),
        .Q(shell_top_sa_pe_bw_1_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[1] ),
        .Q(shell_top_sa_pe_bw_1_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[20] ),
        .Q(shell_top_sa_pe_bw_1_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[21] ),
        .Q(shell_top_sa_pe_bw_1_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[22] ),
        .Q(shell_top_sa_pe_bw_1_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[23] ),
        .Q(shell_top_sa_pe_bw_1_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[24] ),
        .Q(shell_top_sa_pe_bw_1_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[25] ),
        .Q(shell_top_sa_pe_bw_1_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[26] ),
        .Q(shell_top_sa_pe_bw_1_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[27] ),
        .Q(shell_top_sa_pe_bw_1_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[28] ),
        .Q(shell_top_sa_pe_bw_1_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[29] ),
        .Q(shell_top_sa_pe_bw_1_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[2] ),
        .Q(shell_top_sa_pe_bw_1_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[30] ),
        .Q(shell_top_sa_pe_bw_1_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[31] ),
        .Q(shell_top_sa_pe_bw_1_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[3] ),
        .Q(shell_top_sa_pe_bw_1_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[4] ),
        .Q(shell_top_sa_pe_bw_1_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[5] ),
        .Q(shell_top_sa_pe_bw_1_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[6] ),
        .Q(shell_top_sa_pe_bw_1_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[7] ),
        .Q(shell_top_sa_pe_bw_1_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[8] ),
        .Q(shell_top_sa_pe_bw_1_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_1_reg_n_0_[9] ),
        .Q(shell_top_sa_pe_bw_1_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[0] ),
        .Q(shell_top_sa_pe_bw_1_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[10] ),
        .Q(shell_top_sa_pe_bw_1_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[11] ),
        .Q(shell_top_sa_pe_bw_1_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[12] ),
        .Q(shell_top_sa_pe_bw_1_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[13] ),
        .Q(shell_top_sa_pe_bw_1_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[14] ),
        .Q(shell_top_sa_pe_bw_1_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[15] ),
        .Q(shell_top_sa_pe_bw_1_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[16] ),
        .Q(shell_top_sa_pe_bw_1_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[17] ),
        .Q(shell_top_sa_pe_bw_1_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[18] ),
        .Q(shell_top_sa_pe_bw_1_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[19] ),
        .Q(shell_top_sa_pe_bw_1_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[1] ),
        .Q(shell_top_sa_pe_bw_1_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[20] ),
        .Q(shell_top_sa_pe_bw_1_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[21] ),
        .Q(shell_top_sa_pe_bw_1_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[22] ),
        .Q(shell_top_sa_pe_bw_1_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[23] ),
        .Q(shell_top_sa_pe_bw_1_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[24] ),
        .Q(shell_top_sa_pe_bw_1_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[25] ),
        .Q(shell_top_sa_pe_bw_1_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[26] ),
        .Q(shell_top_sa_pe_bw_1_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[27] ),
        .Q(shell_top_sa_pe_bw_1_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[28] ),
        .Q(shell_top_sa_pe_bw_1_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[29] ),
        .Q(shell_top_sa_pe_bw_1_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[2] ),
        .Q(shell_top_sa_pe_bw_1_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[30] ),
        .Q(shell_top_sa_pe_bw_1_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[31] ),
        .Q(shell_top_sa_pe_bw_1_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[3] ),
        .Q(shell_top_sa_pe_bw_1_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[4] ),
        .Q(shell_top_sa_pe_bw_1_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[5] ),
        .Q(shell_top_sa_pe_bw_1_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[6] ),
        .Q(shell_top_sa_pe_bw_1_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[7] ),
        .Q(shell_top_sa_pe_bw_1_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[8] ),
        .Q(shell_top_sa_pe_bw_1_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_2_reg_n_0_[9] ),
        .Q(shell_top_sa_pe_bw_1_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[0] ),
        .Q(shell_top_sa_pe_bw_1_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[10] ),
        .Q(shell_top_sa_pe_bw_1_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[11] ),
        .Q(shell_top_sa_pe_bw_1_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[12] ),
        .Q(shell_top_sa_pe_bw_1_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[13] ),
        .Q(shell_top_sa_pe_bw_1_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[14] ),
        .Q(shell_top_sa_pe_bw_1_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[15] ),
        .Q(shell_top_sa_pe_bw_1_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[16] ),
        .Q(shell_top_sa_pe_bw_1_3[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[17] ),
        .Q(shell_top_sa_pe_bw_1_3[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[18] ),
        .Q(shell_top_sa_pe_bw_1_3[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[19] ),
        .Q(shell_top_sa_pe_bw_1_3[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[1] ),
        .Q(shell_top_sa_pe_bw_1_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[20] ),
        .Q(shell_top_sa_pe_bw_1_3[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[21] ),
        .Q(shell_top_sa_pe_bw_1_3[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[22] ),
        .Q(shell_top_sa_pe_bw_1_3[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[23] ),
        .Q(shell_top_sa_pe_bw_1_3[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[24] ),
        .Q(shell_top_sa_pe_bw_1_3[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[25] ),
        .Q(shell_top_sa_pe_bw_1_3[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[26] ),
        .Q(shell_top_sa_pe_bw_1_3[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[27] ),
        .Q(shell_top_sa_pe_bw_1_3[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[28] ),
        .Q(shell_top_sa_pe_bw_1_3[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[29] ),
        .Q(shell_top_sa_pe_bw_1_3[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[2] ),
        .Q(shell_top_sa_pe_bw_1_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[30] ),
        .Q(shell_top_sa_pe_bw_1_3[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[31] ),
        .Q(shell_top_sa_pe_bw_1_3[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[3] ),
        .Q(shell_top_sa_pe_bw_1_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[4] ),
        .Q(shell_top_sa_pe_bw_1_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[5] ),
        .Q(shell_top_sa_pe_bw_1_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[6] ),
        .Q(shell_top_sa_pe_bw_1_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[7] ),
        .Q(shell_top_sa_pe_bw_1_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[8] ),
        .Q(shell_top_sa_pe_bw_1_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_1_3_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(\shell_top_sa_pe_bw_0_3_reg_n_0_[9] ),
        .Q(shell_top_sa_pe_bw_1_3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[0]),
        .Q(shell_top_sa_pe_bw_2_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[10]),
        .Q(shell_top_sa_pe_bw_2_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[11]),
        .Q(shell_top_sa_pe_bw_2_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[12]),
        .Q(shell_top_sa_pe_bw_2_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[13]),
        .Q(shell_top_sa_pe_bw_2_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[14]),
        .Q(shell_top_sa_pe_bw_2_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[15]),
        .Q(shell_top_sa_pe_bw_2_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[16]),
        .Q(shell_top_sa_pe_bw_2_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[17]),
        .Q(shell_top_sa_pe_bw_2_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[18]),
        .Q(shell_top_sa_pe_bw_2_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[19]),
        .Q(shell_top_sa_pe_bw_2_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[1]),
        .Q(shell_top_sa_pe_bw_2_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[20]),
        .Q(shell_top_sa_pe_bw_2_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[21]),
        .Q(shell_top_sa_pe_bw_2_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[22]),
        .Q(shell_top_sa_pe_bw_2_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[23]),
        .Q(shell_top_sa_pe_bw_2_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[24]),
        .Q(shell_top_sa_pe_bw_2_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[25]),
        .Q(shell_top_sa_pe_bw_2_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[26]),
        .Q(shell_top_sa_pe_bw_2_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[27]),
        .Q(shell_top_sa_pe_bw_2_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[28]),
        .Q(shell_top_sa_pe_bw_2_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[29]),
        .Q(shell_top_sa_pe_bw_2_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[2]),
        .Q(shell_top_sa_pe_bw_2_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[30]),
        .Q(shell_top_sa_pe_bw_2_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[31]),
        .Q(shell_top_sa_pe_bw_2_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[3]),
        .Q(shell_top_sa_pe_bw_2_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[4]),
        .Q(shell_top_sa_pe_bw_2_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[5]),
        .Q(shell_top_sa_pe_bw_2_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[6]),
        .Q(shell_top_sa_pe_bw_2_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[7]),
        .Q(shell_top_sa_pe_bw_2_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[8]),
        .Q(shell_top_sa_pe_bw_2_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_0_load_reg_2383[9]),
        .Q(shell_top_sa_pe_bw_2_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[0]),
        .Q(shell_top_sa_pe_bw_2_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[10]),
        .Q(shell_top_sa_pe_bw_2_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[11]),
        .Q(shell_top_sa_pe_bw_2_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[12]),
        .Q(shell_top_sa_pe_bw_2_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[13]),
        .Q(shell_top_sa_pe_bw_2_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[14]),
        .Q(shell_top_sa_pe_bw_2_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[15]),
        .Q(shell_top_sa_pe_bw_2_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[16]),
        .Q(shell_top_sa_pe_bw_2_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[17]),
        .Q(shell_top_sa_pe_bw_2_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[18]),
        .Q(shell_top_sa_pe_bw_2_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[19]),
        .Q(shell_top_sa_pe_bw_2_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[1]),
        .Q(shell_top_sa_pe_bw_2_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[20]),
        .Q(shell_top_sa_pe_bw_2_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[21]),
        .Q(shell_top_sa_pe_bw_2_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[22]),
        .Q(shell_top_sa_pe_bw_2_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[23]),
        .Q(shell_top_sa_pe_bw_2_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[24]),
        .Q(shell_top_sa_pe_bw_2_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[25]),
        .Q(shell_top_sa_pe_bw_2_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[26]),
        .Q(shell_top_sa_pe_bw_2_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[27]),
        .Q(shell_top_sa_pe_bw_2_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[28]),
        .Q(shell_top_sa_pe_bw_2_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[29]),
        .Q(shell_top_sa_pe_bw_2_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[2]),
        .Q(shell_top_sa_pe_bw_2_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[30]),
        .Q(shell_top_sa_pe_bw_2_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[31]),
        .Q(shell_top_sa_pe_bw_2_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[3]),
        .Q(shell_top_sa_pe_bw_2_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[4]),
        .Q(shell_top_sa_pe_bw_2_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[5]),
        .Q(shell_top_sa_pe_bw_2_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[6]),
        .Q(shell_top_sa_pe_bw_2_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[7]),
        .Q(shell_top_sa_pe_bw_2_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[8]),
        .Q(shell_top_sa_pe_bw_2_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_1_load_reg_2294[9]),
        .Q(shell_top_sa_pe_bw_2_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_bw_2_2[31]_i_1 
       (.I0(phi_mul_fu_2181),
        .I1(ap_enable_reg_pp0_iter2),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[0]),
        .Q(shell_top_sa_pe_bw_2_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[10]),
        .Q(shell_top_sa_pe_bw_2_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[11]),
        .Q(shell_top_sa_pe_bw_2_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[12]),
        .Q(shell_top_sa_pe_bw_2_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[13]),
        .Q(shell_top_sa_pe_bw_2_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[14]),
        .Q(shell_top_sa_pe_bw_2_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[15]),
        .Q(shell_top_sa_pe_bw_2_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[16]),
        .Q(shell_top_sa_pe_bw_2_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[17]),
        .Q(shell_top_sa_pe_bw_2_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[18]),
        .Q(shell_top_sa_pe_bw_2_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[19]),
        .Q(shell_top_sa_pe_bw_2_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[1]),
        .Q(shell_top_sa_pe_bw_2_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[20]),
        .Q(shell_top_sa_pe_bw_2_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[21]),
        .Q(shell_top_sa_pe_bw_2_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[22]),
        .Q(shell_top_sa_pe_bw_2_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[23]),
        .Q(shell_top_sa_pe_bw_2_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[24]),
        .Q(shell_top_sa_pe_bw_2_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[25]),
        .Q(shell_top_sa_pe_bw_2_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[26]),
        .Q(shell_top_sa_pe_bw_2_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[27]),
        .Q(shell_top_sa_pe_bw_2_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[28]),
        .Q(shell_top_sa_pe_bw_2_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[29]),
        .Q(shell_top_sa_pe_bw_2_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[2]),
        .Q(shell_top_sa_pe_bw_2_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[30]),
        .Q(shell_top_sa_pe_bw_2_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[31]),
        .Q(shell_top_sa_pe_bw_2_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[3]),
        .Q(shell_top_sa_pe_bw_2_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[4]),
        .Q(shell_top_sa_pe_bw_2_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[5]),
        .Q(shell_top_sa_pe_bw_2_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[6]),
        .Q(shell_top_sa_pe_bw_2_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[7]),
        .Q(shell_top_sa_pe_bw_2_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[8]),
        .Q(shell_top_sa_pe_bw_2_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_bw_1_2[9]),
        .Q(shell_top_sa_pe_bw_2_2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_bw_2_3[31]_i_1 
       (.I0(mul_ln50_reg_21160),
        .I1(ap_enable_reg_pp0_iter2),
        .O(reg_5391));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[0] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[0]),
        .Q(shell_top_sa_pe_bw_2_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[10] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[10]),
        .Q(shell_top_sa_pe_bw_2_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[11] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[11]),
        .Q(shell_top_sa_pe_bw_2_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[12] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[12]),
        .Q(shell_top_sa_pe_bw_2_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[13] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[13]),
        .Q(shell_top_sa_pe_bw_2_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[14] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[14]),
        .Q(shell_top_sa_pe_bw_2_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[15] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[15]),
        .Q(shell_top_sa_pe_bw_2_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[16] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[16]),
        .Q(shell_top_sa_pe_bw_2_3[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[17] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[17]),
        .Q(shell_top_sa_pe_bw_2_3[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[18] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[18]),
        .Q(shell_top_sa_pe_bw_2_3[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[19] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[19]),
        .Q(shell_top_sa_pe_bw_2_3[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[1] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[1]),
        .Q(shell_top_sa_pe_bw_2_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[20] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[20]),
        .Q(shell_top_sa_pe_bw_2_3[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[21] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[21]),
        .Q(shell_top_sa_pe_bw_2_3[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[22] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[22]),
        .Q(shell_top_sa_pe_bw_2_3[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[23] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[23]),
        .Q(shell_top_sa_pe_bw_2_3[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[24] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[24]),
        .Q(shell_top_sa_pe_bw_2_3[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[25] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[25]),
        .Q(shell_top_sa_pe_bw_2_3[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[26] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[26]),
        .Q(shell_top_sa_pe_bw_2_3[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[27] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[27]),
        .Q(shell_top_sa_pe_bw_2_3[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[28] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[28]),
        .Q(shell_top_sa_pe_bw_2_3[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[29] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[29]),
        .Q(shell_top_sa_pe_bw_2_3[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[2] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[2]),
        .Q(shell_top_sa_pe_bw_2_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[30] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[30]),
        .Q(shell_top_sa_pe_bw_2_3[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[31] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[31]),
        .Q(shell_top_sa_pe_bw_2_3[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[3] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[3]),
        .Q(shell_top_sa_pe_bw_2_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[4] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[4]),
        .Q(shell_top_sa_pe_bw_2_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[5] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[5]),
        .Q(shell_top_sa_pe_bw_2_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[6] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[6]),
        .Q(shell_top_sa_pe_bw_2_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[7] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[7]),
        .Q(shell_top_sa_pe_bw_2_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[8] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[8]),
        .Q(shell_top_sa_pe_bw_2_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_bw_2_3_reg[9] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_bw_1_3[9]),
        .Q(shell_top_sa_pe_bw_2_3[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ri_0_0[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(ap_condition_585));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[0]),
        .Q(shell_top_sa_pe_ri_0_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[10]),
        .Q(shell_top_sa_pe_ri_0_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[11]),
        .Q(shell_top_sa_pe_ri_0_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[12]),
        .Q(shell_top_sa_pe_ri_0_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[13]),
        .Q(shell_top_sa_pe_ri_0_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[14]),
        .Q(shell_top_sa_pe_ri_0_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[15]),
        .Q(shell_top_sa_pe_ri_0_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[16]),
        .Q(shell_top_sa_pe_ri_0_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[17]),
        .Q(shell_top_sa_pe_ri_0_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[18]),
        .Q(shell_top_sa_pe_ri_0_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[19]),
        .Q(shell_top_sa_pe_ri_0_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[1]),
        .Q(shell_top_sa_pe_ri_0_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[20]),
        .Q(shell_top_sa_pe_ri_0_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[21]),
        .Q(shell_top_sa_pe_ri_0_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[22]),
        .Q(shell_top_sa_pe_ri_0_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[23]),
        .Q(shell_top_sa_pe_ri_0_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[24]),
        .Q(shell_top_sa_pe_ri_0_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[25]),
        .Q(shell_top_sa_pe_ri_0_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[26]),
        .Q(shell_top_sa_pe_ri_0_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[27]),
        .Q(shell_top_sa_pe_ri_0_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[28]),
        .Q(shell_top_sa_pe_ri_0_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[29]),
        .Q(shell_top_sa_pe_ri_0_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[2]),
        .Q(shell_top_sa_pe_ri_0_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[30]),
        .Q(shell_top_sa_pe_ri_0_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[31]),
        .Q(shell_top_sa_pe_ri_0_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[3]),
        .Q(shell_top_sa_pe_ri_0_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[4]),
        .Q(shell_top_sa_pe_ri_0_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[5]),
        .Q(shell_top_sa_pe_ri_0_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[6]),
        .Q(shell_top_sa_pe_ri_0_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[7]),
        .Q(shell_top_sa_pe_ri_0_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[8]),
        .Q(shell_top_sa_pe_ri_0_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_0_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(in_a_reg_394[9]),
        .Q(shell_top_sa_pe_ri_0_0[9]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[0]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[10]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[11]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[12]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[13]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[14]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[15]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[16]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[17]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[18]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[19]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[1]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[20]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[21]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[22]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[23]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[24]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[25]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[26]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[27]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[28]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[29]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[2]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[30]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[31]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[3]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[4]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[5]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[6]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[7]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[8]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_0_1_load_reg_2377_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_0_1[9]),
        .Q(shell_top_sa_pe_ri_0_1_load_reg_2377[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[0]),
        .Q(shell_top_sa_pe_ri_0_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[10]),
        .Q(shell_top_sa_pe_ri_0_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[11]),
        .Q(shell_top_sa_pe_ri_0_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[12]),
        .Q(shell_top_sa_pe_ri_0_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[13]),
        .Q(shell_top_sa_pe_ri_0_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[14]),
        .Q(shell_top_sa_pe_ri_0_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[15]),
        .Q(shell_top_sa_pe_ri_0_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[16]),
        .Q(shell_top_sa_pe_ri_0_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[17]),
        .Q(shell_top_sa_pe_ri_0_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[18]),
        .Q(shell_top_sa_pe_ri_0_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[19]),
        .Q(shell_top_sa_pe_ri_0_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[1]),
        .Q(shell_top_sa_pe_ri_0_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[20]),
        .Q(shell_top_sa_pe_ri_0_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[21]),
        .Q(shell_top_sa_pe_ri_0_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[22]),
        .Q(shell_top_sa_pe_ri_0_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[23]),
        .Q(shell_top_sa_pe_ri_0_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[24]),
        .Q(shell_top_sa_pe_ri_0_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[25]),
        .Q(shell_top_sa_pe_ri_0_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[26]),
        .Q(shell_top_sa_pe_ri_0_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[27]),
        .Q(shell_top_sa_pe_ri_0_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[28]),
        .Q(shell_top_sa_pe_ri_0_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[29]),
        .Q(shell_top_sa_pe_ri_0_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[2]),
        .Q(shell_top_sa_pe_ri_0_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[30]),
        .Q(shell_top_sa_pe_ri_0_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[31]),
        .Q(shell_top_sa_pe_ri_0_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[3]),
        .Q(shell_top_sa_pe_ri_0_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[4]),
        .Q(shell_top_sa_pe_ri_0_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[5]),
        .Q(shell_top_sa_pe_ri_0_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[6]),
        .Q(shell_top_sa_pe_ri_0_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[7]),
        .Q(shell_top_sa_pe_ri_0_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[8]),
        .Q(shell_top_sa_pe_ri_0_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_1_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(shell_top_sa_pe_ri_0_0[9]),
        .Q(shell_top_sa_pe_ri_0_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \shell_top_sa_pe_ri_0_2[31]_i_1 
       (.I0(phi_mul_fu_2181),
        .I1(ap_enable_reg_pp0_iter4),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[0]),
        .Q(shell_top_sa_pe_ri_0_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[10]),
        .Q(shell_top_sa_pe_ri_0_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[11]),
        .Q(shell_top_sa_pe_ri_0_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[12]),
        .Q(shell_top_sa_pe_ri_0_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[13]),
        .Q(shell_top_sa_pe_ri_0_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[14]),
        .Q(shell_top_sa_pe_ri_0_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[15]),
        .Q(shell_top_sa_pe_ri_0_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[16]),
        .Q(shell_top_sa_pe_ri_0_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[17]),
        .Q(shell_top_sa_pe_ri_0_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[18]),
        .Q(shell_top_sa_pe_ri_0_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[19]),
        .Q(shell_top_sa_pe_ri_0_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[1]),
        .Q(shell_top_sa_pe_ri_0_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[20]),
        .Q(shell_top_sa_pe_ri_0_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[21]),
        .Q(shell_top_sa_pe_ri_0_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[22]),
        .Q(shell_top_sa_pe_ri_0_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[23]),
        .Q(shell_top_sa_pe_ri_0_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[24]),
        .Q(shell_top_sa_pe_ri_0_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[25]),
        .Q(shell_top_sa_pe_ri_0_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[26]),
        .Q(shell_top_sa_pe_ri_0_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[27]),
        .Q(shell_top_sa_pe_ri_0_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[28]),
        .Q(shell_top_sa_pe_ri_0_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[29]),
        .Q(shell_top_sa_pe_ri_0_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[2]),
        .Q(shell_top_sa_pe_ri_0_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[30]),
        .Q(shell_top_sa_pe_ri_0_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[31]),
        .Q(shell_top_sa_pe_ri_0_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[3]),
        .Q(shell_top_sa_pe_ri_0_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[4]),
        .Q(shell_top_sa_pe_ri_0_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[5]),
        .Q(shell_top_sa_pe_ri_0_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[6]),
        .Q(shell_top_sa_pe_ri_0_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[7]),
        .Q(shell_top_sa_pe_ri_0_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[8]),
        .Q(shell_top_sa_pe_ri_0_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_0_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_0_o_ap_vld),
        .D(shell_top_sa_pe_ri_0_1_load_reg_2377[9]),
        .Q(shell_top_sa_pe_ri_0_2[9]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[0]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[10]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[11]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[12]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[13]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[14]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[15]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[16]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[17]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[18]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[19]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[1]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[20]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[21]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[22]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[23]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[24]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[25]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[26]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[27]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[28]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[29]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[2]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[30] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[30]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[31] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[31]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[3]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[4]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[5]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[6]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[7]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[8]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_0_load_reg_2278_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(shell_top_sa_pe_ri_1_0[9]),
        .Q(shell_top_sa_pe_ri_1_0_load_reg_2278[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[0] ),
        .Q(shell_top_sa_pe_ri_1_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[10] ),
        .Q(shell_top_sa_pe_ri_1_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[11] ),
        .Q(shell_top_sa_pe_ri_1_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[12] ),
        .Q(shell_top_sa_pe_ri_1_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[13] ),
        .Q(shell_top_sa_pe_ri_1_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[14] ),
        .Q(shell_top_sa_pe_ri_1_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[15] ),
        .Q(shell_top_sa_pe_ri_1_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[16] ),
        .Q(shell_top_sa_pe_ri_1_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[17] ),
        .Q(shell_top_sa_pe_ri_1_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[18] ),
        .Q(shell_top_sa_pe_ri_1_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[19] ),
        .Q(shell_top_sa_pe_ri_1_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[1] ),
        .Q(shell_top_sa_pe_ri_1_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[20] ),
        .Q(shell_top_sa_pe_ri_1_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[21] ),
        .Q(shell_top_sa_pe_ri_1_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[22] ),
        .Q(shell_top_sa_pe_ri_1_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[23] ),
        .Q(shell_top_sa_pe_ri_1_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[24] ),
        .Q(shell_top_sa_pe_ri_1_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[25] ),
        .Q(shell_top_sa_pe_ri_1_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[26] ),
        .Q(shell_top_sa_pe_ri_1_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[27] ),
        .Q(shell_top_sa_pe_ri_1_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[28] ),
        .Q(shell_top_sa_pe_ri_1_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[29] ),
        .Q(shell_top_sa_pe_ri_1_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[2] ),
        .Q(shell_top_sa_pe_ri_1_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[30] ),
        .Q(shell_top_sa_pe_ri_1_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[31] ),
        .Q(shell_top_sa_pe_ri_1_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[3] ),
        .Q(shell_top_sa_pe_ri_1_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[4] ),
        .Q(shell_top_sa_pe_ri_1_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[5] ),
        .Q(shell_top_sa_pe_ri_1_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[6] ),
        .Q(shell_top_sa_pe_ri_1_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[7] ),
        .Q(shell_top_sa_pe_ri_1_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[8] ),
        .Q(shell_top_sa_pe_ri_1_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[9] ),
        .Q(shell_top_sa_pe_ri_1_0[9]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[0]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[10]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[11]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[12]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[13]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[14]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[15]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[16]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[17]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[18]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[19]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[1]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[20]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[21]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[22]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[23]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[24]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[25]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[26]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[27]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[28]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[29]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[2]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[30]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[31]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[3]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[4]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[5]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[6]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[7]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[8]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_1_1_load_reg_2315_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(shell_top_sa_pe_ri_1_1[9]),
        .Q(shell_top_sa_pe_ri_1_1_load_reg_2315[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[0]),
        .Q(shell_top_sa_pe_ri_1_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[10]),
        .Q(shell_top_sa_pe_ri_1_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[11]),
        .Q(shell_top_sa_pe_ri_1_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[12]),
        .Q(shell_top_sa_pe_ri_1_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[13]),
        .Q(shell_top_sa_pe_ri_1_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[14]),
        .Q(shell_top_sa_pe_ri_1_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[15]),
        .Q(shell_top_sa_pe_ri_1_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[16]),
        .Q(shell_top_sa_pe_ri_1_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[17]),
        .Q(shell_top_sa_pe_ri_1_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[18]),
        .Q(shell_top_sa_pe_ri_1_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[19]),
        .Q(shell_top_sa_pe_ri_1_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[1]),
        .Q(shell_top_sa_pe_ri_1_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[20]),
        .Q(shell_top_sa_pe_ri_1_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[21]),
        .Q(shell_top_sa_pe_ri_1_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[22]),
        .Q(shell_top_sa_pe_ri_1_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[23]),
        .Q(shell_top_sa_pe_ri_1_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[24]),
        .Q(shell_top_sa_pe_ri_1_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[25]),
        .Q(shell_top_sa_pe_ri_1_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[26]),
        .Q(shell_top_sa_pe_ri_1_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[27]),
        .Q(shell_top_sa_pe_ri_1_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[28]),
        .Q(shell_top_sa_pe_ri_1_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[29]),
        .Q(shell_top_sa_pe_ri_1_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[2]),
        .Q(shell_top_sa_pe_ri_1_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[30]),
        .Q(shell_top_sa_pe_ri_1_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[31]),
        .Q(shell_top_sa_pe_ri_1_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[3]),
        .Q(shell_top_sa_pe_ri_1_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[4]),
        .Q(shell_top_sa_pe_ri_1_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[5]),
        .Q(shell_top_sa_pe_ri_1_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[6]),
        .Q(shell_top_sa_pe_ri_1_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[7]),
        .Q(shell_top_sa_pe_ri_1_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[8]),
        .Q(shell_top_sa_pe_ri_1_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_0_load_reg_2278[9]),
        .Q(shell_top_sa_pe_ri_1_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[0]),
        .Q(shell_top_sa_pe_ri_1_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[10]),
        .Q(shell_top_sa_pe_ri_1_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[11]),
        .Q(shell_top_sa_pe_ri_1_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[12]),
        .Q(shell_top_sa_pe_ri_1_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[13]),
        .Q(shell_top_sa_pe_ri_1_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[14]),
        .Q(shell_top_sa_pe_ri_1_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[15]),
        .Q(shell_top_sa_pe_ri_1_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[16]),
        .Q(shell_top_sa_pe_ri_1_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[17]),
        .Q(shell_top_sa_pe_ri_1_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[18]),
        .Q(shell_top_sa_pe_ri_1_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[19]),
        .Q(shell_top_sa_pe_ri_1_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[1]),
        .Q(shell_top_sa_pe_ri_1_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[20]),
        .Q(shell_top_sa_pe_ri_1_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[21]),
        .Q(shell_top_sa_pe_ri_1_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[22]),
        .Q(shell_top_sa_pe_ri_1_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[23]),
        .Q(shell_top_sa_pe_ri_1_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[24]),
        .Q(shell_top_sa_pe_ri_1_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[25]),
        .Q(shell_top_sa_pe_ri_1_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[26]),
        .Q(shell_top_sa_pe_ri_1_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[27]),
        .Q(shell_top_sa_pe_ri_1_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[28]),
        .Q(shell_top_sa_pe_ri_1_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[29]),
        .Q(shell_top_sa_pe_ri_1_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[2]),
        .Q(shell_top_sa_pe_ri_1_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[30]),
        .Q(shell_top_sa_pe_ri_1_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[31]),
        .Q(shell_top_sa_pe_ri_1_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[3]),
        .Q(shell_top_sa_pe_ri_1_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[4]),
        .Q(shell_top_sa_pe_ri_1_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[5]),
        .Q(shell_top_sa_pe_ri_1_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[6]),
        .Q(shell_top_sa_pe_ri_1_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[7]),
        .Q(shell_top_sa_pe_ri_1_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[8]),
        .Q(shell_top_sa_pe_ri_1_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_1_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_1_o_ap_vld),
        .D(shell_top_sa_pe_ri_1_1_load_reg_2315[9]),
        .Q(shell_top_sa_pe_ri_1_2[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4CCC)) 
    \shell_top_sa_pe_ri_2_0[31]_i_1 
       (.I0(icmp_ln17_2_reg_2047_pp0_iter3_reg),
        .I1(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .I2(and_ln53_1_reg_2094_pp0_iter3_reg),
        .I3(icmp_ln143_reg_2022_pp0_iter3_reg),
        .O(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[0]),
        .Q(shell_top_sa_pe_ri_2_0[0]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[10]),
        .Q(shell_top_sa_pe_ri_2_0[10]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[11]),
        .Q(shell_top_sa_pe_ri_2_0[11]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[12]),
        .Q(shell_top_sa_pe_ri_2_0[12]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[13]),
        .Q(shell_top_sa_pe_ri_2_0[13]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[14]),
        .Q(shell_top_sa_pe_ri_2_0[14]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[15]),
        .Q(shell_top_sa_pe_ri_2_0[15]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[16]),
        .Q(shell_top_sa_pe_ri_2_0[16]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[17]),
        .Q(shell_top_sa_pe_ri_2_0[17]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[18]),
        .Q(shell_top_sa_pe_ri_2_0[18]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[19]),
        .Q(shell_top_sa_pe_ri_2_0[19]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[1]),
        .Q(shell_top_sa_pe_ri_2_0[1]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[20]),
        .Q(shell_top_sa_pe_ri_2_0[20]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[21]),
        .Q(shell_top_sa_pe_ri_2_0[21]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[22]),
        .Q(shell_top_sa_pe_ri_2_0[22]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[23]),
        .Q(shell_top_sa_pe_ri_2_0[23]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[24]),
        .Q(shell_top_sa_pe_ri_2_0[24]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[25]),
        .Q(shell_top_sa_pe_ri_2_0[25]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[26]),
        .Q(shell_top_sa_pe_ri_2_0[26]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[27]),
        .Q(shell_top_sa_pe_ri_2_0[27]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[28]),
        .Q(shell_top_sa_pe_ri_2_0[28]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[29]),
        .Q(shell_top_sa_pe_ri_2_0[29]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[2]),
        .Q(shell_top_sa_pe_ri_2_0[2]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[30]),
        .Q(shell_top_sa_pe_ri_2_0[30]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[31]),
        .Q(shell_top_sa_pe_ri_2_0[31]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[3]),
        .Q(shell_top_sa_pe_ri_2_0[3]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[4]),
        .Q(shell_top_sa_pe_ri_2_0[4]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[5]),
        .Q(shell_top_sa_pe_ri_2_0[5]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[6]),
        .Q(shell_top_sa_pe_ri_2_0[6]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[7]),
        .Q(shell_top_sa_pe_ri_2_0[7]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[8]),
        .Q(shell_top_sa_pe_ri_2_0[8]),
        .R(value_a_8_reg_421));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[9]),
        .Q(shell_top_sa_pe_ri_2_0[9]),
        .R(value_a_8_reg_421));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[0]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[0]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[10]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[10]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[11]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[11]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[12]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[12]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[13]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[13]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[14]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[14]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[15]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[15]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[16] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[16]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[16]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[17] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[17]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[17]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[18] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[18]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[18]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[19] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[19]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[19]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[1]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[1]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[20] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[20]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[20]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[21] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[21]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[21]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[22] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[22]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[22]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[23] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[23]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[23]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[24] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[24]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[24]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[25] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[25]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[25]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[26] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[26]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[26]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[27] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[27]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[27]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[28] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[28]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[28]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[29] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[29]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[29]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[2]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[2]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[30] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[30]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[30]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[31] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[31]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[31]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[3]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[3]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[4]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[4]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[5]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[5]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[6]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[6]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[7]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[7]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[8]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[8]),
        .R(1'b0));
  FDRE \shell_top_sa_pe_ri_2_1_load_reg_2242_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(shell_top_sa_pe_ri_2_1[9]),
        .Q(shell_top_sa_pe_ri_2_1_load_reg_2242[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[0]),
        .Q(shell_top_sa_pe_ri_2_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[10]),
        .Q(shell_top_sa_pe_ri_2_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[11]),
        .Q(shell_top_sa_pe_ri_2_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[12]),
        .Q(shell_top_sa_pe_ri_2_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[13]),
        .Q(shell_top_sa_pe_ri_2_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[14]),
        .Q(shell_top_sa_pe_ri_2_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[15]),
        .Q(shell_top_sa_pe_ri_2_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[16]),
        .Q(shell_top_sa_pe_ri_2_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[17]),
        .Q(shell_top_sa_pe_ri_2_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[18]),
        .Q(shell_top_sa_pe_ri_2_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[19]),
        .Q(shell_top_sa_pe_ri_2_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[1]),
        .Q(shell_top_sa_pe_ri_2_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[20]),
        .Q(shell_top_sa_pe_ri_2_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[21]),
        .Q(shell_top_sa_pe_ri_2_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[22]),
        .Q(shell_top_sa_pe_ri_2_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[23]),
        .Q(shell_top_sa_pe_ri_2_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[24]),
        .Q(shell_top_sa_pe_ri_2_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[25]),
        .Q(shell_top_sa_pe_ri_2_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[26]),
        .Q(shell_top_sa_pe_ri_2_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[27]),
        .Q(shell_top_sa_pe_ri_2_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[28]),
        .Q(shell_top_sa_pe_ri_2_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[29]),
        .Q(shell_top_sa_pe_ri_2_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[2]),
        .Q(shell_top_sa_pe_ri_2_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[30]),
        .Q(shell_top_sa_pe_ri_2_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[31]),
        .Q(shell_top_sa_pe_ri_2_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[3]),
        .Q(shell_top_sa_pe_ri_2_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[4]),
        .Q(shell_top_sa_pe_ri_2_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[5]),
        .Q(shell_top_sa_pe_ri_2_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[6]),
        .Q(shell_top_sa_pe_ri_2_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[7]),
        .Q(shell_top_sa_pe_ri_2_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[8]),
        .Q(shell_top_sa_pe_ri_2_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_2_o_ap_vld),
        .D(shell_top_sa_pe_ri_2_0[9]),
        .Q(shell_top_sa_pe_ri_2_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[0] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[0]),
        .Q(shell_top_sa_pe_ri_2_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[10] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[10]),
        .Q(shell_top_sa_pe_ri_2_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[11] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[11]),
        .Q(shell_top_sa_pe_ri_2_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[12] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[12]),
        .Q(shell_top_sa_pe_ri_2_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[13] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[13]),
        .Q(shell_top_sa_pe_ri_2_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[14] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[14]),
        .Q(shell_top_sa_pe_ri_2_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[15] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[15]),
        .Q(shell_top_sa_pe_ri_2_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[16] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[16]),
        .Q(shell_top_sa_pe_ri_2_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[17] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[17]),
        .Q(shell_top_sa_pe_ri_2_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[18] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[18]),
        .Q(shell_top_sa_pe_ri_2_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[19] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[19]),
        .Q(shell_top_sa_pe_ri_2_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[1] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[1]),
        .Q(shell_top_sa_pe_ri_2_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[20] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[20]),
        .Q(shell_top_sa_pe_ri_2_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[21] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[21]),
        .Q(shell_top_sa_pe_ri_2_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[22] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[22]),
        .Q(shell_top_sa_pe_ri_2_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[23] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[23]),
        .Q(shell_top_sa_pe_ri_2_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[24] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[24]),
        .Q(shell_top_sa_pe_ri_2_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[25] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[25]),
        .Q(shell_top_sa_pe_ri_2_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[26] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[26]),
        .Q(shell_top_sa_pe_ri_2_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[27] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[27]),
        .Q(shell_top_sa_pe_ri_2_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[28] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[28]),
        .Q(shell_top_sa_pe_ri_2_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[29] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[29]),
        .Q(shell_top_sa_pe_ri_2_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[2] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[2]),
        .Q(shell_top_sa_pe_ri_2_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[30] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[30]),
        .Q(shell_top_sa_pe_ri_2_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[31] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[31]),
        .Q(shell_top_sa_pe_ri_2_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[3] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[3]),
        .Q(shell_top_sa_pe_ri_2_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[4] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[4]),
        .Q(shell_top_sa_pe_ri_2_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[5] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[5]),
        .Q(shell_top_sa_pe_ri_2_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[6] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[6]),
        .Q(shell_top_sa_pe_ri_2_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[7] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[7]),
        .Q(shell_top_sa_pe_ri_2_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[8] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[8]),
        .Q(shell_top_sa_pe_ri_2_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_2_2_reg[9] 
       (.C(ap_clk),
        .CE(reg_5391),
        .D(shell_top_sa_pe_ri_2_1_load_reg_2242[9]),
        .Q(shell_top_sa_pe_ri_2_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[0]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[0] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[10]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[10] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[11]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[11] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[12]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[12] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[13]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[13] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[14]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[14] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[15]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[15] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[16]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[16] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[17]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[17] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[18]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[18] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[19]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[19] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[1]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[1] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[20]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[20] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[21]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[21] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[22]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[22] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[23]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[23] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[24]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[24] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[25]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[25] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[26]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[26] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[27]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[27] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[28]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[28] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[29]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[29] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[2]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[2] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[30]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[30] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[31]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[31] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[3]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[3] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[4]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[4] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[5]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[5] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[6]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[6] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[7]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[7] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[8]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[8] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_a_6_reg_2351[9]),
        .Q(\shell_top_sa_pe_ri_3_0_reg_n_0_[9] ),
        .R(shell_top_sa_pe_ri_3_0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[0] ),
        .Q(shell_top_sa_pe_ri_3_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[10] ),
        .Q(shell_top_sa_pe_ri_3_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[11] ),
        .Q(shell_top_sa_pe_ri_3_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[12] ),
        .Q(shell_top_sa_pe_ri_3_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[13] ),
        .Q(shell_top_sa_pe_ri_3_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[14] ),
        .Q(shell_top_sa_pe_ri_3_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[15] ),
        .Q(shell_top_sa_pe_ri_3_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[16] ),
        .Q(shell_top_sa_pe_ri_3_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[17] ),
        .Q(shell_top_sa_pe_ri_3_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[18] ),
        .Q(shell_top_sa_pe_ri_3_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[19] ),
        .Q(shell_top_sa_pe_ri_3_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[1] ),
        .Q(shell_top_sa_pe_ri_3_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[20] ),
        .Q(shell_top_sa_pe_ri_3_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[21] ),
        .Q(shell_top_sa_pe_ri_3_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[22] ),
        .Q(shell_top_sa_pe_ri_3_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[23] ),
        .Q(shell_top_sa_pe_ri_3_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[24] ),
        .Q(shell_top_sa_pe_ri_3_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[25] ),
        .Q(shell_top_sa_pe_ri_3_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[26] ),
        .Q(shell_top_sa_pe_ri_3_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[27] ),
        .Q(shell_top_sa_pe_ri_3_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[28] ),
        .Q(shell_top_sa_pe_ri_3_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[29] ),
        .Q(shell_top_sa_pe_ri_3_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[2] ),
        .Q(shell_top_sa_pe_ri_3_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[30] ),
        .Q(shell_top_sa_pe_ri_3_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[31] ),
        .Q(shell_top_sa_pe_ri_3_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[3] ),
        .Q(shell_top_sa_pe_ri_3_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[4] ),
        .Q(shell_top_sa_pe_ri_3_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[5] ),
        .Q(shell_top_sa_pe_ri_3_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[6] ),
        .Q(shell_top_sa_pe_ri_3_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[7] ),
        .Q(shell_top_sa_pe_ri_3_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[8] ),
        .Q(shell_top_sa_pe_ri_3_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_1_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_2_3_o_ap_vld),
        .D(\shell_top_sa_pe_ri_3_0_reg_n_0_[9] ),
        .Q(shell_top_sa_pe_ri_3_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[0]),
        .Q(shell_top_sa_pe_ri_3_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[10]),
        .Q(shell_top_sa_pe_ri_3_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[11]),
        .Q(shell_top_sa_pe_ri_3_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[12]),
        .Q(shell_top_sa_pe_ri_3_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[13]),
        .Q(shell_top_sa_pe_ri_3_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[14]),
        .Q(shell_top_sa_pe_ri_3_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[15]),
        .Q(shell_top_sa_pe_ri_3_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[16]),
        .Q(shell_top_sa_pe_ri_3_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[17]),
        .Q(shell_top_sa_pe_ri_3_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[18]),
        .Q(shell_top_sa_pe_ri_3_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[19]),
        .Q(shell_top_sa_pe_ri_3_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[1]),
        .Q(shell_top_sa_pe_ri_3_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[20]),
        .Q(shell_top_sa_pe_ri_3_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[21]),
        .Q(shell_top_sa_pe_ri_3_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[22]),
        .Q(shell_top_sa_pe_ri_3_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[23]),
        .Q(shell_top_sa_pe_ri_3_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[24]),
        .Q(shell_top_sa_pe_ri_3_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[25]),
        .Q(shell_top_sa_pe_ri_3_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[26]),
        .Q(shell_top_sa_pe_ri_3_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[27]),
        .Q(shell_top_sa_pe_ri_3_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[28]),
        .Q(shell_top_sa_pe_ri_3_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[29]),
        .Q(shell_top_sa_pe_ri_3_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[2]),
        .Q(shell_top_sa_pe_ri_3_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[30]),
        .Q(shell_top_sa_pe_ri_3_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[31]),
        .Q(shell_top_sa_pe_ri_3_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[3]),
        .Q(shell_top_sa_pe_ri_3_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[4]),
        .Q(shell_top_sa_pe_ri_3_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[5]),
        .Q(shell_top_sa_pe_ri_3_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[6]),
        .Q(shell_top_sa_pe_ri_3_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[7]),
        .Q(shell_top_sa_pe_ri_3_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[8]),
        .Q(shell_top_sa_pe_ri_3_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shell_top_sa_pe_ri_3_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_3_o_ap_vld),
        .D(shell_top_sa_pe_ri_3_1[9]),
        .Q(shell_top_sa_pe_ri_3_2[9]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[0]),
        .Q(\t_2_reg_2014_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[10]),
        .Q(\t_2_reg_2014_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[11]),
        .Q(\t_2_reg_2014_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[12]),
        .Q(\t_2_reg_2014_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[13]),
        .Q(\t_2_reg_2014_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[14]),
        .Q(\t_2_reg_2014_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[15]),
        .Q(\t_2_reg_2014_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[1]),
        .Q(\t_2_reg_2014_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[2]),
        .Q(\t_2_reg_2014_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[3]),
        .Q(\t_2_reg_2014_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[4]),
        .Q(\t_2_reg_2014_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[5]),
        .Q(\t_2_reg_2014_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[6]),
        .Q(\t_2_reg_2014_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[7]),
        .Q(\t_2_reg_2014_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[8]),
        .Q(\t_2_reg_2014_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \t_2_reg_2014_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(D[9]),
        .Q(\t_2_reg_2014_reg[15]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \t_fu_222[15]_i_2 
       (.I0(phi_mul_fu_2181),
        .I1(\and_ln20_1_reg_2051_reg[0]_1 ),
        .I2(\ap_CS_fsm_reg[0]_rep__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(CO),
        .O(t_fu_222));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[0]),
        .Q(\t_fu_222_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[10] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[10]),
        .Q(\t_fu_222_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[11] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[11]),
        .Q(\t_fu_222_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[12] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[12]),
        .Q(\t_fu_222_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[13] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[13]),
        .Q(\t_fu_222_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[14] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[14]),
        .Q(\t_fu_222_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[15] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[15]),
        .Q(\t_fu_222_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[1]),
        .Q(\t_fu_222_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[2]),
        .Q(\t_fu_222_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[3]),
        .Q(\t_fu_222_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[4]),
        .Q(\t_fu_222_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[5]),
        .Q(\t_fu_222_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[6]),
        .Q(\t_fu_222_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[7]),
        .Q(\t_fu_222_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[8] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[8]),
        .Q(\t_fu_222_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \t_fu_222_reg[9] 
       (.C(ap_clk),
        .CE(t_fu_222),
        .D(k_fu_594_p2[9]),
        .Q(\t_fu_222_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_77));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_1_reg_2145[10]_i_11 
       (.I0(P[4]),
        .I1(\t_2_reg_2014_reg[15]_0 [6]),
        .I2(m_cast_loc_channel_dout[5]),
        .I3(m_cast_loc_channel_dout[6]),
        .I4(P[5]),
        .I5(\t_2_reg_2014_reg[15]_0 [7]),
        .O(\trunc_ln25_1_reg_2145[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_1_reg_2145[10]_i_12 
       (.I0(P[3]),
        .I1(\t_2_reg_2014_reg[15]_0 [5]),
        .I2(m_cast_loc_channel_dout[4]),
        .I3(m_cast_loc_channel_dout[5]),
        .I4(P[4]),
        .I5(\t_2_reg_2014_reg[15]_0 [6]),
        .O(\trunc_ln25_1_reg_2145[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_1_reg_2145[10]_i_13 
       (.I0(P[2]),
        .I1(\t_2_reg_2014_reg[15]_0 [4]),
        .I2(m_cast_loc_channel_dout[3]),
        .I3(m_cast_loc_channel_dout[4]),
        .I4(P[3]),
        .I5(\t_2_reg_2014_reg[15]_0 [5]),
        .O(\trunc_ln25_1_reg_2145[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_1_reg_2145[10]_i_14 
       (.I0(P[1]),
        .I1(\t_2_reg_2014_reg[15]_0 [3]),
        .I2(m_cast_loc_channel_dout[2]),
        .I3(m_cast_loc_channel_dout[3]),
        .I4(P[2]),
        .I5(\t_2_reg_2014_reg[15]_0 [4]),
        .O(\trunc_ln25_1_reg_2145[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[10]_i_3 
       (.I0(sub_ln25_1_fu_998_p2[10]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [11]),
        .O(\trunc_ln25_1_reg_2145[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[10]_i_4 
       (.I0(sub_ln25_1_fu_998_p2[9]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [10]),
        .O(\trunc_ln25_1_reg_2145[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[10]_i_5 
       (.I0(sub_ln25_1_fu_998_p2[8]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [9]),
        .O(\trunc_ln25_1_reg_2145[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[10]_i_6 
       (.I0(sub_ln25_1_fu_998_p2[7]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [8]),
        .O(\trunc_ln25_1_reg_2145[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_1_reg_2145[14]_i_11 
       (.I0(P[8]),
        .I1(\t_2_reg_2014_reg[15]_0 [10]),
        .I2(m_cast_loc_channel_dout[9]),
        .I3(m_cast_loc_channel_dout[10]),
        .I4(P[9]),
        .I5(\t_2_reg_2014_reg[15]_0 [11]),
        .O(\trunc_ln25_1_reg_2145[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_1_reg_2145[14]_i_12 
       (.I0(P[7]),
        .I1(\t_2_reg_2014_reg[15]_0 [9]),
        .I2(m_cast_loc_channel_dout[8]),
        .I3(m_cast_loc_channel_dout[9]),
        .I4(P[8]),
        .I5(\t_2_reg_2014_reg[15]_0 [10]),
        .O(\trunc_ln25_1_reg_2145[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_1_reg_2145[14]_i_13 
       (.I0(P[6]),
        .I1(\t_2_reg_2014_reg[15]_0 [8]),
        .I2(m_cast_loc_channel_dout[7]),
        .I3(m_cast_loc_channel_dout[8]),
        .I4(P[7]),
        .I5(\t_2_reg_2014_reg[15]_0 [9]),
        .O(\trunc_ln25_1_reg_2145[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_1_reg_2145[14]_i_14 
       (.I0(P[5]),
        .I1(\t_2_reg_2014_reg[15]_0 [7]),
        .I2(m_cast_loc_channel_dout[6]),
        .I3(m_cast_loc_channel_dout[7]),
        .I4(P[6]),
        .I5(\t_2_reg_2014_reg[15]_0 [8]),
        .O(\trunc_ln25_1_reg_2145[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[14]_i_3 
       (.I0(sub_ln25_1_fu_998_p2[14]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [15]),
        .O(\trunc_ln25_1_reg_2145[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[14]_i_4 
       (.I0(sub_ln25_1_fu_998_p2[13]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [14]),
        .O(\trunc_ln25_1_reg_2145[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[14]_i_5 
       (.I0(sub_ln25_1_fu_998_p2[12]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [13]),
        .O(\trunc_ln25_1_reg_2145[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[14]_i_6 
       (.I0(sub_ln25_1_fu_998_p2[11]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [12]),
        .O(\trunc_ln25_1_reg_2145[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_1_reg_2145[18]_i_11 
       (.I0(P[12]),
        .I1(\t_2_reg_2014_reg[15]_0 [14]),
        .I2(m_cast_loc_channel_dout[13]),
        .I3(m_cast_loc_channel_dout[14]),
        .I4(P[13]),
        .I5(\t_2_reg_2014_reg[15]_0 [15]),
        .O(\trunc_ln25_1_reg_2145[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_1_reg_2145[18]_i_12 
       (.I0(P[11]),
        .I1(\t_2_reg_2014_reg[15]_0 [13]),
        .I2(m_cast_loc_channel_dout[12]),
        .I3(m_cast_loc_channel_dout[13]),
        .I4(P[12]),
        .I5(\t_2_reg_2014_reg[15]_0 [14]),
        .O(\trunc_ln25_1_reg_2145[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_1_reg_2145[18]_i_13 
       (.I0(P[10]),
        .I1(\t_2_reg_2014_reg[15]_0 [12]),
        .I2(m_cast_loc_channel_dout[11]),
        .I3(m_cast_loc_channel_dout[12]),
        .I4(P[11]),
        .I5(\t_2_reg_2014_reg[15]_0 [13]),
        .O(\trunc_ln25_1_reg_2145[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_1_reg_2145[18]_i_14 
       (.I0(P[9]),
        .I1(\t_2_reg_2014_reg[15]_0 [11]),
        .I2(m_cast_loc_channel_dout[10]),
        .I3(m_cast_loc_channel_dout[11]),
        .I4(P[10]),
        .I5(\t_2_reg_2014_reg[15]_0 [12]),
        .O(\trunc_ln25_1_reg_2145[18]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[18]_i_3 
       (.I0(sub_ln25_1_fu_998_p2[18]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [19]),
        .O(\trunc_ln25_1_reg_2145[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[18]_i_4 
       (.I0(sub_ln25_1_fu_998_p2[17]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [18]),
        .O(\trunc_ln25_1_reg_2145[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[18]_i_5 
       (.I0(sub_ln25_1_fu_998_p2[16]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [17]),
        .O(\trunc_ln25_1_reg_2145[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[18]_i_6 
       (.I0(sub_ln25_1_fu_998_p2[15]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [16]),
        .O(\trunc_ln25_1_reg_2145[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_1_reg_2145[22]_i_10 
       (.I0(P[15]),
        .I1(P[16]),
        .O(\trunc_ln25_1_reg_2145[22]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln25_1_reg_2145[22]_i_12 
       (.I0(P[13]),
        .I1(\t_2_reg_2014_reg[15]_0 [15]),
        .I2(m_cast_loc_channel_dout[14]),
        .I3(m_cast_loc_channel_dout[15]),
        .I4(P[14]),
        .O(\trunc_ln25_1_reg_2145[22]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[22]_i_3 
       (.I0(sub_ln25_1_fu_998_p2[22]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [23]),
        .O(\trunc_ln25_1_reg_2145[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[22]_i_4 
       (.I0(sub_ln25_1_fu_998_p2[21]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [22]),
        .O(\trunc_ln25_1_reg_2145[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[22]_i_5 
       (.I0(sub_ln25_1_fu_998_p2[20]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [21]),
        .O(\trunc_ln25_1_reg_2145[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[22]_i_6 
       (.I0(sub_ln25_1_fu_998_p2[19]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [20]),
        .O(\trunc_ln25_1_reg_2145[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_1_reg_2145[22]_i_9 
       (.I0(P[16]),
        .I1(P[17]),
        .O(\trunc_ln25_1_reg_2145[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_1_reg_2145[26]_i_10 
       (.I0(P[17]),
        .I1(P[18]),
        .O(\trunc_ln25_1_reg_2145[26]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[26]_i_3 
       (.I0(sub_ln25_1_fu_998_p2[26]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [27]),
        .O(\trunc_ln25_1_reg_2145[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[26]_i_4 
       (.I0(sub_ln25_1_fu_998_p2[25]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [26]),
        .O(\trunc_ln25_1_reg_2145[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[26]_i_5 
       (.I0(sub_ln25_1_fu_998_p2[24]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [25]),
        .O(\trunc_ln25_1_reg_2145[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[26]_i_6 
       (.I0(sub_ln25_1_fu_998_p2[23]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [24]),
        .O(\trunc_ln25_1_reg_2145[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_1_reg_2145[26]_i_7 
       (.I0(P[20]),
        .I1(P[21]),
        .O(\trunc_ln25_1_reg_2145[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_1_reg_2145[26]_i_8 
       (.I0(P[19]),
        .I1(P[20]),
        .O(\trunc_ln25_1_reg_2145[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_1_reg_2145[26]_i_9 
       (.I0(P[18]),
        .I1(P[19]),
        .O(\trunc_ln25_1_reg_2145[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[29]_i_10 
       (.I0(sub_ln25_1_fu_998_p2[29]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [30]),
        .O(\trunc_ln25_1_reg_2145[29]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[29]_i_11 
       (.I0(sub_ln25_1_fu_998_p2[28]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [29]),
        .O(\trunc_ln25_1_reg_2145[29]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[29]_i_12 
       (.I0(sub_ln25_1_fu_998_p2[27]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [28]),
        .O(\trunc_ln25_1_reg_2145[29]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_1_reg_2145[29]_i_13 
       (.I0(P[26]),
        .I1(P[27]),
        .O(\trunc_ln25_1_reg_2145[29]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_1_reg_2145[29]_i_14 
       (.I0(P[25]),
        .I1(P[26]),
        .O(\trunc_ln25_1_reg_2145[29]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_1_reg_2145[29]_i_15 
       (.I0(P[24]),
        .I1(P[25]),
        .O(\trunc_ln25_1_reg_2145[29]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_1_reg_2145[29]_i_16 
       (.I0(P[23]),
        .I1(P[24]),
        .O(\trunc_ln25_1_reg_2145[29]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_1_reg_2145[29]_i_17 
       (.I0(P[22]),
        .I1(P[23]),
        .O(\trunc_ln25_1_reg_2145[29]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_1_reg_2145[29]_i_18 
       (.I0(P[21]),
        .I1(P[22]),
        .O(\trunc_ln25_1_reg_2145[29]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \trunc_ln25_1_reg_2145[29]_i_6 
       (.I0(icmp_ln143_reg_2022_pp0_iter3_reg),
        .I1(and_ln53_2_reg_2107_pp0_iter3_reg),
        .I2(icmp_ln50_3_reg_2098_pp0_iter3_reg),
        .O(\trunc_ln25_1_reg_2145[29]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[2]_i_2 
       (.I0(sub_ln25_1_fu_998_p2[2]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [3]),
        .O(\trunc_ln25_1_reg_2145[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[2]_i_3 
       (.I0(sub_ln25_1_fu_998_p2[1]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [2]),
        .O(\trunc_ln25_1_reg_2145[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[2]_i_4 
       (.I0(sub_ln25_1_fu_998_p2[0]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [1]),
        .O(\trunc_ln25_1_reg_2145[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_1_reg_2145[6]_i_10 
       (.I0(P[0]),
        .I1(\t_2_reg_2014_reg[15]_0 [2]),
        .I2(m_cast_loc_channel_dout[1]),
        .I3(m_cast_loc_channel_dout[2]),
        .I4(P[1]),
        .I5(\t_2_reg_2014_reg[15]_0 [3]),
        .O(\trunc_ln25_1_reg_2145[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \trunc_ln25_1_reg_2145[6]_i_11 
       (.I0(\t_2_reg_2014_reg[15]_0 [1]),
        .I1(m_cast_loc_channel_dout[0]),
        .I2(m_cast_loc_channel_dout[1]),
        .I3(P[0]),
        .I4(\t_2_reg_2014_reg[15]_0 [2]),
        .O(\trunc_ln25_1_reg_2145[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[6]_i_3 
       (.I0(sub_ln25_1_fu_998_p2[6]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [7]),
        .O(\trunc_ln25_1_reg_2145[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[6]_i_4 
       (.I0(sub_ln25_1_fu_998_p2[5]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [6]),
        .O(\trunc_ln25_1_reg_2145[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[6]_i_5 
       (.I0(sub_ln25_1_fu_998_p2[4]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [5]),
        .O(\trunc_ln25_1_reg_2145[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_1_reg_2145[6]_i_6 
       (.I0(sub_ln25_1_fu_998_p2[3]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [4]),
        .O(\trunc_ln25_1_reg_2145[6]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln25_1_reg_2145[6]_i_9 
       (.I0(\t_2_reg_2014_reg[15]_0 [0]),
        .O(\trunc_ln25_1_reg_2145[6]_i_9_n_0 ));
  FDRE \trunc_ln25_1_reg_2145_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[2]),
        .Q(trunc_ln25_1_reg_2145[0]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[12]),
        .Q(trunc_ln25_1_reg_2145[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[10]_i_1 
       (.CI(\trunc_ln25_1_reg_2145_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln25_1_reg_2145_reg[10]_i_1_n_0 ,\trunc_ln25_1_reg_2145_reg[10]_i_1_n_1 ,\trunc_ln25_1_reg_2145_reg[10]_i_1_n_2 ,\trunc_ln25_1_reg_2145_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_1_fu_998_p2[10:7]),
        .O(add_ln25_4_fu_1012_p2[12:9]),
        .S({\trunc_ln25_1_reg_2145[10]_i_3_n_0 ,\trunc_ln25_1_reg_2145[10]_i_4_n_0 ,\trunc_ln25_1_reg_2145[10]_i_5_n_0 ,\trunc_ln25_1_reg_2145[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[10]_i_2 
       (.CI(\trunc_ln25_1_reg_2145_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln25_1_reg_2145_reg[10]_i_2_n_0 ,\trunc_ln25_1_reg_2145_reg[10]_i_2_n_1 ,\trunc_ln25_1_reg_2145_reg[10]_i_2_n_2 ,\trunc_ln25_1_reg_2145_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\trunc_ln25_1_reg_2145_reg[10]_0 ),
        .O(sub_ln25_1_fu_998_p2[7:4]),
        .S({\trunc_ln25_1_reg_2145[10]_i_11_n_0 ,\trunc_ln25_1_reg_2145[10]_i_12_n_0 ,\trunc_ln25_1_reg_2145[10]_i_13_n_0 ,\trunc_ln25_1_reg_2145[10]_i_14_n_0 }));
  FDRE \trunc_ln25_1_reg_2145_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[13]),
        .Q(trunc_ln25_1_reg_2145[11]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[14]),
        .Q(trunc_ln25_1_reg_2145[12]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[15]),
        .Q(trunc_ln25_1_reg_2145[13]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[16]),
        .Q(trunc_ln25_1_reg_2145[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[14]_i_1 
       (.CI(\trunc_ln25_1_reg_2145_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln25_1_reg_2145_reg[14]_i_1_n_0 ,\trunc_ln25_1_reg_2145_reg[14]_i_1_n_1 ,\trunc_ln25_1_reg_2145_reg[14]_i_1_n_2 ,\trunc_ln25_1_reg_2145_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_1_fu_998_p2[14:11]),
        .O(add_ln25_4_fu_1012_p2[16:13]),
        .S({\trunc_ln25_1_reg_2145[14]_i_3_n_0 ,\trunc_ln25_1_reg_2145[14]_i_4_n_0 ,\trunc_ln25_1_reg_2145[14]_i_5_n_0 ,\trunc_ln25_1_reg_2145[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[14]_i_2 
       (.CI(\trunc_ln25_1_reg_2145_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln25_1_reg_2145_reg[14]_i_2_n_0 ,\trunc_ln25_1_reg_2145_reg[14]_i_2_n_1 ,\trunc_ln25_1_reg_2145_reg[14]_i_2_n_2 ,\trunc_ln25_1_reg_2145_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\trunc_ln25_1_reg_2145_reg[14]_0 ),
        .O(sub_ln25_1_fu_998_p2[11:8]),
        .S({\trunc_ln25_1_reg_2145[14]_i_11_n_0 ,\trunc_ln25_1_reg_2145[14]_i_12_n_0 ,\trunc_ln25_1_reg_2145[14]_i_13_n_0 ,\trunc_ln25_1_reg_2145[14]_i_14_n_0 }));
  FDRE \trunc_ln25_1_reg_2145_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[17]),
        .Q(trunc_ln25_1_reg_2145[15]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[18]),
        .Q(trunc_ln25_1_reg_2145[16]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[19]),
        .Q(trunc_ln25_1_reg_2145[17]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[20]),
        .Q(trunc_ln25_1_reg_2145[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[18]_i_1 
       (.CI(\trunc_ln25_1_reg_2145_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln25_1_reg_2145_reg[18]_i_1_n_0 ,\trunc_ln25_1_reg_2145_reg[18]_i_1_n_1 ,\trunc_ln25_1_reg_2145_reg[18]_i_1_n_2 ,\trunc_ln25_1_reg_2145_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_1_fu_998_p2[18:15]),
        .O(add_ln25_4_fu_1012_p2[20:17]),
        .S({\trunc_ln25_1_reg_2145[18]_i_3_n_0 ,\trunc_ln25_1_reg_2145[18]_i_4_n_0 ,\trunc_ln25_1_reg_2145[18]_i_5_n_0 ,\trunc_ln25_1_reg_2145[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[18]_i_2 
       (.CI(\trunc_ln25_1_reg_2145_reg[14]_i_2_n_0 ),
        .CO({\trunc_ln25_1_reg_2145_reg[18]_i_2_n_0 ,\trunc_ln25_1_reg_2145_reg[18]_i_2_n_1 ,\trunc_ln25_1_reg_2145_reg[18]_i_2_n_2 ,\trunc_ln25_1_reg_2145_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\trunc_ln25_1_reg_2145_reg[18]_0 ),
        .O(sub_ln25_1_fu_998_p2[15:12]),
        .S({\trunc_ln25_1_reg_2145[18]_i_11_n_0 ,\trunc_ln25_1_reg_2145[18]_i_12_n_0 ,\trunc_ln25_1_reg_2145[18]_i_13_n_0 ,\trunc_ln25_1_reg_2145[18]_i_14_n_0 }));
  FDRE \trunc_ln25_1_reg_2145_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[21]),
        .Q(trunc_ln25_1_reg_2145[19]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[3]),
        .Q(trunc_ln25_1_reg_2145[1]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[22]),
        .Q(trunc_ln25_1_reg_2145[20]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[23]),
        .Q(trunc_ln25_1_reg_2145[21]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[24]),
        .Q(trunc_ln25_1_reg_2145[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[22]_i_1 
       (.CI(\trunc_ln25_1_reg_2145_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln25_1_reg_2145_reg[22]_i_1_n_0 ,\trunc_ln25_1_reg_2145_reg[22]_i_1_n_1 ,\trunc_ln25_1_reg_2145_reg[22]_i_1_n_2 ,\trunc_ln25_1_reg_2145_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_1_fu_998_p2[22:19]),
        .O(add_ln25_4_fu_1012_p2[24:21]),
        .S({\trunc_ln25_1_reg_2145[22]_i_3_n_0 ,\trunc_ln25_1_reg_2145[22]_i_4_n_0 ,\trunc_ln25_1_reg_2145[22]_i_5_n_0 ,\trunc_ln25_1_reg_2145[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[22]_i_2 
       (.CI(\trunc_ln25_1_reg_2145_reg[18]_i_2_n_0 ),
        .CO({\trunc_ln25_1_reg_2145_reg[22]_i_2_n_0 ,\trunc_ln25_1_reg_2145_reg[22]_i_2_n_1 ,\trunc_ln25_1_reg_2145_reg[22]_i_2_n_2 ,\trunc_ln25_1_reg_2145_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({P[16:15],\trunc_ln25_1_reg_2145_reg[22]_0 }),
        .O(sub_ln25_1_fu_998_p2[19:16]),
        .S({\trunc_ln25_1_reg_2145[22]_i_9_n_0 ,\trunc_ln25_1_reg_2145[22]_i_10_n_0 ,\trunc_ln25_1_reg_2145_reg[22]_1 ,\trunc_ln25_1_reg_2145[22]_i_12_n_0 }));
  FDRE \trunc_ln25_1_reg_2145_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[25]),
        .Q(trunc_ln25_1_reg_2145[23]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[26]),
        .Q(trunc_ln25_1_reg_2145[24]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[27]),
        .Q(trunc_ln25_1_reg_2145[25]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[28]),
        .Q(trunc_ln25_1_reg_2145[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[26]_i_1 
       (.CI(\trunc_ln25_1_reg_2145_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln25_1_reg_2145_reg[26]_i_1_n_0 ,\trunc_ln25_1_reg_2145_reg[26]_i_1_n_1 ,\trunc_ln25_1_reg_2145_reg[26]_i_1_n_2 ,\trunc_ln25_1_reg_2145_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_1_fu_998_p2[26:23]),
        .O(add_ln25_4_fu_1012_p2[28:25]),
        .S({\trunc_ln25_1_reg_2145[26]_i_3_n_0 ,\trunc_ln25_1_reg_2145[26]_i_4_n_0 ,\trunc_ln25_1_reg_2145[26]_i_5_n_0 ,\trunc_ln25_1_reg_2145[26]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[26]_i_2 
       (.CI(\trunc_ln25_1_reg_2145_reg[22]_i_2_n_0 ),
        .CO({\trunc_ln25_1_reg_2145_reg[26]_i_2_n_0 ,\trunc_ln25_1_reg_2145_reg[26]_i_2_n_1 ,\trunc_ln25_1_reg_2145_reg[26]_i_2_n_2 ,\trunc_ln25_1_reg_2145_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(P[20:17]),
        .O(sub_ln25_1_fu_998_p2[23:20]),
        .S({\trunc_ln25_1_reg_2145[26]_i_7_n_0 ,\trunc_ln25_1_reg_2145[26]_i_8_n_0 ,\trunc_ln25_1_reg_2145[26]_i_9_n_0 ,\trunc_ln25_1_reg_2145[26]_i_10_n_0 }));
  FDRE \trunc_ln25_1_reg_2145_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[29]),
        .Q(trunc_ln25_1_reg_2145[27]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[30]),
        .Q(trunc_ln25_1_reg_2145[28]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[31]),
        .Q(trunc_ln25_1_reg_2145[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[29]_i_2 
       (.CI(\trunc_ln25_1_reg_2145_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln25_1_reg_2145_reg[29]_i_2_CO_UNCONNECTED [3:2],\trunc_ln25_1_reg_2145_reg[29]_i_2_n_2 ,\trunc_ln25_1_reg_2145_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln25_1_fu_998_p2[28:27]}),
        .O({\NLW_trunc_ln25_1_reg_2145_reg[29]_i_2_O_UNCONNECTED [3],add_ln25_4_fu_1012_p2[31:29]}),
        .S({1'b0,\trunc_ln25_1_reg_2145[29]_i_10_n_0 ,\trunc_ln25_1_reg_2145[29]_i_11_n_0 ,\trunc_ln25_1_reg_2145[29]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[29]_i_8 
       (.CI(\trunc_ln25_1_reg_2145_reg[29]_i_9_n_0 ),
        .CO({\NLW_trunc_ln25_1_reg_2145_reg[29]_i_8_CO_UNCONNECTED [3:1],\trunc_ln25_1_reg_2145_reg[29]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,P[25]}),
        .O({\NLW_trunc_ln25_1_reg_2145_reg[29]_i_8_O_UNCONNECTED [3:2],sub_ln25_1_fu_998_p2[29:28]}),
        .S({1'b0,1'b0,\trunc_ln25_1_reg_2145[29]_i_13_n_0 ,\trunc_ln25_1_reg_2145[29]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[29]_i_9 
       (.CI(\trunc_ln25_1_reg_2145_reg[26]_i_2_n_0 ),
        .CO({\trunc_ln25_1_reg_2145_reg[29]_i_9_n_0 ,\trunc_ln25_1_reg_2145_reg[29]_i_9_n_1 ,\trunc_ln25_1_reg_2145_reg[29]_i_9_n_2 ,\trunc_ln25_1_reg_2145_reg[29]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI(P[24:21]),
        .O(sub_ln25_1_fu_998_p2[27:24]),
        .S({\trunc_ln25_1_reg_2145[29]_i_15_n_0 ,\trunc_ln25_1_reg_2145[29]_i_16_n_0 ,\trunc_ln25_1_reg_2145[29]_i_17_n_0 ,\trunc_ln25_1_reg_2145[29]_i_18_n_0 }));
  FDRE \trunc_ln25_1_reg_2145_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[4]),
        .Q(trunc_ln25_1_reg_2145[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln25_1_reg_2145_reg[2]_i_1_n_0 ,\trunc_ln25_1_reg_2145_reg[2]_i_1_n_1 ,\trunc_ln25_1_reg_2145_reg[2]_i_1_n_2 ,\trunc_ln25_1_reg_2145_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln25_1_fu_998_p2[2:0],1'b0}),
        .O({add_ln25_4_fu_1012_p2[4:2],\NLW_trunc_ln25_1_reg_2145_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln25_1_reg_2145[2]_i_2_n_0 ,\trunc_ln25_1_reg_2145[2]_i_3_n_0 ,\trunc_ln25_1_reg_2145[2]_i_4_n_0 ,\trunc_ln25_3_reg_2191_reg[29]_0 [0]}));
  FDRE \trunc_ln25_1_reg_2145_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[5]),
        .Q(trunc_ln25_1_reg_2145[3]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[6]),
        .Q(trunc_ln25_1_reg_2145[4]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[7]),
        .Q(trunc_ln25_1_reg_2145[5]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[8]),
        .Q(trunc_ln25_1_reg_2145[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[6]_i_1 
       (.CI(\trunc_ln25_1_reg_2145_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln25_1_reg_2145_reg[6]_i_1_n_0 ,\trunc_ln25_1_reg_2145_reg[6]_i_1_n_1 ,\trunc_ln25_1_reg_2145_reg[6]_i_1_n_2 ,\trunc_ln25_1_reg_2145_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_1_fu_998_p2[6:3]),
        .O(add_ln25_4_fu_1012_p2[8:5]),
        .S({\trunc_ln25_1_reg_2145[6]_i_3_n_0 ,\trunc_ln25_1_reg_2145[6]_i_4_n_0 ,\trunc_ln25_1_reg_2145[6]_i_5_n_0 ,\trunc_ln25_1_reg_2145[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_1_reg_2145_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln25_1_reg_2145_reg[6]_i_2_n_0 ,\trunc_ln25_1_reg_2145_reg[6]_i_2_n_1 ,\trunc_ln25_1_reg_2145_reg[6]_i_2_n_2 ,\trunc_ln25_1_reg_2145_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\trunc_ln25_1_reg_2145[6]_i_9_n_0 ,1'b0}),
        .O(sub_ln25_1_fu_998_p2[3:0]),
        .S({\trunc_ln25_1_reg_2145[6]_i_10_n_0 ,\trunc_ln25_1_reg_2145[6]_i_11_n_0 ,\trunc_ln25_1_reg_2145_reg[6]_0 ,\t_2_reg_2014_reg[15]_0 [0]}));
  FDRE \trunc_ln25_1_reg_2145_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[9]),
        .Q(trunc_ln25_1_reg_2145[7]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[10]),
        .Q(trunc_ln25_1_reg_2145[8]),
        .R(1'b0));
  FDRE \trunc_ln25_1_reg_2145_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln25_4_fu_1012_p2[11]),
        .Q(trunc_ln25_1_reg_2145[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[10]_i_10 
       (.I0(add_ln25_7_reg_2150[3]),
        .I1(\t_2_reg_2014_reg[15]_0 [3]),
        .I2(P[1]),
        .O(\trunc_ln25_2_reg_2186[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_2_reg_2186[10]_i_11 
       (.I0(P[4]),
        .I1(\t_2_reg_2014_reg[15]_0 [6]),
        .I2(add_ln25_7_reg_2150[6]),
        .I3(add_ln25_7_reg_2150[7]),
        .I4(P[5]),
        .I5(\t_2_reg_2014_reg[15]_0 [7]),
        .O(\trunc_ln25_2_reg_2186[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_2_reg_2186[10]_i_12 
       (.I0(P[3]),
        .I1(\t_2_reg_2014_reg[15]_0 [5]),
        .I2(add_ln25_7_reg_2150[5]),
        .I3(add_ln25_7_reg_2150[6]),
        .I4(P[4]),
        .I5(\t_2_reg_2014_reg[15]_0 [6]),
        .O(\trunc_ln25_2_reg_2186[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_2_reg_2186[10]_i_13 
       (.I0(P[2]),
        .I1(\t_2_reg_2014_reg[15]_0 [4]),
        .I2(add_ln25_7_reg_2150[4]),
        .I3(add_ln25_7_reg_2150[5]),
        .I4(P[3]),
        .I5(\t_2_reg_2014_reg[15]_0 [5]),
        .O(\trunc_ln25_2_reg_2186[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_2_reg_2186[10]_i_14 
       (.I0(P[1]),
        .I1(\t_2_reg_2014_reg[15]_0 [3]),
        .I2(add_ln25_7_reg_2150[3]),
        .I3(add_ln25_7_reg_2150[4]),
        .I4(P[2]),
        .I5(\t_2_reg_2014_reg[15]_0 [4]),
        .O(\trunc_ln25_2_reg_2186[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[10]_i_3 
       (.I0(sub_ln25_2_fu_1294_p2[10]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [11]),
        .O(\trunc_ln25_2_reg_2186[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[10]_i_4 
       (.I0(sub_ln25_2_fu_1294_p2[9]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [10]),
        .O(\trunc_ln25_2_reg_2186[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[10]_i_5 
       (.I0(sub_ln25_2_fu_1294_p2[8]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [9]),
        .O(\trunc_ln25_2_reg_2186[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[10]_i_6 
       (.I0(sub_ln25_2_fu_1294_p2[7]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [8]),
        .O(\trunc_ln25_2_reg_2186[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[10]_i_7 
       (.I0(add_ln25_7_reg_2150[6]),
        .I1(\t_2_reg_2014_reg[15]_0 [6]),
        .I2(P[4]),
        .O(\trunc_ln25_2_reg_2186[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[10]_i_8 
       (.I0(add_ln25_7_reg_2150[5]),
        .I1(\t_2_reg_2014_reg[15]_0 [5]),
        .I2(P[3]),
        .O(\trunc_ln25_2_reg_2186[10]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[10]_i_9 
       (.I0(add_ln25_7_reg_2150[4]),
        .I1(\t_2_reg_2014_reg[15]_0 [4]),
        .I2(P[2]),
        .O(\trunc_ln25_2_reg_2186[10]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[14]_i_10 
       (.I0(add_ln25_7_reg_2150[7]),
        .I1(\t_2_reg_2014_reg[15]_0 [7]),
        .I2(P[5]),
        .O(\trunc_ln25_2_reg_2186[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_2_reg_2186[14]_i_11 
       (.I0(P[8]),
        .I1(\t_2_reg_2014_reg[15]_0 [10]),
        .I2(add_ln25_7_reg_2150[10]),
        .I3(add_ln25_7_reg_2150[11]),
        .I4(P[9]),
        .I5(\t_2_reg_2014_reg[15]_0 [11]),
        .O(\trunc_ln25_2_reg_2186[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_2_reg_2186[14]_i_12 
       (.I0(P[7]),
        .I1(\t_2_reg_2014_reg[15]_0 [9]),
        .I2(add_ln25_7_reg_2150[9]),
        .I3(add_ln25_7_reg_2150[10]),
        .I4(P[8]),
        .I5(\t_2_reg_2014_reg[15]_0 [10]),
        .O(\trunc_ln25_2_reg_2186[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_2_reg_2186[14]_i_13 
       (.I0(P[6]),
        .I1(\t_2_reg_2014_reg[15]_0 [8]),
        .I2(add_ln25_7_reg_2150[8]),
        .I3(add_ln25_7_reg_2150[9]),
        .I4(P[7]),
        .I5(\t_2_reg_2014_reg[15]_0 [9]),
        .O(\trunc_ln25_2_reg_2186[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_2_reg_2186[14]_i_14 
       (.I0(P[5]),
        .I1(\t_2_reg_2014_reg[15]_0 [7]),
        .I2(add_ln25_7_reg_2150[7]),
        .I3(add_ln25_7_reg_2150[8]),
        .I4(P[6]),
        .I5(\t_2_reg_2014_reg[15]_0 [8]),
        .O(\trunc_ln25_2_reg_2186[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[14]_i_3 
       (.I0(sub_ln25_2_fu_1294_p2[14]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [15]),
        .O(\trunc_ln25_2_reg_2186[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[14]_i_4 
       (.I0(sub_ln25_2_fu_1294_p2[13]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [14]),
        .O(\trunc_ln25_2_reg_2186[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[14]_i_5 
       (.I0(sub_ln25_2_fu_1294_p2[12]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [13]),
        .O(\trunc_ln25_2_reg_2186[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[14]_i_6 
       (.I0(sub_ln25_2_fu_1294_p2[11]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [12]),
        .O(\trunc_ln25_2_reg_2186[14]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[14]_i_7 
       (.I0(add_ln25_7_reg_2150[10]),
        .I1(\t_2_reg_2014_reg[15]_0 [10]),
        .I2(P[8]),
        .O(\trunc_ln25_2_reg_2186[14]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[14]_i_8 
       (.I0(add_ln25_7_reg_2150[9]),
        .I1(\t_2_reg_2014_reg[15]_0 [9]),
        .I2(P[7]),
        .O(\trunc_ln25_2_reg_2186[14]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[14]_i_9 
       (.I0(add_ln25_7_reg_2150[8]),
        .I1(\t_2_reg_2014_reg[15]_0 [8]),
        .I2(P[6]),
        .O(\trunc_ln25_2_reg_2186[14]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[18]_i_10 
       (.I0(add_ln25_7_reg_2150[11]),
        .I1(\t_2_reg_2014_reg[15]_0 [11]),
        .I2(P[9]),
        .O(\trunc_ln25_2_reg_2186[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_2_reg_2186[18]_i_11 
       (.I0(P[12]),
        .I1(\t_2_reg_2014_reg[15]_0 [14]),
        .I2(add_ln25_7_reg_2150[14]),
        .I3(add_ln25_7_reg_2150[15]),
        .I4(P[13]),
        .I5(\t_2_reg_2014_reg[15]_0 [15]),
        .O(\trunc_ln25_2_reg_2186[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_2_reg_2186[18]_i_12 
       (.I0(P[11]),
        .I1(\t_2_reg_2014_reg[15]_0 [13]),
        .I2(add_ln25_7_reg_2150[13]),
        .I3(add_ln25_7_reg_2150[14]),
        .I4(P[12]),
        .I5(\t_2_reg_2014_reg[15]_0 [14]),
        .O(\trunc_ln25_2_reg_2186[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_2_reg_2186[18]_i_13 
       (.I0(P[10]),
        .I1(\t_2_reg_2014_reg[15]_0 [12]),
        .I2(add_ln25_7_reg_2150[12]),
        .I3(add_ln25_7_reg_2150[13]),
        .I4(P[11]),
        .I5(\t_2_reg_2014_reg[15]_0 [13]),
        .O(\trunc_ln25_2_reg_2186[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_2_reg_2186[18]_i_14 
       (.I0(P[9]),
        .I1(\t_2_reg_2014_reg[15]_0 [11]),
        .I2(add_ln25_7_reg_2150[11]),
        .I3(add_ln25_7_reg_2150[12]),
        .I4(P[10]),
        .I5(\t_2_reg_2014_reg[15]_0 [12]),
        .O(\trunc_ln25_2_reg_2186[18]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[18]_i_3 
       (.I0(sub_ln25_2_fu_1294_p2[18]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [19]),
        .O(\trunc_ln25_2_reg_2186[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[18]_i_4 
       (.I0(sub_ln25_2_fu_1294_p2[17]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [18]),
        .O(\trunc_ln25_2_reg_2186[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[18]_i_5 
       (.I0(sub_ln25_2_fu_1294_p2[16]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [17]),
        .O(\trunc_ln25_2_reg_2186[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[18]_i_6 
       (.I0(sub_ln25_2_fu_1294_p2[15]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [16]),
        .O(\trunc_ln25_2_reg_2186[18]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[18]_i_7 
       (.I0(add_ln25_7_reg_2150[14]),
        .I1(\t_2_reg_2014_reg[15]_0 [14]),
        .I2(P[12]),
        .O(\trunc_ln25_2_reg_2186[18]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[18]_i_8 
       (.I0(add_ln25_7_reg_2150[13]),
        .I1(\t_2_reg_2014_reg[15]_0 [13]),
        .I2(P[11]),
        .O(\trunc_ln25_2_reg_2186[18]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[18]_i_9 
       (.I0(add_ln25_7_reg_2150[12]),
        .I1(\t_2_reg_2014_reg[15]_0 [12]),
        .I2(P[10]),
        .O(\trunc_ln25_2_reg_2186[18]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[22]_i_10 
       (.I0(add_ln25_7_reg_2150[15]),
        .I1(\t_2_reg_2014_reg[15]_0 [15]),
        .I2(P[13]),
        .O(\trunc_ln25_2_reg_2186[22]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \trunc_ln25_2_reg_2186[22]_i_11 
       (.I0(add_ln25_7_reg_2150[18]),
        .I1(P[16]),
        .I2(P[17]),
        .O(\trunc_ln25_2_reg_2186[22]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \trunc_ln25_2_reg_2186[22]_i_12 
       (.I0(P[15]),
        .I1(add_ln25_7_reg_2150[17]),
        .I2(P[16]),
        .I3(add_ln25_7_reg_2150[18]),
        .O(\trunc_ln25_2_reg_2186[22]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \trunc_ln25_2_reg_2186[22]_i_13 
       (.I0(P[14]),
        .I1(add_ln25_7_reg_2150[16]),
        .I2(P[15]),
        .I3(add_ln25_7_reg_2150[17]),
        .O(\trunc_ln25_2_reg_2186[22]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln25_2_reg_2186[22]_i_14 
       (.I0(P[13]),
        .I1(\t_2_reg_2014_reg[15]_0 [15]),
        .I2(add_ln25_7_reg_2150[15]),
        .I3(P[14]),
        .I4(add_ln25_7_reg_2150[16]),
        .O(\trunc_ln25_2_reg_2186[22]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[22]_i_3 
       (.I0(sub_ln25_2_fu_1294_p2[22]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [23]),
        .O(\trunc_ln25_2_reg_2186[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[22]_i_4 
       (.I0(sub_ln25_2_fu_1294_p2[21]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [22]),
        .O(\trunc_ln25_2_reg_2186[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[22]_i_5 
       (.I0(sub_ln25_2_fu_1294_p2[20]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [21]),
        .O(\trunc_ln25_2_reg_2186[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[22]_i_6 
       (.I0(sub_ln25_2_fu_1294_p2[19]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [20]),
        .O(\trunc_ln25_2_reg_2186[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln25_2_reg_2186[22]_i_7 
       (.I0(P[16]),
        .I1(add_ln25_7_reg_2150[18]),
        .O(\trunc_ln25_2_reg_2186[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln25_2_reg_2186[22]_i_8 
       (.I0(add_ln25_7_reg_2150[17]),
        .I1(P[15]),
        .O(\trunc_ln25_2_reg_2186[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln25_2_reg_2186[22]_i_9 
       (.I0(add_ln25_7_reg_2150[16]),
        .I1(P[14]),
        .O(\trunc_ln25_2_reg_2186[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_2_reg_2186[26]_i_10 
       (.I0(P[17]),
        .I1(P[18]),
        .O(\trunc_ln25_2_reg_2186[26]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[26]_i_3 
       (.I0(sub_ln25_2_fu_1294_p2[26]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [27]),
        .O(\trunc_ln25_2_reg_2186[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[26]_i_4 
       (.I0(sub_ln25_2_fu_1294_p2[25]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [26]),
        .O(\trunc_ln25_2_reg_2186[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[26]_i_5 
       (.I0(sub_ln25_2_fu_1294_p2[24]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [25]),
        .O(\trunc_ln25_2_reg_2186[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[26]_i_6 
       (.I0(sub_ln25_2_fu_1294_p2[23]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [24]),
        .O(\trunc_ln25_2_reg_2186[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_2_reg_2186[26]_i_7 
       (.I0(P[20]),
        .I1(P[21]),
        .O(\trunc_ln25_2_reg_2186[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_2_reg_2186[26]_i_8 
       (.I0(P[19]),
        .I1(P[20]),
        .O(\trunc_ln25_2_reg_2186[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_2_reg_2186[26]_i_9 
       (.I0(P[18]),
        .I1(P[19]),
        .O(\trunc_ln25_2_reg_2186[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[29]_i_10 
       (.I0(sub_ln25_2_fu_1294_p2[28]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [29]),
        .O(\trunc_ln25_2_reg_2186[29]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[29]_i_11 
       (.I0(sub_ln25_2_fu_1294_p2[27]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [28]),
        .O(\trunc_ln25_2_reg_2186[29]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_2_reg_2186[29]_i_12 
       (.I0(P[26]),
        .I1(P[27]),
        .O(\trunc_ln25_2_reg_2186[29]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_2_reg_2186[29]_i_13 
       (.I0(P[25]),
        .I1(P[26]),
        .O(\trunc_ln25_2_reg_2186[29]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_2_reg_2186[29]_i_14 
       (.I0(P[24]),
        .I1(P[25]),
        .O(\trunc_ln25_2_reg_2186[29]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_2_reg_2186[29]_i_15 
       (.I0(P[23]),
        .I1(P[24]),
        .O(\trunc_ln25_2_reg_2186[29]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_2_reg_2186[29]_i_16 
       (.I0(P[22]),
        .I1(P[23]),
        .O(\trunc_ln25_2_reg_2186[29]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_2_reg_2186[29]_i_17 
       (.I0(P[21]),
        .I1(P[22]),
        .O(\trunc_ln25_2_reg_2186[29]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[29]_i_9 
       (.I0(sub_ln25_2_fu_1294_p2[29]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [30]),
        .O(\trunc_ln25_2_reg_2186[29]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[2]_i_2 
       (.I0(sub_ln25_2_fu_1294_p2[2]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [3]),
        .O(\trunc_ln25_2_reg_2186[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[2]_i_3 
       (.I0(sub_ln25_2_fu_1294_p2[1]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [2]),
        .O(\trunc_ln25_2_reg_2186[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[2]_i_4 
       (.I0(sub_ln25_2_fu_1294_p2[0]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [1]),
        .O(\trunc_ln25_2_reg_2186[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_2_reg_2186[6]_i_10 
       (.I0(P[0]),
        .I1(\t_2_reg_2014_reg[15]_0 [2]),
        .I2(add_ln25_7_reg_2150[2]),
        .I3(add_ln25_7_reg_2150[3]),
        .I4(P[1]),
        .I5(\t_2_reg_2014_reg[15]_0 [3]),
        .O(\trunc_ln25_2_reg_2186[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \trunc_ln25_2_reg_2186[6]_i_11 
       (.I0(\t_2_reg_2014_reg[15]_0 [1]),
        .I1(add_ln25_7_reg_2150[1]),
        .I2(add_ln25_7_reg_2150[2]),
        .I3(P[0]),
        .I4(\t_2_reg_2014_reg[15]_0 [2]),
        .O(\trunc_ln25_2_reg_2186[6]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln25_2_reg_2186[6]_i_12 
       (.I0(\t_2_reg_2014_reg[15]_0 [0]),
        .I1(\t_2_reg_2014_reg[15]_0 [1]),
        .I2(add_ln25_7_reg_2150[1]),
        .O(\trunc_ln25_2_reg_2186[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[6]_i_13 
       (.I0(\t_2_reg_2014_reg[15]_0 [0]),
        .I1(add_ln25_7_reg_2150[0]),
        .O(\trunc_ln25_2_reg_2186[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[6]_i_3 
       (.I0(sub_ln25_2_fu_1294_p2[6]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [7]),
        .O(\trunc_ln25_2_reg_2186[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[6]_i_4 
       (.I0(sub_ln25_2_fu_1294_p2[5]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [6]),
        .O(\trunc_ln25_2_reg_2186[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[6]_i_5 
       (.I0(sub_ln25_2_fu_1294_p2[4]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [5]),
        .O(\trunc_ln25_2_reg_2186[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_2_reg_2186[6]_i_6 
       (.I0(sub_ln25_2_fu_1294_p2[3]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [4]),
        .O(\trunc_ln25_2_reg_2186[6]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_2_reg_2186[6]_i_7 
       (.I0(add_ln25_7_reg_2150[2]),
        .I1(\t_2_reg_2014_reg[15]_0 [2]),
        .I2(P[0]),
        .O(\trunc_ln25_2_reg_2186[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln25_2_reg_2186[6]_i_8 
       (.I0(add_ln25_7_reg_2150[1]),
        .I1(\t_2_reg_2014_reg[15]_0 [1]),
        .O(\trunc_ln25_2_reg_2186[6]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln25_2_reg_2186[6]_i_9 
       (.I0(\t_2_reg_2014_reg[15]_0 [0]),
        .O(\trunc_ln25_2_reg_2186[6]_i_9_n_0 ));
  FDRE \trunc_ln25_2_reg_2186_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[2]),
        .Q(trunc_ln25_2_reg_2186[0]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[12]),
        .Q(trunc_ln25_2_reg_2186[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[10]_i_1 
       (.CI(\trunc_ln25_2_reg_2186_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln25_2_reg_2186_reg[10]_i_1_n_0 ,\trunc_ln25_2_reg_2186_reg[10]_i_1_n_1 ,\trunc_ln25_2_reg_2186_reg[10]_i_1_n_2 ,\trunc_ln25_2_reg_2186_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_2_fu_1294_p2[10:7]),
        .O(add_ln25_9_fu_1308_p2[12:9]),
        .S({\trunc_ln25_2_reg_2186[10]_i_3_n_0 ,\trunc_ln25_2_reg_2186[10]_i_4_n_0 ,\trunc_ln25_2_reg_2186[10]_i_5_n_0 ,\trunc_ln25_2_reg_2186[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[10]_i_2 
       (.CI(\trunc_ln25_2_reg_2186_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln25_2_reg_2186_reg[10]_i_2_n_0 ,\trunc_ln25_2_reg_2186_reg[10]_i_2_n_1 ,\trunc_ln25_2_reg_2186_reg[10]_i_2_n_2 ,\trunc_ln25_2_reg_2186_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln25_2_reg_2186[10]_i_7_n_0 ,\trunc_ln25_2_reg_2186[10]_i_8_n_0 ,\trunc_ln25_2_reg_2186[10]_i_9_n_0 ,\trunc_ln25_2_reg_2186[10]_i_10_n_0 }),
        .O(sub_ln25_2_fu_1294_p2[7:4]),
        .S({\trunc_ln25_2_reg_2186[10]_i_11_n_0 ,\trunc_ln25_2_reg_2186[10]_i_12_n_0 ,\trunc_ln25_2_reg_2186[10]_i_13_n_0 ,\trunc_ln25_2_reg_2186[10]_i_14_n_0 }));
  FDRE \trunc_ln25_2_reg_2186_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[13]),
        .Q(trunc_ln25_2_reg_2186[11]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[14]),
        .Q(trunc_ln25_2_reg_2186[12]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[15]),
        .Q(trunc_ln25_2_reg_2186[13]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[16]),
        .Q(trunc_ln25_2_reg_2186[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[14]_i_1 
       (.CI(\trunc_ln25_2_reg_2186_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln25_2_reg_2186_reg[14]_i_1_n_0 ,\trunc_ln25_2_reg_2186_reg[14]_i_1_n_1 ,\trunc_ln25_2_reg_2186_reg[14]_i_1_n_2 ,\trunc_ln25_2_reg_2186_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_2_fu_1294_p2[14:11]),
        .O(add_ln25_9_fu_1308_p2[16:13]),
        .S({\trunc_ln25_2_reg_2186[14]_i_3_n_0 ,\trunc_ln25_2_reg_2186[14]_i_4_n_0 ,\trunc_ln25_2_reg_2186[14]_i_5_n_0 ,\trunc_ln25_2_reg_2186[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[14]_i_2 
       (.CI(\trunc_ln25_2_reg_2186_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln25_2_reg_2186_reg[14]_i_2_n_0 ,\trunc_ln25_2_reg_2186_reg[14]_i_2_n_1 ,\trunc_ln25_2_reg_2186_reg[14]_i_2_n_2 ,\trunc_ln25_2_reg_2186_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln25_2_reg_2186[14]_i_7_n_0 ,\trunc_ln25_2_reg_2186[14]_i_8_n_0 ,\trunc_ln25_2_reg_2186[14]_i_9_n_0 ,\trunc_ln25_2_reg_2186[14]_i_10_n_0 }),
        .O(sub_ln25_2_fu_1294_p2[11:8]),
        .S({\trunc_ln25_2_reg_2186[14]_i_11_n_0 ,\trunc_ln25_2_reg_2186[14]_i_12_n_0 ,\trunc_ln25_2_reg_2186[14]_i_13_n_0 ,\trunc_ln25_2_reg_2186[14]_i_14_n_0 }));
  FDRE \trunc_ln25_2_reg_2186_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[17]),
        .Q(trunc_ln25_2_reg_2186[15]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[18]),
        .Q(trunc_ln25_2_reg_2186[16]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[19]),
        .Q(trunc_ln25_2_reg_2186[17]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[20]),
        .Q(trunc_ln25_2_reg_2186[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[18]_i_1 
       (.CI(\trunc_ln25_2_reg_2186_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln25_2_reg_2186_reg[18]_i_1_n_0 ,\trunc_ln25_2_reg_2186_reg[18]_i_1_n_1 ,\trunc_ln25_2_reg_2186_reg[18]_i_1_n_2 ,\trunc_ln25_2_reg_2186_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_2_fu_1294_p2[18:15]),
        .O(add_ln25_9_fu_1308_p2[20:17]),
        .S({\trunc_ln25_2_reg_2186[18]_i_3_n_0 ,\trunc_ln25_2_reg_2186[18]_i_4_n_0 ,\trunc_ln25_2_reg_2186[18]_i_5_n_0 ,\trunc_ln25_2_reg_2186[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[18]_i_2 
       (.CI(\trunc_ln25_2_reg_2186_reg[14]_i_2_n_0 ),
        .CO({\trunc_ln25_2_reg_2186_reg[18]_i_2_n_0 ,\trunc_ln25_2_reg_2186_reg[18]_i_2_n_1 ,\trunc_ln25_2_reg_2186_reg[18]_i_2_n_2 ,\trunc_ln25_2_reg_2186_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln25_2_reg_2186[18]_i_7_n_0 ,\trunc_ln25_2_reg_2186[18]_i_8_n_0 ,\trunc_ln25_2_reg_2186[18]_i_9_n_0 ,\trunc_ln25_2_reg_2186[18]_i_10_n_0 }),
        .O(sub_ln25_2_fu_1294_p2[15:12]),
        .S({\trunc_ln25_2_reg_2186[18]_i_11_n_0 ,\trunc_ln25_2_reg_2186[18]_i_12_n_0 ,\trunc_ln25_2_reg_2186[18]_i_13_n_0 ,\trunc_ln25_2_reg_2186[18]_i_14_n_0 }));
  FDRE \trunc_ln25_2_reg_2186_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[21]),
        .Q(trunc_ln25_2_reg_2186[19]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[3]),
        .Q(trunc_ln25_2_reg_2186[1]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[22]),
        .Q(trunc_ln25_2_reg_2186[20]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[23]),
        .Q(trunc_ln25_2_reg_2186[21]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[24]),
        .Q(trunc_ln25_2_reg_2186[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[22]_i_1 
       (.CI(\trunc_ln25_2_reg_2186_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln25_2_reg_2186_reg[22]_i_1_n_0 ,\trunc_ln25_2_reg_2186_reg[22]_i_1_n_1 ,\trunc_ln25_2_reg_2186_reg[22]_i_1_n_2 ,\trunc_ln25_2_reg_2186_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_2_fu_1294_p2[22:19]),
        .O(add_ln25_9_fu_1308_p2[24:21]),
        .S({\trunc_ln25_2_reg_2186[22]_i_3_n_0 ,\trunc_ln25_2_reg_2186[22]_i_4_n_0 ,\trunc_ln25_2_reg_2186[22]_i_5_n_0 ,\trunc_ln25_2_reg_2186[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[22]_i_2 
       (.CI(\trunc_ln25_2_reg_2186_reg[18]_i_2_n_0 ),
        .CO({\trunc_ln25_2_reg_2186_reg[22]_i_2_n_0 ,\trunc_ln25_2_reg_2186_reg[22]_i_2_n_1 ,\trunc_ln25_2_reg_2186_reg[22]_i_2_n_2 ,\trunc_ln25_2_reg_2186_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln25_2_reg_2186[22]_i_7_n_0 ,\trunc_ln25_2_reg_2186[22]_i_8_n_0 ,\trunc_ln25_2_reg_2186[22]_i_9_n_0 ,\trunc_ln25_2_reg_2186[22]_i_10_n_0 }),
        .O(sub_ln25_2_fu_1294_p2[19:16]),
        .S({\trunc_ln25_2_reg_2186[22]_i_11_n_0 ,\trunc_ln25_2_reg_2186[22]_i_12_n_0 ,\trunc_ln25_2_reg_2186[22]_i_13_n_0 ,\trunc_ln25_2_reg_2186[22]_i_14_n_0 }));
  FDRE \trunc_ln25_2_reg_2186_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[25]),
        .Q(trunc_ln25_2_reg_2186[23]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[26]),
        .Q(trunc_ln25_2_reg_2186[24]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[27]),
        .Q(trunc_ln25_2_reg_2186[25]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[28]),
        .Q(trunc_ln25_2_reg_2186[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[26]_i_1 
       (.CI(\trunc_ln25_2_reg_2186_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln25_2_reg_2186_reg[26]_i_1_n_0 ,\trunc_ln25_2_reg_2186_reg[26]_i_1_n_1 ,\trunc_ln25_2_reg_2186_reg[26]_i_1_n_2 ,\trunc_ln25_2_reg_2186_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_2_fu_1294_p2[26:23]),
        .O(add_ln25_9_fu_1308_p2[28:25]),
        .S({\trunc_ln25_2_reg_2186[26]_i_3_n_0 ,\trunc_ln25_2_reg_2186[26]_i_4_n_0 ,\trunc_ln25_2_reg_2186[26]_i_5_n_0 ,\trunc_ln25_2_reg_2186[26]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[26]_i_2 
       (.CI(\trunc_ln25_2_reg_2186_reg[22]_i_2_n_0 ),
        .CO({\trunc_ln25_2_reg_2186_reg[26]_i_2_n_0 ,\trunc_ln25_2_reg_2186_reg[26]_i_2_n_1 ,\trunc_ln25_2_reg_2186_reg[26]_i_2_n_2 ,\trunc_ln25_2_reg_2186_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(P[20:17]),
        .O(sub_ln25_2_fu_1294_p2[23:20]),
        .S({\trunc_ln25_2_reg_2186[26]_i_7_n_0 ,\trunc_ln25_2_reg_2186[26]_i_8_n_0 ,\trunc_ln25_2_reg_2186[26]_i_9_n_0 ,\trunc_ln25_2_reg_2186[26]_i_10_n_0 }));
  FDRE \trunc_ln25_2_reg_2186_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[29]),
        .Q(trunc_ln25_2_reg_2186[27]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[30]),
        .Q(trunc_ln25_2_reg_2186[28]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[31]),
        .Q(trunc_ln25_2_reg_2186[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[29]_i_2 
       (.CI(\trunc_ln25_2_reg_2186_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln25_2_reg_2186_reg[29]_i_2_CO_UNCONNECTED [3:2],\trunc_ln25_2_reg_2186_reg[29]_i_2_n_2 ,\trunc_ln25_2_reg_2186_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln25_2_fu_1294_p2[28:27]}),
        .O({\NLW_trunc_ln25_2_reg_2186_reg[29]_i_2_O_UNCONNECTED [3],add_ln25_9_fu_1308_p2[31:29]}),
        .S({1'b0,\trunc_ln25_2_reg_2186[29]_i_9_n_0 ,\trunc_ln25_2_reg_2186[29]_i_10_n_0 ,\trunc_ln25_2_reg_2186[29]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[29]_i_7 
       (.CI(\trunc_ln25_2_reg_2186_reg[29]_i_8_n_0 ),
        .CO({\NLW_trunc_ln25_2_reg_2186_reg[29]_i_7_CO_UNCONNECTED [3:1],\trunc_ln25_2_reg_2186_reg[29]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,P[25]}),
        .O({\NLW_trunc_ln25_2_reg_2186_reg[29]_i_7_O_UNCONNECTED [3:2],sub_ln25_2_fu_1294_p2[29:28]}),
        .S({1'b0,1'b0,\trunc_ln25_2_reg_2186[29]_i_12_n_0 ,\trunc_ln25_2_reg_2186[29]_i_13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[29]_i_8 
       (.CI(\trunc_ln25_2_reg_2186_reg[26]_i_2_n_0 ),
        .CO({\trunc_ln25_2_reg_2186_reg[29]_i_8_n_0 ,\trunc_ln25_2_reg_2186_reg[29]_i_8_n_1 ,\trunc_ln25_2_reg_2186_reg[29]_i_8_n_2 ,\trunc_ln25_2_reg_2186_reg[29]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI(P[24:21]),
        .O(sub_ln25_2_fu_1294_p2[27:24]),
        .S({\trunc_ln25_2_reg_2186[29]_i_14_n_0 ,\trunc_ln25_2_reg_2186[29]_i_15_n_0 ,\trunc_ln25_2_reg_2186[29]_i_16_n_0 ,\trunc_ln25_2_reg_2186[29]_i_17_n_0 }));
  FDRE \trunc_ln25_2_reg_2186_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[4]),
        .Q(trunc_ln25_2_reg_2186[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln25_2_reg_2186_reg[2]_i_1_n_0 ,\trunc_ln25_2_reg_2186_reg[2]_i_1_n_1 ,\trunc_ln25_2_reg_2186_reg[2]_i_1_n_2 ,\trunc_ln25_2_reg_2186_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln25_2_fu_1294_p2[2:0],1'b0}),
        .O({add_ln25_9_fu_1308_p2[4:2],\NLW_trunc_ln25_2_reg_2186_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln25_2_reg_2186[2]_i_2_n_0 ,\trunc_ln25_2_reg_2186[2]_i_3_n_0 ,\trunc_ln25_2_reg_2186[2]_i_4_n_0 ,\trunc_ln25_3_reg_2191_reg[29]_0 [0]}));
  FDRE \trunc_ln25_2_reg_2186_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[5]),
        .Q(trunc_ln25_2_reg_2186[3]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[6]),
        .Q(trunc_ln25_2_reg_2186[4]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[7]),
        .Q(trunc_ln25_2_reg_2186[5]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[8]),
        .Q(trunc_ln25_2_reg_2186[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[6]_i_1 
       (.CI(\trunc_ln25_2_reg_2186_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln25_2_reg_2186_reg[6]_i_1_n_0 ,\trunc_ln25_2_reg_2186_reg[6]_i_1_n_1 ,\trunc_ln25_2_reg_2186_reg[6]_i_1_n_2 ,\trunc_ln25_2_reg_2186_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_2_fu_1294_p2[6:3]),
        .O(add_ln25_9_fu_1308_p2[8:5]),
        .S({\trunc_ln25_2_reg_2186[6]_i_3_n_0 ,\trunc_ln25_2_reg_2186[6]_i_4_n_0 ,\trunc_ln25_2_reg_2186[6]_i_5_n_0 ,\trunc_ln25_2_reg_2186[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_2_reg_2186_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln25_2_reg_2186_reg[6]_i_2_n_0 ,\trunc_ln25_2_reg_2186_reg[6]_i_2_n_1 ,\trunc_ln25_2_reg_2186_reg[6]_i_2_n_2 ,\trunc_ln25_2_reg_2186_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln25_2_reg_2186[6]_i_7_n_0 ,\trunc_ln25_2_reg_2186[6]_i_8_n_0 ,\trunc_ln25_2_reg_2186[6]_i_9_n_0 ,\t_2_reg_2014_reg[15]_0 [0]}),
        .O(sub_ln25_2_fu_1294_p2[3:0]),
        .S({\trunc_ln25_2_reg_2186[6]_i_10_n_0 ,\trunc_ln25_2_reg_2186[6]_i_11_n_0 ,\trunc_ln25_2_reg_2186[6]_i_12_n_0 ,\trunc_ln25_2_reg_2186[6]_i_13_n_0 }));
  FDRE \trunc_ln25_2_reg_2186_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[9]),
        .Q(trunc_ln25_2_reg_2186[7]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[10]),
        .Q(trunc_ln25_2_reg_2186[8]),
        .R(1'b0));
  FDRE \trunc_ln25_2_reg_2186_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_9_fu_1308_p2[11]),
        .Q(trunc_ln25_2_reg_2186[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[10]_i_10 
       (.I0(add_ln25_12_reg_2155[3]),
        .I1(\t_2_reg_2014_reg[15]_0 [3]),
        .I2(P[1]),
        .O(\trunc_ln25_3_reg_2191[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_3_reg_2191[10]_i_11 
       (.I0(P[4]),
        .I1(\t_2_reg_2014_reg[15]_0 [6]),
        .I2(add_ln25_12_reg_2155[6]),
        .I3(add_ln25_12_reg_2155[7]),
        .I4(P[5]),
        .I5(\t_2_reg_2014_reg[15]_0 [7]),
        .O(\trunc_ln25_3_reg_2191[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_3_reg_2191[10]_i_12 
       (.I0(P[3]),
        .I1(\t_2_reg_2014_reg[15]_0 [5]),
        .I2(add_ln25_12_reg_2155[5]),
        .I3(add_ln25_12_reg_2155[6]),
        .I4(P[4]),
        .I5(\t_2_reg_2014_reg[15]_0 [6]),
        .O(\trunc_ln25_3_reg_2191[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_3_reg_2191[10]_i_13 
       (.I0(P[2]),
        .I1(\t_2_reg_2014_reg[15]_0 [4]),
        .I2(add_ln25_12_reg_2155[4]),
        .I3(add_ln25_12_reg_2155[5]),
        .I4(P[3]),
        .I5(\t_2_reg_2014_reg[15]_0 [5]),
        .O(\trunc_ln25_3_reg_2191[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_3_reg_2191[10]_i_14 
       (.I0(P[1]),
        .I1(\t_2_reg_2014_reg[15]_0 [3]),
        .I2(add_ln25_12_reg_2155[3]),
        .I3(add_ln25_12_reg_2155[4]),
        .I4(P[2]),
        .I5(\t_2_reg_2014_reg[15]_0 [4]),
        .O(\trunc_ln25_3_reg_2191[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[10]_i_3 
       (.I0(sub_ln25_4_fu_1334_p2[10]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [11]),
        .O(\trunc_ln25_3_reg_2191[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[10]_i_4 
       (.I0(sub_ln25_4_fu_1334_p2[9]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [10]),
        .O(\trunc_ln25_3_reg_2191[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[10]_i_5 
       (.I0(sub_ln25_4_fu_1334_p2[8]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [9]),
        .O(\trunc_ln25_3_reg_2191[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[10]_i_6 
       (.I0(sub_ln25_4_fu_1334_p2[7]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [8]),
        .O(\trunc_ln25_3_reg_2191[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[10]_i_7 
       (.I0(add_ln25_12_reg_2155[6]),
        .I1(\t_2_reg_2014_reg[15]_0 [6]),
        .I2(P[4]),
        .O(\trunc_ln25_3_reg_2191[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[10]_i_8 
       (.I0(add_ln25_12_reg_2155[5]),
        .I1(\t_2_reg_2014_reg[15]_0 [5]),
        .I2(P[3]),
        .O(\trunc_ln25_3_reg_2191[10]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[10]_i_9 
       (.I0(add_ln25_12_reg_2155[4]),
        .I1(\t_2_reg_2014_reg[15]_0 [4]),
        .I2(P[2]),
        .O(\trunc_ln25_3_reg_2191[10]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[14]_i_10 
       (.I0(add_ln25_12_reg_2155[7]),
        .I1(\t_2_reg_2014_reg[15]_0 [7]),
        .I2(P[5]),
        .O(\trunc_ln25_3_reg_2191[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_3_reg_2191[14]_i_11 
       (.I0(P[8]),
        .I1(\t_2_reg_2014_reg[15]_0 [10]),
        .I2(add_ln25_12_reg_2155[10]),
        .I3(add_ln25_12_reg_2155[11]),
        .I4(P[9]),
        .I5(\t_2_reg_2014_reg[15]_0 [11]),
        .O(\trunc_ln25_3_reg_2191[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_3_reg_2191[14]_i_12 
       (.I0(P[7]),
        .I1(\t_2_reg_2014_reg[15]_0 [9]),
        .I2(add_ln25_12_reg_2155[9]),
        .I3(add_ln25_12_reg_2155[10]),
        .I4(P[8]),
        .I5(\t_2_reg_2014_reg[15]_0 [10]),
        .O(\trunc_ln25_3_reg_2191[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_3_reg_2191[14]_i_13 
       (.I0(P[6]),
        .I1(\t_2_reg_2014_reg[15]_0 [8]),
        .I2(add_ln25_12_reg_2155[8]),
        .I3(add_ln25_12_reg_2155[9]),
        .I4(P[7]),
        .I5(\t_2_reg_2014_reg[15]_0 [9]),
        .O(\trunc_ln25_3_reg_2191[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_3_reg_2191[14]_i_14 
       (.I0(P[5]),
        .I1(\t_2_reg_2014_reg[15]_0 [7]),
        .I2(add_ln25_12_reg_2155[7]),
        .I3(add_ln25_12_reg_2155[8]),
        .I4(P[6]),
        .I5(\t_2_reg_2014_reg[15]_0 [8]),
        .O(\trunc_ln25_3_reg_2191[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[14]_i_3 
       (.I0(sub_ln25_4_fu_1334_p2[14]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [15]),
        .O(\trunc_ln25_3_reg_2191[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[14]_i_4 
       (.I0(sub_ln25_4_fu_1334_p2[13]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [14]),
        .O(\trunc_ln25_3_reg_2191[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[14]_i_5 
       (.I0(sub_ln25_4_fu_1334_p2[12]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [13]),
        .O(\trunc_ln25_3_reg_2191[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[14]_i_6 
       (.I0(sub_ln25_4_fu_1334_p2[11]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [12]),
        .O(\trunc_ln25_3_reg_2191[14]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[14]_i_7 
       (.I0(add_ln25_12_reg_2155[10]),
        .I1(\t_2_reg_2014_reg[15]_0 [10]),
        .I2(P[8]),
        .O(\trunc_ln25_3_reg_2191[14]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[14]_i_8 
       (.I0(add_ln25_12_reg_2155[9]),
        .I1(\t_2_reg_2014_reg[15]_0 [9]),
        .I2(P[7]),
        .O(\trunc_ln25_3_reg_2191[14]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[14]_i_9 
       (.I0(add_ln25_12_reg_2155[8]),
        .I1(\t_2_reg_2014_reg[15]_0 [8]),
        .I2(P[6]),
        .O(\trunc_ln25_3_reg_2191[14]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[18]_i_10 
       (.I0(add_ln25_12_reg_2155[11]),
        .I1(\t_2_reg_2014_reg[15]_0 [11]),
        .I2(P[9]),
        .O(\trunc_ln25_3_reg_2191[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_3_reg_2191[18]_i_11 
       (.I0(P[12]),
        .I1(\t_2_reg_2014_reg[15]_0 [14]),
        .I2(add_ln25_12_reg_2155[14]),
        .I3(add_ln25_12_reg_2155[15]),
        .I4(P[13]),
        .I5(\t_2_reg_2014_reg[15]_0 [15]),
        .O(\trunc_ln25_3_reg_2191[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_3_reg_2191[18]_i_12 
       (.I0(P[11]),
        .I1(\t_2_reg_2014_reg[15]_0 [13]),
        .I2(add_ln25_12_reg_2155[13]),
        .I3(add_ln25_12_reg_2155[14]),
        .I4(P[12]),
        .I5(\t_2_reg_2014_reg[15]_0 [14]),
        .O(\trunc_ln25_3_reg_2191[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_3_reg_2191[18]_i_13 
       (.I0(P[10]),
        .I1(\t_2_reg_2014_reg[15]_0 [12]),
        .I2(add_ln25_12_reg_2155[12]),
        .I3(add_ln25_12_reg_2155[13]),
        .I4(P[11]),
        .I5(\t_2_reg_2014_reg[15]_0 [13]),
        .O(\trunc_ln25_3_reg_2191[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_3_reg_2191[18]_i_14 
       (.I0(P[9]),
        .I1(\t_2_reg_2014_reg[15]_0 [11]),
        .I2(add_ln25_12_reg_2155[11]),
        .I3(add_ln25_12_reg_2155[12]),
        .I4(P[10]),
        .I5(\t_2_reg_2014_reg[15]_0 [12]),
        .O(\trunc_ln25_3_reg_2191[18]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[18]_i_3 
       (.I0(sub_ln25_4_fu_1334_p2[18]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [19]),
        .O(\trunc_ln25_3_reg_2191[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[18]_i_4 
       (.I0(sub_ln25_4_fu_1334_p2[17]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [18]),
        .O(\trunc_ln25_3_reg_2191[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[18]_i_5 
       (.I0(sub_ln25_4_fu_1334_p2[16]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [17]),
        .O(\trunc_ln25_3_reg_2191[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[18]_i_6 
       (.I0(sub_ln25_4_fu_1334_p2[15]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [16]),
        .O(\trunc_ln25_3_reg_2191[18]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[18]_i_7 
       (.I0(add_ln25_12_reg_2155[14]),
        .I1(\t_2_reg_2014_reg[15]_0 [14]),
        .I2(P[12]),
        .O(\trunc_ln25_3_reg_2191[18]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[18]_i_8 
       (.I0(add_ln25_12_reg_2155[13]),
        .I1(\t_2_reg_2014_reg[15]_0 [13]),
        .I2(P[11]),
        .O(\trunc_ln25_3_reg_2191[18]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[18]_i_9 
       (.I0(add_ln25_12_reg_2155[12]),
        .I1(\t_2_reg_2014_reg[15]_0 [12]),
        .I2(P[10]),
        .O(\trunc_ln25_3_reg_2191[18]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[22]_i_10 
       (.I0(add_ln25_12_reg_2155[15]),
        .I1(\t_2_reg_2014_reg[15]_0 [15]),
        .I2(P[13]),
        .O(\trunc_ln25_3_reg_2191[22]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \trunc_ln25_3_reg_2191[22]_i_11 
       (.I0(P[16]),
        .I1(add_ln25_12_reg_2155[18]),
        .I2(P[17]),
        .I3(add_ln25_12_reg_2155[19]),
        .O(\trunc_ln25_3_reg_2191[22]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \trunc_ln25_3_reg_2191[22]_i_12 
       (.I0(P[15]),
        .I1(add_ln25_12_reg_2155[17]),
        .I2(P[16]),
        .I3(add_ln25_12_reg_2155[18]),
        .O(\trunc_ln25_3_reg_2191[22]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \trunc_ln25_3_reg_2191[22]_i_13 
       (.I0(P[14]),
        .I1(add_ln25_12_reg_2155[16]),
        .I2(P[15]),
        .I3(add_ln25_12_reg_2155[17]),
        .O(\trunc_ln25_3_reg_2191[22]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln25_3_reg_2191[22]_i_14 
       (.I0(P[13]),
        .I1(\t_2_reg_2014_reg[15]_0 [15]),
        .I2(add_ln25_12_reg_2155[15]),
        .I3(P[14]),
        .I4(add_ln25_12_reg_2155[16]),
        .O(\trunc_ln25_3_reg_2191[22]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[22]_i_3 
       (.I0(sub_ln25_4_fu_1334_p2[22]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [23]),
        .O(\trunc_ln25_3_reg_2191[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[22]_i_4 
       (.I0(sub_ln25_4_fu_1334_p2[21]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [22]),
        .O(\trunc_ln25_3_reg_2191[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[22]_i_5 
       (.I0(sub_ln25_4_fu_1334_p2[20]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [21]),
        .O(\trunc_ln25_3_reg_2191[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[22]_i_6 
       (.I0(sub_ln25_4_fu_1334_p2[19]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [20]),
        .O(\trunc_ln25_3_reg_2191[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln25_3_reg_2191[22]_i_7 
       (.I0(add_ln25_12_reg_2155[18]),
        .I1(P[16]),
        .O(\trunc_ln25_3_reg_2191[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln25_3_reg_2191[22]_i_8 
       (.I0(add_ln25_12_reg_2155[17]),
        .I1(P[15]),
        .O(\trunc_ln25_3_reg_2191[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln25_3_reg_2191[22]_i_9 
       (.I0(add_ln25_12_reg_2155[16]),
        .I1(P[14]),
        .O(\trunc_ln25_3_reg_2191[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_3_reg_2191[26]_i_10 
       (.I0(P[18]),
        .I1(P[19]),
        .O(\trunc_ln25_3_reg_2191[26]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \trunc_ln25_3_reg_2191[26]_i_11 
       (.I0(add_ln25_12_reg_2155[19]),
        .I1(P[17]),
        .I2(P[18]),
        .O(\trunc_ln25_3_reg_2191[26]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[26]_i_3 
       (.I0(sub_ln25_4_fu_1334_p2[26]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [27]),
        .O(\trunc_ln25_3_reg_2191[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[26]_i_4 
       (.I0(sub_ln25_4_fu_1334_p2[25]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [26]),
        .O(\trunc_ln25_3_reg_2191[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[26]_i_5 
       (.I0(sub_ln25_4_fu_1334_p2[24]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [25]),
        .O(\trunc_ln25_3_reg_2191[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[26]_i_6 
       (.I0(sub_ln25_4_fu_1334_p2[23]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [24]),
        .O(\trunc_ln25_3_reg_2191[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln25_3_reg_2191[26]_i_7 
       (.I0(P[17]),
        .I1(add_ln25_12_reg_2155[19]),
        .O(\trunc_ln25_3_reg_2191[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_3_reg_2191[26]_i_8 
       (.I0(P[20]),
        .I1(P[21]),
        .O(\trunc_ln25_3_reg_2191[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_3_reg_2191[26]_i_9 
       (.I0(P[19]),
        .I1(P[20]),
        .O(\trunc_ln25_3_reg_2191[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_3_reg_2191[29]_i_10 
       (.I0(P[23]),
        .I1(P[24]),
        .O(\trunc_ln25_3_reg_2191[29]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_3_reg_2191[29]_i_11 
       (.I0(P[22]),
        .I1(P[23]),
        .O(\trunc_ln25_3_reg_2191[29]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_3_reg_2191[29]_i_12 
       (.I0(P[21]),
        .I1(P[22]),
        .O(\trunc_ln25_3_reg_2191[29]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[29]_i_4 
       (.I0(sub_ln25_4_fu_1334_p2[29]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [30]),
        .O(\trunc_ln25_3_reg_2191[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[29]_i_5 
       (.I0(sub_ln25_4_fu_1334_p2[28]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [29]),
        .O(\trunc_ln25_3_reg_2191[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[29]_i_6 
       (.I0(sub_ln25_4_fu_1334_p2[27]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [28]),
        .O(\trunc_ln25_3_reg_2191[29]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_3_reg_2191[29]_i_7 
       (.I0(P[26]),
        .I1(P[27]),
        .O(\trunc_ln25_3_reg_2191[29]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_3_reg_2191[29]_i_8 
       (.I0(P[25]),
        .I1(P[26]),
        .O(\trunc_ln25_3_reg_2191[29]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln25_3_reg_2191[29]_i_9 
       (.I0(P[24]),
        .I1(P[25]),
        .O(\trunc_ln25_3_reg_2191[29]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[2]_i_2 
       (.I0(sub_ln25_4_fu_1334_p2[2]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [3]),
        .O(\trunc_ln25_3_reg_2191[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[2]_i_3 
       (.I0(sub_ln25_4_fu_1334_p2[1]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [2]),
        .O(\trunc_ln25_3_reg_2191[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[2]_i_4 
       (.I0(sub_ln25_4_fu_1334_p2[0]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [1]),
        .O(\trunc_ln25_3_reg_2191[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln25_3_reg_2191[6]_i_10 
       (.I0(P[0]),
        .I1(\t_2_reg_2014_reg[15]_0 [2]),
        .I2(add_ln25_12_reg_2155[2]),
        .I3(add_ln25_12_reg_2155[3]),
        .I4(P[1]),
        .I5(\t_2_reg_2014_reg[15]_0 [3]),
        .O(\trunc_ln25_3_reg_2191[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \trunc_ln25_3_reg_2191[6]_i_11 
       (.I0(\t_2_reg_2014_reg[15]_0 [1]),
        .I1(add_ln25_12_reg_2155[1]),
        .I2(add_ln25_12_reg_2155[2]),
        .I3(P[0]),
        .I4(\t_2_reg_2014_reg[15]_0 [2]),
        .O(\trunc_ln25_3_reg_2191[6]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln25_3_reg_2191[6]_i_12 
       (.I0(\t_2_reg_2014_reg[15]_0 [0]),
        .I1(\t_2_reg_2014_reg[15]_0 [1]),
        .I2(add_ln25_12_reg_2155[1]),
        .O(\trunc_ln25_3_reg_2191[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[6]_i_13 
       (.I0(\t_2_reg_2014_reg[15]_0 [0]),
        .I1(add_ln25_12_reg_2155[0]),
        .O(\trunc_ln25_3_reg_2191[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[6]_i_3 
       (.I0(sub_ln25_4_fu_1334_p2[6]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [7]),
        .O(\trunc_ln25_3_reg_2191[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[6]_i_4 
       (.I0(sub_ln25_4_fu_1334_p2[5]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [6]),
        .O(\trunc_ln25_3_reg_2191[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[6]_i_5 
       (.I0(sub_ln25_4_fu_1334_p2[4]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [5]),
        .O(\trunc_ln25_3_reg_2191[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln25_3_reg_2191[6]_i_6 
       (.I0(sub_ln25_4_fu_1334_p2[3]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [4]),
        .O(\trunc_ln25_3_reg_2191[6]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln25_3_reg_2191[6]_i_7 
       (.I0(add_ln25_12_reg_2155[2]),
        .I1(\t_2_reg_2014_reg[15]_0 [2]),
        .I2(P[0]),
        .O(\trunc_ln25_3_reg_2191[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln25_3_reg_2191[6]_i_8 
       (.I0(add_ln25_12_reg_2155[1]),
        .I1(\t_2_reg_2014_reg[15]_0 [1]),
        .O(\trunc_ln25_3_reg_2191[6]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln25_3_reg_2191[6]_i_9 
       (.I0(\t_2_reg_2014_reg[15]_0 [0]),
        .O(\trunc_ln25_3_reg_2191[6]_i_9_n_0 ));
  FDRE \trunc_ln25_3_reg_2191_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[2]),
        .Q(trunc_ln25_3_reg_2191[0]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[12]),
        .Q(trunc_ln25_3_reg_2191[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[10]_i_1 
       (.CI(\trunc_ln25_3_reg_2191_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln25_3_reg_2191_reg[10]_i_1_n_0 ,\trunc_ln25_3_reg_2191_reg[10]_i_1_n_1 ,\trunc_ln25_3_reg_2191_reg[10]_i_1_n_2 ,\trunc_ln25_3_reg_2191_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_4_fu_1334_p2[10:7]),
        .O(add_ln25_14_fu_1348_p2[12:9]),
        .S({\trunc_ln25_3_reg_2191[10]_i_3_n_0 ,\trunc_ln25_3_reg_2191[10]_i_4_n_0 ,\trunc_ln25_3_reg_2191[10]_i_5_n_0 ,\trunc_ln25_3_reg_2191[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[10]_i_2 
       (.CI(\trunc_ln25_3_reg_2191_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln25_3_reg_2191_reg[10]_i_2_n_0 ,\trunc_ln25_3_reg_2191_reg[10]_i_2_n_1 ,\trunc_ln25_3_reg_2191_reg[10]_i_2_n_2 ,\trunc_ln25_3_reg_2191_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln25_3_reg_2191[10]_i_7_n_0 ,\trunc_ln25_3_reg_2191[10]_i_8_n_0 ,\trunc_ln25_3_reg_2191[10]_i_9_n_0 ,\trunc_ln25_3_reg_2191[10]_i_10_n_0 }),
        .O(sub_ln25_4_fu_1334_p2[7:4]),
        .S({\trunc_ln25_3_reg_2191[10]_i_11_n_0 ,\trunc_ln25_3_reg_2191[10]_i_12_n_0 ,\trunc_ln25_3_reg_2191[10]_i_13_n_0 ,\trunc_ln25_3_reg_2191[10]_i_14_n_0 }));
  FDRE \trunc_ln25_3_reg_2191_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[13]),
        .Q(trunc_ln25_3_reg_2191[11]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[14]),
        .Q(trunc_ln25_3_reg_2191[12]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[15]),
        .Q(trunc_ln25_3_reg_2191[13]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[16]),
        .Q(trunc_ln25_3_reg_2191[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[14]_i_1 
       (.CI(\trunc_ln25_3_reg_2191_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln25_3_reg_2191_reg[14]_i_1_n_0 ,\trunc_ln25_3_reg_2191_reg[14]_i_1_n_1 ,\trunc_ln25_3_reg_2191_reg[14]_i_1_n_2 ,\trunc_ln25_3_reg_2191_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_4_fu_1334_p2[14:11]),
        .O(add_ln25_14_fu_1348_p2[16:13]),
        .S({\trunc_ln25_3_reg_2191[14]_i_3_n_0 ,\trunc_ln25_3_reg_2191[14]_i_4_n_0 ,\trunc_ln25_3_reg_2191[14]_i_5_n_0 ,\trunc_ln25_3_reg_2191[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[14]_i_2 
       (.CI(\trunc_ln25_3_reg_2191_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln25_3_reg_2191_reg[14]_i_2_n_0 ,\trunc_ln25_3_reg_2191_reg[14]_i_2_n_1 ,\trunc_ln25_3_reg_2191_reg[14]_i_2_n_2 ,\trunc_ln25_3_reg_2191_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln25_3_reg_2191[14]_i_7_n_0 ,\trunc_ln25_3_reg_2191[14]_i_8_n_0 ,\trunc_ln25_3_reg_2191[14]_i_9_n_0 ,\trunc_ln25_3_reg_2191[14]_i_10_n_0 }),
        .O(sub_ln25_4_fu_1334_p2[11:8]),
        .S({\trunc_ln25_3_reg_2191[14]_i_11_n_0 ,\trunc_ln25_3_reg_2191[14]_i_12_n_0 ,\trunc_ln25_3_reg_2191[14]_i_13_n_0 ,\trunc_ln25_3_reg_2191[14]_i_14_n_0 }));
  FDRE \trunc_ln25_3_reg_2191_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[17]),
        .Q(trunc_ln25_3_reg_2191[15]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[18]),
        .Q(trunc_ln25_3_reg_2191[16]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[19]),
        .Q(trunc_ln25_3_reg_2191[17]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[20]),
        .Q(trunc_ln25_3_reg_2191[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[18]_i_1 
       (.CI(\trunc_ln25_3_reg_2191_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln25_3_reg_2191_reg[18]_i_1_n_0 ,\trunc_ln25_3_reg_2191_reg[18]_i_1_n_1 ,\trunc_ln25_3_reg_2191_reg[18]_i_1_n_2 ,\trunc_ln25_3_reg_2191_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_4_fu_1334_p2[18:15]),
        .O(add_ln25_14_fu_1348_p2[20:17]),
        .S({\trunc_ln25_3_reg_2191[18]_i_3_n_0 ,\trunc_ln25_3_reg_2191[18]_i_4_n_0 ,\trunc_ln25_3_reg_2191[18]_i_5_n_0 ,\trunc_ln25_3_reg_2191[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[18]_i_2 
       (.CI(\trunc_ln25_3_reg_2191_reg[14]_i_2_n_0 ),
        .CO({\trunc_ln25_3_reg_2191_reg[18]_i_2_n_0 ,\trunc_ln25_3_reg_2191_reg[18]_i_2_n_1 ,\trunc_ln25_3_reg_2191_reg[18]_i_2_n_2 ,\trunc_ln25_3_reg_2191_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln25_3_reg_2191[18]_i_7_n_0 ,\trunc_ln25_3_reg_2191[18]_i_8_n_0 ,\trunc_ln25_3_reg_2191[18]_i_9_n_0 ,\trunc_ln25_3_reg_2191[18]_i_10_n_0 }),
        .O(sub_ln25_4_fu_1334_p2[15:12]),
        .S({\trunc_ln25_3_reg_2191[18]_i_11_n_0 ,\trunc_ln25_3_reg_2191[18]_i_12_n_0 ,\trunc_ln25_3_reg_2191[18]_i_13_n_0 ,\trunc_ln25_3_reg_2191[18]_i_14_n_0 }));
  FDRE \trunc_ln25_3_reg_2191_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[21]),
        .Q(trunc_ln25_3_reg_2191[19]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[3]),
        .Q(trunc_ln25_3_reg_2191[1]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[22]),
        .Q(trunc_ln25_3_reg_2191[20]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[23]),
        .Q(trunc_ln25_3_reg_2191[21]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[24]),
        .Q(trunc_ln25_3_reg_2191[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[22]_i_1 
       (.CI(\trunc_ln25_3_reg_2191_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln25_3_reg_2191_reg[22]_i_1_n_0 ,\trunc_ln25_3_reg_2191_reg[22]_i_1_n_1 ,\trunc_ln25_3_reg_2191_reg[22]_i_1_n_2 ,\trunc_ln25_3_reg_2191_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_4_fu_1334_p2[22:19]),
        .O(add_ln25_14_fu_1348_p2[24:21]),
        .S({\trunc_ln25_3_reg_2191[22]_i_3_n_0 ,\trunc_ln25_3_reg_2191[22]_i_4_n_0 ,\trunc_ln25_3_reg_2191[22]_i_5_n_0 ,\trunc_ln25_3_reg_2191[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[22]_i_2 
       (.CI(\trunc_ln25_3_reg_2191_reg[18]_i_2_n_0 ),
        .CO({\trunc_ln25_3_reg_2191_reg[22]_i_2_n_0 ,\trunc_ln25_3_reg_2191_reg[22]_i_2_n_1 ,\trunc_ln25_3_reg_2191_reg[22]_i_2_n_2 ,\trunc_ln25_3_reg_2191_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln25_3_reg_2191[22]_i_7_n_0 ,\trunc_ln25_3_reg_2191[22]_i_8_n_0 ,\trunc_ln25_3_reg_2191[22]_i_9_n_0 ,\trunc_ln25_3_reg_2191[22]_i_10_n_0 }),
        .O(sub_ln25_4_fu_1334_p2[19:16]),
        .S({\trunc_ln25_3_reg_2191[22]_i_11_n_0 ,\trunc_ln25_3_reg_2191[22]_i_12_n_0 ,\trunc_ln25_3_reg_2191[22]_i_13_n_0 ,\trunc_ln25_3_reg_2191[22]_i_14_n_0 }));
  FDRE \trunc_ln25_3_reg_2191_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[25]),
        .Q(trunc_ln25_3_reg_2191[23]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[26]),
        .Q(trunc_ln25_3_reg_2191[24]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[27]),
        .Q(trunc_ln25_3_reg_2191[25]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[28]),
        .Q(trunc_ln25_3_reg_2191[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[26]_i_1 
       (.CI(\trunc_ln25_3_reg_2191_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln25_3_reg_2191_reg[26]_i_1_n_0 ,\trunc_ln25_3_reg_2191_reg[26]_i_1_n_1 ,\trunc_ln25_3_reg_2191_reg[26]_i_1_n_2 ,\trunc_ln25_3_reg_2191_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_4_fu_1334_p2[26:23]),
        .O(add_ln25_14_fu_1348_p2[28:25]),
        .S({\trunc_ln25_3_reg_2191[26]_i_3_n_0 ,\trunc_ln25_3_reg_2191[26]_i_4_n_0 ,\trunc_ln25_3_reg_2191[26]_i_5_n_0 ,\trunc_ln25_3_reg_2191[26]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[26]_i_2 
       (.CI(\trunc_ln25_3_reg_2191_reg[22]_i_2_n_0 ),
        .CO({\trunc_ln25_3_reg_2191_reg[26]_i_2_n_0 ,\trunc_ln25_3_reg_2191_reg[26]_i_2_n_1 ,\trunc_ln25_3_reg_2191_reg[26]_i_2_n_2 ,\trunc_ln25_3_reg_2191_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({P[20:18],\trunc_ln25_3_reg_2191[26]_i_7_n_0 }),
        .O(sub_ln25_4_fu_1334_p2[23:20]),
        .S({\trunc_ln25_3_reg_2191[26]_i_8_n_0 ,\trunc_ln25_3_reg_2191[26]_i_9_n_0 ,\trunc_ln25_3_reg_2191[26]_i_10_n_0 ,\trunc_ln25_3_reg_2191[26]_i_11_n_0 }));
  FDRE \trunc_ln25_3_reg_2191_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[29]),
        .Q(trunc_ln25_3_reg_2191[27]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[30]),
        .Q(trunc_ln25_3_reg_2191[28]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[31]),
        .Q(trunc_ln25_3_reg_2191[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[29]_i_1 
       (.CI(\trunc_ln25_3_reg_2191_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln25_3_reg_2191_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln25_3_reg_2191_reg[29]_i_1_n_2 ,\trunc_ln25_3_reg_2191_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln25_4_fu_1334_p2[28:27]}),
        .O({\NLW_trunc_ln25_3_reg_2191_reg[29]_i_1_O_UNCONNECTED [3],add_ln25_14_fu_1348_p2[31:29]}),
        .S({1'b0,\trunc_ln25_3_reg_2191[29]_i_4_n_0 ,\trunc_ln25_3_reg_2191[29]_i_5_n_0 ,\trunc_ln25_3_reg_2191[29]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[29]_i_2 
       (.CI(\trunc_ln25_3_reg_2191_reg[29]_i_3_n_0 ),
        .CO({\NLW_trunc_ln25_3_reg_2191_reg[29]_i_2_CO_UNCONNECTED [3:1],\trunc_ln25_3_reg_2191_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,P[25]}),
        .O({\NLW_trunc_ln25_3_reg_2191_reg[29]_i_2_O_UNCONNECTED [3:2],sub_ln25_4_fu_1334_p2[29:28]}),
        .S({1'b0,1'b0,\trunc_ln25_3_reg_2191[29]_i_7_n_0 ,\trunc_ln25_3_reg_2191[29]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[29]_i_3 
       (.CI(\trunc_ln25_3_reg_2191_reg[26]_i_2_n_0 ),
        .CO({\trunc_ln25_3_reg_2191_reg[29]_i_3_n_0 ,\trunc_ln25_3_reg_2191_reg[29]_i_3_n_1 ,\trunc_ln25_3_reg_2191_reg[29]_i_3_n_2 ,\trunc_ln25_3_reg_2191_reg[29]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(P[24:21]),
        .O(sub_ln25_4_fu_1334_p2[27:24]),
        .S({\trunc_ln25_3_reg_2191[29]_i_9_n_0 ,\trunc_ln25_3_reg_2191[29]_i_10_n_0 ,\trunc_ln25_3_reg_2191[29]_i_11_n_0 ,\trunc_ln25_3_reg_2191[29]_i_12_n_0 }));
  FDRE \trunc_ln25_3_reg_2191_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[4]),
        .Q(trunc_ln25_3_reg_2191[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln25_3_reg_2191_reg[2]_i_1_n_0 ,\trunc_ln25_3_reg_2191_reg[2]_i_1_n_1 ,\trunc_ln25_3_reg_2191_reg[2]_i_1_n_2 ,\trunc_ln25_3_reg_2191_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln25_4_fu_1334_p2[2:0],1'b0}),
        .O({add_ln25_14_fu_1348_p2[4:2],\NLW_trunc_ln25_3_reg_2191_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln25_3_reg_2191[2]_i_2_n_0 ,\trunc_ln25_3_reg_2191[2]_i_3_n_0 ,\trunc_ln25_3_reg_2191[2]_i_4_n_0 ,\trunc_ln25_3_reg_2191_reg[29]_0 [0]}));
  FDRE \trunc_ln25_3_reg_2191_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[5]),
        .Q(trunc_ln25_3_reg_2191[3]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[6]),
        .Q(trunc_ln25_3_reg_2191[4]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[7]),
        .Q(trunc_ln25_3_reg_2191[5]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[8]),
        .Q(trunc_ln25_3_reg_2191[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[6]_i_1 
       (.CI(\trunc_ln25_3_reg_2191_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln25_3_reg_2191_reg[6]_i_1_n_0 ,\trunc_ln25_3_reg_2191_reg[6]_i_1_n_1 ,\trunc_ln25_3_reg_2191_reg[6]_i_1_n_2 ,\trunc_ln25_3_reg_2191_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_4_fu_1334_p2[6:3]),
        .O(add_ln25_14_fu_1348_p2[8:5]),
        .S({\trunc_ln25_3_reg_2191[6]_i_3_n_0 ,\trunc_ln25_3_reg_2191[6]_i_4_n_0 ,\trunc_ln25_3_reg_2191[6]_i_5_n_0 ,\trunc_ln25_3_reg_2191[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln25_3_reg_2191_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln25_3_reg_2191_reg[6]_i_2_n_0 ,\trunc_ln25_3_reg_2191_reg[6]_i_2_n_1 ,\trunc_ln25_3_reg_2191_reg[6]_i_2_n_2 ,\trunc_ln25_3_reg_2191_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln25_3_reg_2191[6]_i_7_n_0 ,\trunc_ln25_3_reg_2191[6]_i_8_n_0 ,\trunc_ln25_3_reg_2191[6]_i_9_n_0 ,\t_2_reg_2014_reg[15]_0 [0]}),
        .O(sub_ln25_4_fu_1334_p2[3:0]),
        .S({\trunc_ln25_3_reg_2191[6]_i_10_n_0 ,\trunc_ln25_3_reg_2191[6]_i_11_n_0 ,\trunc_ln25_3_reg_2191[6]_i_12_n_0 ,\trunc_ln25_3_reg_2191[6]_i_13_n_0 }));
  FDRE \trunc_ln25_3_reg_2191_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[9]),
        .Q(trunc_ln25_3_reg_2191[7]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[10]),
        .Q(trunc_ln25_3_reg_2191[8]),
        .R(1'b0));
  FDRE \trunc_ln25_3_reg_2191_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(add_ln25_14_fu_1348_p2[11]),
        .Q(trunc_ln25_3_reg_2191[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[10]_i_10 
       (.I0(mul_ln50_reg_2116_reg_n_102),
        .I1(phi_mul_fu_218_reg[3]),
        .I2(zext_ln140_cast_reg_1995_reg[3]),
        .O(\trunc_ln2_reg_2160[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_2160[10]_i_11 
       (.I0(zext_ln140_cast_reg_1995_reg[6]),
        .I1(phi_mul_fu_218_reg[6]),
        .I2(mul_ln50_reg_2116_reg_n_99),
        .I3(mul_ln50_reg_2116_reg_n_98),
        .I4(zext_ln140_cast_reg_1995_reg[7]),
        .I5(phi_mul_fu_218_reg[7]),
        .O(\trunc_ln2_reg_2160[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_2160[10]_i_12 
       (.I0(zext_ln140_cast_reg_1995_reg[5]),
        .I1(phi_mul_fu_218_reg[5]),
        .I2(mul_ln50_reg_2116_reg_n_100),
        .I3(mul_ln50_reg_2116_reg_n_99),
        .I4(zext_ln140_cast_reg_1995_reg[6]),
        .I5(phi_mul_fu_218_reg[6]),
        .O(\trunc_ln2_reg_2160[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_2160[10]_i_13 
       (.I0(zext_ln140_cast_reg_1995_reg[4]),
        .I1(phi_mul_fu_218_reg[4]),
        .I2(mul_ln50_reg_2116_reg_n_101),
        .I3(mul_ln50_reg_2116_reg_n_100),
        .I4(zext_ln140_cast_reg_1995_reg[5]),
        .I5(phi_mul_fu_218_reg[5]),
        .O(\trunc_ln2_reg_2160[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_2160[10]_i_14 
       (.I0(zext_ln140_cast_reg_1995_reg[3]),
        .I1(phi_mul_fu_218_reg[3]),
        .I2(mul_ln50_reg_2116_reg_n_102),
        .I3(mul_ln50_reg_2116_reg_n_101),
        .I4(zext_ln140_cast_reg_1995_reg[4]),
        .I5(phi_mul_fu_218_reg[4]),
        .O(\trunc_ln2_reg_2160[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[10]_i_3 
       (.I0(sub_ln58_fu_1113_p20_out[10]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [11]),
        .O(\trunc_ln2_reg_2160[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[10]_i_4 
       (.I0(sub_ln58_fu_1113_p20_out[9]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [10]),
        .O(\trunc_ln2_reg_2160[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[10]_i_5 
       (.I0(sub_ln58_fu_1113_p20_out[8]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [9]),
        .O(\trunc_ln2_reg_2160[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[10]_i_6 
       (.I0(sub_ln58_fu_1113_p20_out[7]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [8]),
        .O(\trunc_ln2_reg_2160[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[10]_i_7 
       (.I0(mul_ln50_reg_2116_reg_n_99),
        .I1(phi_mul_fu_218_reg[6]),
        .I2(zext_ln140_cast_reg_1995_reg[6]),
        .O(\trunc_ln2_reg_2160[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[10]_i_8 
       (.I0(mul_ln50_reg_2116_reg_n_100),
        .I1(phi_mul_fu_218_reg[5]),
        .I2(zext_ln140_cast_reg_1995_reg[5]),
        .O(\trunc_ln2_reg_2160[10]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[10]_i_9 
       (.I0(mul_ln50_reg_2116_reg_n_101),
        .I1(phi_mul_fu_218_reg[4]),
        .I2(zext_ln140_cast_reg_1995_reg[4]),
        .O(\trunc_ln2_reg_2160[10]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[14]_i_10 
       (.I0(mul_ln50_reg_2116_reg_n_98),
        .I1(phi_mul_fu_218_reg[7]),
        .I2(zext_ln140_cast_reg_1995_reg[7]),
        .O(\trunc_ln2_reg_2160[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_2160[14]_i_11 
       (.I0(zext_ln140_cast_reg_1995_reg[10]),
        .I1(phi_mul_fu_218_reg[10]),
        .I2(mul_ln50_reg_2116_reg_n_95),
        .I3(mul_ln50_reg_2116_reg_n_94),
        .I4(zext_ln140_cast_reg_1995_reg[11]),
        .I5(phi_mul_fu_218_reg[11]),
        .O(\trunc_ln2_reg_2160[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_2160[14]_i_12 
       (.I0(zext_ln140_cast_reg_1995_reg[9]),
        .I1(phi_mul_fu_218_reg[9]),
        .I2(mul_ln50_reg_2116_reg_n_96),
        .I3(mul_ln50_reg_2116_reg_n_95),
        .I4(zext_ln140_cast_reg_1995_reg[10]),
        .I5(phi_mul_fu_218_reg[10]),
        .O(\trunc_ln2_reg_2160[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_2160[14]_i_13 
       (.I0(zext_ln140_cast_reg_1995_reg[8]),
        .I1(phi_mul_fu_218_reg[8]),
        .I2(mul_ln50_reg_2116_reg_n_97),
        .I3(mul_ln50_reg_2116_reg_n_96),
        .I4(zext_ln140_cast_reg_1995_reg[9]),
        .I5(phi_mul_fu_218_reg[9]),
        .O(\trunc_ln2_reg_2160[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_2160[14]_i_14 
       (.I0(zext_ln140_cast_reg_1995_reg[7]),
        .I1(phi_mul_fu_218_reg[7]),
        .I2(mul_ln50_reg_2116_reg_n_98),
        .I3(mul_ln50_reg_2116_reg_n_97),
        .I4(zext_ln140_cast_reg_1995_reg[8]),
        .I5(phi_mul_fu_218_reg[8]),
        .O(\trunc_ln2_reg_2160[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[14]_i_3 
       (.I0(sub_ln58_fu_1113_p20_out[14]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [15]),
        .O(\trunc_ln2_reg_2160[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[14]_i_4 
       (.I0(sub_ln58_fu_1113_p20_out[13]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [14]),
        .O(\trunc_ln2_reg_2160[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[14]_i_5 
       (.I0(sub_ln58_fu_1113_p20_out[12]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [13]),
        .O(\trunc_ln2_reg_2160[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[14]_i_6 
       (.I0(sub_ln58_fu_1113_p20_out[11]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [12]),
        .O(\trunc_ln2_reg_2160[14]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[14]_i_7 
       (.I0(mul_ln50_reg_2116_reg_n_95),
        .I1(phi_mul_fu_218_reg[10]),
        .I2(zext_ln140_cast_reg_1995_reg[10]),
        .O(\trunc_ln2_reg_2160[14]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[14]_i_8 
       (.I0(mul_ln50_reg_2116_reg_n_96),
        .I1(phi_mul_fu_218_reg[9]),
        .I2(zext_ln140_cast_reg_1995_reg[9]),
        .O(\trunc_ln2_reg_2160[14]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[14]_i_9 
       (.I0(mul_ln50_reg_2116_reg_n_97),
        .I1(phi_mul_fu_218_reg[8]),
        .I2(zext_ln140_cast_reg_1995_reg[8]),
        .O(\trunc_ln2_reg_2160[14]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[18]_i_10 
       (.I0(mul_ln50_reg_2116_reg_n_94),
        .I1(phi_mul_fu_218_reg[11]),
        .I2(zext_ln140_cast_reg_1995_reg[11]),
        .O(\trunc_ln2_reg_2160[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_2160[18]_i_11 
       (.I0(zext_ln140_cast_reg_1995_reg[14]),
        .I1(phi_mul_fu_218_reg[14]),
        .I2(mul_ln50_reg_2116_reg_n_91),
        .I3(mul_ln50_reg_2116_reg_n_90),
        .I4(zext_ln140_cast_reg_1995_reg[15]),
        .I5(phi_mul_fu_218_reg[15]),
        .O(\trunc_ln2_reg_2160[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_2160[18]_i_12 
       (.I0(zext_ln140_cast_reg_1995_reg[13]),
        .I1(phi_mul_fu_218_reg[13]),
        .I2(mul_ln50_reg_2116_reg_n_92),
        .I3(mul_ln50_reg_2116_reg_n_91),
        .I4(zext_ln140_cast_reg_1995_reg[14]),
        .I5(phi_mul_fu_218_reg[14]),
        .O(\trunc_ln2_reg_2160[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_2160[18]_i_13 
       (.I0(zext_ln140_cast_reg_1995_reg[12]),
        .I1(phi_mul_fu_218_reg[12]),
        .I2(mul_ln50_reg_2116_reg_n_93),
        .I3(mul_ln50_reg_2116_reg_n_92),
        .I4(zext_ln140_cast_reg_1995_reg[13]),
        .I5(phi_mul_fu_218_reg[13]),
        .O(\trunc_ln2_reg_2160[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_2160[18]_i_14 
       (.I0(zext_ln140_cast_reg_1995_reg[11]),
        .I1(phi_mul_fu_218_reg[11]),
        .I2(mul_ln50_reg_2116_reg_n_94),
        .I3(mul_ln50_reg_2116_reg_n_93),
        .I4(zext_ln140_cast_reg_1995_reg[12]),
        .I5(phi_mul_fu_218_reg[12]),
        .O(\trunc_ln2_reg_2160[18]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[18]_i_3 
       (.I0(sub_ln58_fu_1113_p20_out[18]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [19]),
        .O(\trunc_ln2_reg_2160[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[18]_i_4 
       (.I0(sub_ln58_fu_1113_p20_out[17]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [18]),
        .O(\trunc_ln2_reg_2160[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[18]_i_5 
       (.I0(sub_ln58_fu_1113_p20_out[16]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [17]),
        .O(\trunc_ln2_reg_2160[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[18]_i_6 
       (.I0(sub_ln58_fu_1113_p20_out[15]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [16]),
        .O(\trunc_ln2_reg_2160[18]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[18]_i_7 
       (.I0(mul_ln50_reg_2116_reg_n_91),
        .I1(phi_mul_fu_218_reg[14]),
        .I2(zext_ln140_cast_reg_1995_reg[14]),
        .O(\trunc_ln2_reg_2160[18]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[18]_i_8 
       (.I0(mul_ln50_reg_2116_reg_n_92),
        .I1(phi_mul_fu_218_reg[13]),
        .I2(zext_ln140_cast_reg_1995_reg[13]),
        .O(\trunc_ln2_reg_2160[18]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[18]_i_9 
       (.I0(mul_ln50_reg_2116_reg_n_93),
        .I1(phi_mul_fu_218_reg[12]),
        .I2(zext_ln140_cast_reg_1995_reg[12]),
        .O(\trunc_ln2_reg_2160[18]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[22]_i_10 
       (.I0(mul_ln50_reg_2116_reg_n_90),
        .I1(phi_mul_fu_218_reg[15]),
        .I2(zext_ln140_cast_reg_1995_reg[15]),
        .O(\trunc_ln2_reg_2160[22]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_2160[22]_i_11 
       (.I0(phi_mul_fu_218_reg[18]),
        .I1(mul_ln50_reg_2116_reg_n_87),
        .I2(phi_mul_fu_218_reg[19]),
        .I3(mul_ln50_reg_2116_reg_n_86),
        .O(\trunc_ln2_reg_2160[22]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_2160[22]_i_12 
       (.I0(phi_mul_fu_218_reg[17]),
        .I1(mul_ln50_reg_2116_reg_n_88),
        .I2(phi_mul_fu_218_reg[18]),
        .I3(mul_ln50_reg_2116_reg_n_87),
        .O(\trunc_ln2_reg_2160[22]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_2160[22]_i_13 
       (.I0(phi_mul_fu_218_reg[16]),
        .I1(mul_ln50_reg_2116_reg_n_89),
        .I2(phi_mul_fu_218_reg[17]),
        .I3(mul_ln50_reg_2116_reg_n_88),
        .O(\trunc_ln2_reg_2160[22]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln2_reg_2160[22]_i_14 
       (.I0(zext_ln140_cast_reg_1995_reg[15]),
        .I1(phi_mul_fu_218_reg[15]),
        .I2(mul_ln50_reg_2116_reg_n_90),
        .I3(phi_mul_fu_218_reg[16]),
        .I4(mul_ln50_reg_2116_reg_n_89),
        .O(\trunc_ln2_reg_2160[22]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[22]_i_3 
       (.I0(sub_ln58_fu_1113_p20_out[22]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [23]),
        .O(\trunc_ln2_reg_2160[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[22]_i_4 
       (.I0(sub_ln58_fu_1113_p20_out[21]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [22]),
        .O(\trunc_ln2_reg_2160[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[22]_i_5 
       (.I0(sub_ln58_fu_1113_p20_out[20]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [21]),
        .O(\trunc_ln2_reg_2160[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[22]_i_6 
       (.I0(sub_ln58_fu_1113_p20_out[19]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [20]),
        .O(\trunc_ln2_reg_2160[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_2160[22]_i_7 
       (.I0(mul_ln50_reg_2116_reg_n_87),
        .I1(phi_mul_fu_218_reg[18]),
        .O(\trunc_ln2_reg_2160[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_2160[22]_i_8 
       (.I0(mul_ln50_reg_2116_reg_n_88),
        .I1(phi_mul_fu_218_reg[17]),
        .O(\trunc_ln2_reg_2160[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_2160[22]_i_9 
       (.I0(mul_ln50_reg_2116_reg_n_89),
        .I1(phi_mul_fu_218_reg[16]),
        .O(\trunc_ln2_reg_2160[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_2160[26]_i_10 
       (.I0(mul_ln50_reg_2116_reg_n_86),
        .I1(phi_mul_fu_218_reg[19]),
        .O(\trunc_ln2_reg_2160[26]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_2160[26]_i_11 
       (.I0(phi_mul_fu_218_reg[22]),
        .I1(mul_ln50_reg_2116_reg_n_83),
        .I2(phi_mul_fu_218_reg[23]),
        .I3(mul_ln50_reg_2116_reg_n_82),
        .O(\trunc_ln2_reg_2160[26]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_2160[26]_i_12 
       (.I0(phi_mul_fu_218_reg[21]),
        .I1(mul_ln50_reg_2116_reg_n_84),
        .I2(phi_mul_fu_218_reg[22]),
        .I3(mul_ln50_reg_2116_reg_n_83),
        .O(\trunc_ln2_reg_2160[26]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_2160[26]_i_13 
       (.I0(phi_mul_fu_218_reg[20]),
        .I1(mul_ln50_reg_2116_reg_n_85),
        .I2(phi_mul_fu_218_reg[21]),
        .I3(mul_ln50_reg_2116_reg_n_84),
        .O(\trunc_ln2_reg_2160[26]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_2160[26]_i_14 
       (.I0(phi_mul_fu_218_reg[19]),
        .I1(mul_ln50_reg_2116_reg_n_86),
        .I2(phi_mul_fu_218_reg[20]),
        .I3(mul_ln50_reg_2116_reg_n_85),
        .O(\trunc_ln2_reg_2160[26]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[26]_i_3 
       (.I0(sub_ln58_fu_1113_p20_out[26]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [27]),
        .O(\trunc_ln2_reg_2160[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[26]_i_4 
       (.I0(sub_ln58_fu_1113_p20_out[25]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [26]),
        .O(\trunc_ln2_reg_2160[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[26]_i_5 
       (.I0(sub_ln58_fu_1113_p20_out[24]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [25]),
        .O(\trunc_ln2_reg_2160[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[26]_i_6 
       (.I0(sub_ln58_fu_1113_p20_out[23]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [24]),
        .O(\trunc_ln2_reg_2160[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_2160[26]_i_7 
       (.I0(mul_ln50_reg_2116_reg_n_83),
        .I1(phi_mul_fu_218_reg[22]),
        .O(\trunc_ln2_reg_2160[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_2160[26]_i_8 
       (.I0(mul_ln50_reg_2116_reg_n_84),
        .I1(phi_mul_fu_218_reg[21]),
        .O(\trunc_ln2_reg_2160[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_2160[26]_i_9 
       (.I0(mul_ln50_reg_2116_reg_n_85),
        .I1(phi_mul_fu_218_reg[20]),
        .O(\trunc_ln2_reg_2160[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_2160[29]_i_10 
       (.I0(mul_ln50_reg_2116_reg_n_79),
        .I1(phi_mul_fu_218_reg[26]),
        .O(\trunc_ln2_reg_2160[29]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_2160[29]_i_11 
       (.I0(mul_ln50_reg_2116_reg_n_80),
        .I1(phi_mul_fu_218_reg[25]),
        .O(\trunc_ln2_reg_2160[29]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_2160[29]_i_12 
       (.I0(mul_ln50_reg_2116_reg_n_81),
        .I1(phi_mul_fu_218_reg[24]),
        .O(\trunc_ln2_reg_2160[29]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_2160[29]_i_13 
       (.I0(mul_ln50_reg_2116_reg_n_82),
        .I1(phi_mul_fu_218_reg[23]),
        .O(\trunc_ln2_reg_2160[29]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_2160[29]_i_14 
       (.I0(phi_mul_fu_218_reg[26]),
        .I1(mul_ln50_reg_2116_reg_n_79),
        .I2(phi_mul_fu_218_reg[27]),
        .I3(mul_ln50_reg_2116_reg_n_78),
        .O(\trunc_ln2_reg_2160[29]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_2160[29]_i_15 
       (.I0(phi_mul_fu_218_reg[25]),
        .I1(mul_ln50_reg_2116_reg_n_80),
        .I2(phi_mul_fu_218_reg[26]),
        .I3(mul_ln50_reg_2116_reg_n_79),
        .O(\trunc_ln2_reg_2160[29]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_2160[29]_i_16 
       (.I0(phi_mul_fu_218_reg[24]),
        .I1(mul_ln50_reg_2116_reg_n_81),
        .I2(phi_mul_fu_218_reg[25]),
        .I3(mul_ln50_reg_2116_reg_n_80),
        .O(\trunc_ln2_reg_2160[29]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_2160[29]_i_17 
       (.I0(phi_mul_fu_218_reg[23]),
        .I1(mul_ln50_reg_2116_reg_n_82),
        .I2(phi_mul_fu_218_reg[24]),
        .I3(mul_ln50_reg_2116_reg_n_81),
        .O(\trunc_ln2_reg_2160[29]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[29]_i_4 
       (.I0(sub_ln58_fu_1113_p20_out[29]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [30]),
        .O(\trunc_ln2_reg_2160[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[29]_i_5 
       (.I0(sub_ln58_fu_1113_p20_out[28]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [29]),
        .O(\trunc_ln2_reg_2160[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[29]_i_6 
       (.I0(sub_ln58_fu_1113_p20_out[27]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [28]),
        .O(\trunc_ln2_reg_2160[29]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_2160[29]_i_7 
       (.I0(mul_ln50_reg_2116_reg_n_78),
        .I1(phi_mul_fu_218_reg[27]),
        .O(\trunc_ln2_reg_2160[29]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \trunc_ln2_reg_2160[29]_i_8 
       (.I0(mul_ln50_reg_2116_reg_n_77),
        .I1(phi_mul_fu_218_reg[28]),
        .I2(phi_mul_fu_218_reg[29]),
        .I3(mul_ln50_reg_2116_reg_n_76),
        .O(\trunc_ln2_reg_2160[29]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \trunc_ln2_reg_2160[29]_i_9 
       (.I0(phi_mul_fu_218_reg[27]),
        .I1(mul_ln50_reg_2116_reg_n_78),
        .I2(phi_mul_fu_218_reg[28]),
        .I3(mul_ln50_reg_2116_reg_n_77),
        .O(\trunc_ln2_reg_2160[29]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[2]_i_2 
       (.I0(sub_ln58_fu_1113_p20_out[2]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [3]),
        .O(\trunc_ln2_reg_2160[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[2]_i_3 
       (.I0(sub_ln58_fu_1113_p20_out[1]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [2]),
        .O(\trunc_ln2_reg_2160[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[2]_i_4 
       (.I0(sub_ln58_fu_1113_p20_out[0]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [1]),
        .O(\trunc_ln2_reg_2160[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln2_reg_2160[6]_i_10 
       (.I0(zext_ln140_cast_reg_1995_reg[2]),
        .I1(phi_mul_fu_218_reg[2]),
        .I2(mul_ln50_reg_2116_reg_n_103),
        .I3(mul_ln50_reg_2116_reg_n_102),
        .I4(zext_ln140_cast_reg_1995_reg[3]),
        .I5(phi_mul_fu_218_reg[3]),
        .O(\trunc_ln2_reg_2160[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \trunc_ln2_reg_2160[6]_i_11 
       (.I0(phi_mul_fu_218_reg[1]),
        .I1(mul_ln50_reg_2116_reg_n_104),
        .I2(mul_ln50_reg_2116_reg_n_103),
        .I3(zext_ln140_cast_reg_1995_reg[2]),
        .I4(phi_mul_fu_218_reg[2]),
        .O(\trunc_ln2_reg_2160[6]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_2160[6]_i_12 
       (.I0(phi_mul_fu_218_reg[0]),
        .I1(phi_mul_fu_218_reg[1]),
        .I2(mul_ln50_reg_2116_reg_n_104),
        .O(\trunc_ln2_reg_2160[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[6]_i_13 
       (.I0(phi_mul_fu_218_reg[0]),
        .I1(mul_ln50_reg_2116_reg_n_105),
        .O(\trunc_ln2_reg_2160[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[6]_i_3 
       (.I0(sub_ln58_fu_1113_p20_out[6]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [7]),
        .O(\trunc_ln2_reg_2160[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[6]_i_4 
       (.I0(sub_ln58_fu_1113_p20_out[5]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [6]),
        .O(\trunc_ln2_reg_2160[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[6]_i_5 
       (.I0(sub_ln58_fu_1113_p20_out[4]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [5]),
        .O(\trunc_ln2_reg_2160[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2160[6]_i_6 
       (.I0(sub_ln58_fu_1113_p20_out[3]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [4]),
        .O(\trunc_ln2_reg_2160[6]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln2_reg_2160[6]_i_7 
       (.I0(mul_ln50_reg_2116_reg_n_103),
        .I1(phi_mul_fu_218_reg[2]),
        .I2(zext_ln140_cast_reg_1995_reg[2]),
        .O(\trunc_ln2_reg_2160[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln2_reg_2160[6]_i_8 
       (.I0(mul_ln50_reg_2116_reg_n_104),
        .I1(phi_mul_fu_218_reg[1]),
        .O(\trunc_ln2_reg_2160[6]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_2160[6]_i_9 
       (.I0(phi_mul_fu_218_reg[0]),
        .O(\trunc_ln2_reg_2160[6]_i_9_n_0 ));
  FDRE \trunc_ln2_reg_2160_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[2]),
        .Q(trunc_ln2_reg_2160[0]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[12]),
        .Q(trunc_ln2_reg_2160[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[10]_i_1 
       (.CI(\trunc_ln2_reg_2160_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_2160_reg[10]_i_1_n_0 ,\trunc_ln2_reg_2160_reg[10]_i_1_n_1 ,\trunc_ln2_reg_2160_reg[10]_i_1_n_2 ,\trunc_ln2_reg_2160_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_fu_1113_p20_out[10:7]),
        .O(add_ln58_fu_1127_p2[12:9]),
        .S({\trunc_ln2_reg_2160[10]_i_3_n_0 ,\trunc_ln2_reg_2160[10]_i_4_n_0 ,\trunc_ln2_reg_2160[10]_i_5_n_0 ,\trunc_ln2_reg_2160[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[10]_i_2 
       (.CI(\trunc_ln2_reg_2160_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln2_reg_2160_reg[10]_i_2_n_0 ,\trunc_ln2_reg_2160_reg[10]_i_2_n_1 ,\trunc_ln2_reg_2160_reg[10]_i_2_n_2 ,\trunc_ln2_reg_2160_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln2_reg_2160[10]_i_7_n_0 ,\trunc_ln2_reg_2160[10]_i_8_n_0 ,\trunc_ln2_reg_2160[10]_i_9_n_0 ,\trunc_ln2_reg_2160[10]_i_10_n_0 }),
        .O(sub_ln58_fu_1113_p20_out[7:4]),
        .S({\trunc_ln2_reg_2160[10]_i_11_n_0 ,\trunc_ln2_reg_2160[10]_i_12_n_0 ,\trunc_ln2_reg_2160[10]_i_13_n_0 ,\trunc_ln2_reg_2160[10]_i_14_n_0 }));
  FDRE \trunc_ln2_reg_2160_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[13]),
        .Q(trunc_ln2_reg_2160[11]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[14]),
        .Q(trunc_ln2_reg_2160[12]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[15]),
        .Q(trunc_ln2_reg_2160[13]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[16]),
        .Q(trunc_ln2_reg_2160[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[14]_i_1 
       (.CI(\trunc_ln2_reg_2160_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_2160_reg[14]_i_1_n_0 ,\trunc_ln2_reg_2160_reg[14]_i_1_n_1 ,\trunc_ln2_reg_2160_reg[14]_i_1_n_2 ,\trunc_ln2_reg_2160_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_fu_1113_p20_out[14:11]),
        .O(add_ln58_fu_1127_p2[16:13]),
        .S({\trunc_ln2_reg_2160[14]_i_3_n_0 ,\trunc_ln2_reg_2160[14]_i_4_n_0 ,\trunc_ln2_reg_2160[14]_i_5_n_0 ,\trunc_ln2_reg_2160[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[14]_i_2 
       (.CI(\trunc_ln2_reg_2160_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln2_reg_2160_reg[14]_i_2_n_0 ,\trunc_ln2_reg_2160_reg[14]_i_2_n_1 ,\trunc_ln2_reg_2160_reg[14]_i_2_n_2 ,\trunc_ln2_reg_2160_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln2_reg_2160[14]_i_7_n_0 ,\trunc_ln2_reg_2160[14]_i_8_n_0 ,\trunc_ln2_reg_2160[14]_i_9_n_0 ,\trunc_ln2_reg_2160[14]_i_10_n_0 }),
        .O(sub_ln58_fu_1113_p20_out[11:8]),
        .S({\trunc_ln2_reg_2160[14]_i_11_n_0 ,\trunc_ln2_reg_2160[14]_i_12_n_0 ,\trunc_ln2_reg_2160[14]_i_13_n_0 ,\trunc_ln2_reg_2160[14]_i_14_n_0 }));
  FDRE \trunc_ln2_reg_2160_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[17]),
        .Q(trunc_ln2_reg_2160[15]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[18]),
        .Q(trunc_ln2_reg_2160[16]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[19]),
        .Q(trunc_ln2_reg_2160[17]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[20]),
        .Q(trunc_ln2_reg_2160[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[18]_i_1 
       (.CI(\trunc_ln2_reg_2160_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_2160_reg[18]_i_1_n_0 ,\trunc_ln2_reg_2160_reg[18]_i_1_n_1 ,\trunc_ln2_reg_2160_reg[18]_i_1_n_2 ,\trunc_ln2_reg_2160_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_fu_1113_p20_out[18:15]),
        .O(add_ln58_fu_1127_p2[20:17]),
        .S({\trunc_ln2_reg_2160[18]_i_3_n_0 ,\trunc_ln2_reg_2160[18]_i_4_n_0 ,\trunc_ln2_reg_2160[18]_i_5_n_0 ,\trunc_ln2_reg_2160[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[18]_i_2 
       (.CI(\trunc_ln2_reg_2160_reg[14]_i_2_n_0 ),
        .CO({\trunc_ln2_reg_2160_reg[18]_i_2_n_0 ,\trunc_ln2_reg_2160_reg[18]_i_2_n_1 ,\trunc_ln2_reg_2160_reg[18]_i_2_n_2 ,\trunc_ln2_reg_2160_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln2_reg_2160[18]_i_7_n_0 ,\trunc_ln2_reg_2160[18]_i_8_n_0 ,\trunc_ln2_reg_2160[18]_i_9_n_0 ,\trunc_ln2_reg_2160[18]_i_10_n_0 }),
        .O(sub_ln58_fu_1113_p20_out[15:12]),
        .S({\trunc_ln2_reg_2160[18]_i_11_n_0 ,\trunc_ln2_reg_2160[18]_i_12_n_0 ,\trunc_ln2_reg_2160[18]_i_13_n_0 ,\trunc_ln2_reg_2160[18]_i_14_n_0 }));
  FDRE \trunc_ln2_reg_2160_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[21]),
        .Q(trunc_ln2_reg_2160[19]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[3]),
        .Q(trunc_ln2_reg_2160[1]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[22]),
        .Q(trunc_ln2_reg_2160[20]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[23]),
        .Q(trunc_ln2_reg_2160[21]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[24]),
        .Q(trunc_ln2_reg_2160[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[22]_i_1 
       (.CI(\trunc_ln2_reg_2160_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_2160_reg[22]_i_1_n_0 ,\trunc_ln2_reg_2160_reg[22]_i_1_n_1 ,\trunc_ln2_reg_2160_reg[22]_i_1_n_2 ,\trunc_ln2_reg_2160_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_fu_1113_p20_out[22:19]),
        .O(add_ln58_fu_1127_p2[24:21]),
        .S({\trunc_ln2_reg_2160[22]_i_3_n_0 ,\trunc_ln2_reg_2160[22]_i_4_n_0 ,\trunc_ln2_reg_2160[22]_i_5_n_0 ,\trunc_ln2_reg_2160[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[22]_i_2 
       (.CI(\trunc_ln2_reg_2160_reg[18]_i_2_n_0 ),
        .CO({\trunc_ln2_reg_2160_reg[22]_i_2_n_0 ,\trunc_ln2_reg_2160_reg[22]_i_2_n_1 ,\trunc_ln2_reg_2160_reg[22]_i_2_n_2 ,\trunc_ln2_reg_2160_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln2_reg_2160[22]_i_7_n_0 ,\trunc_ln2_reg_2160[22]_i_8_n_0 ,\trunc_ln2_reg_2160[22]_i_9_n_0 ,\trunc_ln2_reg_2160[22]_i_10_n_0 }),
        .O(sub_ln58_fu_1113_p20_out[19:16]),
        .S({\trunc_ln2_reg_2160[22]_i_11_n_0 ,\trunc_ln2_reg_2160[22]_i_12_n_0 ,\trunc_ln2_reg_2160[22]_i_13_n_0 ,\trunc_ln2_reg_2160[22]_i_14_n_0 }));
  FDRE \trunc_ln2_reg_2160_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[25]),
        .Q(trunc_ln2_reg_2160[23]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[26]),
        .Q(trunc_ln2_reg_2160[24]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[27]),
        .Q(trunc_ln2_reg_2160[25]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[28]),
        .Q(trunc_ln2_reg_2160[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[26]_i_1 
       (.CI(\trunc_ln2_reg_2160_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_2160_reg[26]_i_1_n_0 ,\trunc_ln2_reg_2160_reg[26]_i_1_n_1 ,\trunc_ln2_reg_2160_reg[26]_i_1_n_2 ,\trunc_ln2_reg_2160_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_fu_1113_p20_out[26:23]),
        .O(add_ln58_fu_1127_p2[28:25]),
        .S({\trunc_ln2_reg_2160[26]_i_3_n_0 ,\trunc_ln2_reg_2160[26]_i_4_n_0 ,\trunc_ln2_reg_2160[26]_i_5_n_0 ,\trunc_ln2_reg_2160[26]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[26]_i_2 
       (.CI(\trunc_ln2_reg_2160_reg[22]_i_2_n_0 ),
        .CO({\trunc_ln2_reg_2160_reg[26]_i_2_n_0 ,\trunc_ln2_reg_2160_reg[26]_i_2_n_1 ,\trunc_ln2_reg_2160_reg[26]_i_2_n_2 ,\trunc_ln2_reg_2160_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln2_reg_2160[26]_i_7_n_0 ,\trunc_ln2_reg_2160[26]_i_8_n_0 ,\trunc_ln2_reg_2160[26]_i_9_n_0 ,\trunc_ln2_reg_2160[26]_i_10_n_0 }),
        .O(sub_ln58_fu_1113_p20_out[23:20]),
        .S({\trunc_ln2_reg_2160[26]_i_11_n_0 ,\trunc_ln2_reg_2160[26]_i_12_n_0 ,\trunc_ln2_reg_2160[26]_i_13_n_0 ,\trunc_ln2_reg_2160[26]_i_14_n_0 }));
  FDRE \trunc_ln2_reg_2160_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[29]),
        .Q(trunc_ln2_reg_2160[27]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[30]),
        .Q(trunc_ln2_reg_2160[28]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[31]),
        .Q(trunc_ln2_reg_2160[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[29]_i_1 
       (.CI(\trunc_ln2_reg_2160_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln2_reg_2160_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln2_reg_2160_reg[29]_i_1_n_2 ,\trunc_ln2_reg_2160_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln58_fu_1113_p20_out[28:27]}),
        .O({\NLW_trunc_ln2_reg_2160_reg[29]_i_1_O_UNCONNECTED [3],add_ln58_fu_1127_p2[31:29]}),
        .S({1'b0,\trunc_ln2_reg_2160[29]_i_4_n_0 ,\trunc_ln2_reg_2160[29]_i_5_n_0 ,\trunc_ln2_reg_2160[29]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[29]_i_2 
       (.CI(\trunc_ln2_reg_2160_reg[29]_i_3_n_0 ),
        .CO({\NLW_trunc_ln2_reg_2160_reg[29]_i_2_CO_UNCONNECTED [3:1],\trunc_ln2_reg_2160_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln2_reg_2160[29]_i_7_n_0 }),
        .O({\NLW_trunc_ln2_reg_2160_reg[29]_i_2_O_UNCONNECTED [3:2],sub_ln58_fu_1113_p20_out[29:28]}),
        .S({1'b0,1'b0,\trunc_ln2_reg_2160[29]_i_8_n_0 ,\trunc_ln2_reg_2160[29]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[29]_i_3 
       (.CI(\trunc_ln2_reg_2160_reg[26]_i_2_n_0 ),
        .CO({\trunc_ln2_reg_2160_reg[29]_i_3_n_0 ,\trunc_ln2_reg_2160_reg[29]_i_3_n_1 ,\trunc_ln2_reg_2160_reg[29]_i_3_n_2 ,\trunc_ln2_reg_2160_reg[29]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln2_reg_2160[29]_i_10_n_0 ,\trunc_ln2_reg_2160[29]_i_11_n_0 ,\trunc_ln2_reg_2160[29]_i_12_n_0 ,\trunc_ln2_reg_2160[29]_i_13_n_0 }),
        .O(sub_ln58_fu_1113_p20_out[27:24]),
        .S({\trunc_ln2_reg_2160[29]_i_14_n_0 ,\trunc_ln2_reg_2160[29]_i_15_n_0 ,\trunc_ln2_reg_2160[29]_i_16_n_0 ,\trunc_ln2_reg_2160[29]_i_17_n_0 }));
  FDRE \trunc_ln2_reg_2160_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[4]),
        .Q(trunc_ln2_reg_2160[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln2_reg_2160_reg[2]_i_1_n_0 ,\trunc_ln2_reg_2160_reg[2]_i_1_n_1 ,\trunc_ln2_reg_2160_reg[2]_i_1_n_2 ,\trunc_ln2_reg_2160_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln58_fu_1113_p20_out[2:0],1'b0}),
        .O({add_ln58_fu_1127_p2[4:2],\NLW_trunc_ln2_reg_2160_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln2_reg_2160[2]_i_2_n_0 ,\trunc_ln2_reg_2160[2]_i_3_n_0 ,\trunc_ln2_reg_2160[2]_i_4_n_0 ,\trunc_ln58_3_reg_2175_reg[29]_0 [0]}));
  FDRE \trunc_ln2_reg_2160_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[5]),
        .Q(trunc_ln2_reg_2160[3]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[6]),
        .Q(trunc_ln2_reg_2160[4]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[7]),
        .Q(trunc_ln2_reg_2160[5]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[8]),
        .Q(trunc_ln2_reg_2160[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[6]_i_1 
       (.CI(\trunc_ln2_reg_2160_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_2160_reg[6]_i_1_n_0 ,\trunc_ln2_reg_2160_reg[6]_i_1_n_1 ,\trunc_ln2_reg_2160_reg[6]_i_1_n_2 ,\trunc_ln2_reg_2160_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_fu_1113_p20_out[6:3]),
        .O(add_ln58_fu_1127_p2[8:5]),
        .S({\trunc_ln2_reg_2160[6]_i_3_n_0 ,\trunc_ln2_reg_2160[6]_i_4_n_0 ,\trunc_ln2_reg_2160[6]_i_5_n_0 ,\trunc_ln2_reg_2160[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2160_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln2_reg_2160_reg[6]_i_2_n_0 ,\trunc_ln2_reg_2160_reg[6]_i_2_n_1 ,\trunc_ln2_reg_2160_reg[6]_i_2_n_2 ,\trunc_ln2_reg_2160_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln2_reg_2160[6]_i_7_n_0 ,\trunc_ln2_reg_2160[6]_i_8_n_0 ,\trunc_ln2_reg_2160[6]_i_9_n_0 ,phi_mul_fu_218_reg[0]}),
        .O(sub_ln58_fu_1113_p20_out[3:0]),
        .S({\trunc_ln2_reg_2160[6]_i_10_n_0 ,\trunc_ln2_reg_2160[6]_i_11_n_0 ,\trunc_ln2_reg_2160[6]_i_12_n_0 ,\trunc_ln2_reg_2160[6]_i_13_n_0 }));
  FDRE \trunc_ln2_reg_2160_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[9]),
        .Q(trunc_ln2_reg_2160[7]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[10]),
        .Q(trunc_ln2_reg_2160[8]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2160_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_fu_1127_p2[11]),
        .Q(trunc_ln2_reg_2160[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[10]_i_10 
       (.I0(\trunc_ln58_1_reg_2165_reg[10]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_102),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [1]),
        .O(\trunc_ln58_1_reg_2165[10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_1_reg_2165[10]_i_11 
       (.I0(\trunc_ln58_1_reg_2165_reg[14]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_98),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [5]),
        .I3(\trunc_ln58_1_reg_2165[10]_i_7_n_0 ),
        .O(\trunc_ln58_1_reg_2165[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_1_reg_2165[10]_i_12 
       (.I0(\trunc_ln58_1_reg_2165_reg[14]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_99),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [4]),
        .I3(\trunc_ln58_1_reg_2165[10]_i_8_n_0 ),
        .O(\trunc_ln58_1_reg_2165[10]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_1_reg_2165[10]_i_13 
       (.I0(\trunc_ln58_1_reg_2165_reg[14]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_100),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [3]),
        .I3(\trunc_ln58_1_reg_2165[10]_i_9_n_0 ),
        .O(\trunc_ln58_1_reg_2165[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_1_reg_2165[10]_i_14 
       (.I0(\trunc_ln58_1_reg_2165_reg[10]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_101),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [2]),
        .I3(\trunc_ln58_1_reg_2165[10]_i_10_n_0 ),
        .O(\trunc_ln58_1_reg_2165[10]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[10]_i_16 
       (.I0(mul_ln53_reg_2124_reg_n_105),
        .O(\trunc_ln58_1_reg_2165[10]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[10]_i_17 
       (.I0(mul_ln53_reg_2124_reg_n_101),
        .O(\trunc_ln58_1_reg_2165[10]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[10]_i_18 
       (.I0(mul_ln53_reg_2124_reg_n_102),
        .O(\trunc_ln58_1_reg_2165[10]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[10]_i_19 
       (.I0(mul_ln53_reg_2124_reg_n_103),
        .O(\trunc_ln58_1_reg_2165[10]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[10]_i_20 
       (.I0(mul_ln53_reg_2124_reg_n_104),
        .O(\trunc_ln58_1_reg_2165[10]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[10]_i_3 
       (.I0(sub_ln58_1_fu_1156_p2[10]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [11]),
        .O(\trunc_ln58_1_reg_2165[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[10]_i_4 
       (.I0(sub_ln58_1_fu_1156_p2[9]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [10]),
        .O(\trunc_ln58_1_reg_2165[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[10]_i_5 
       (.I0(sub_ln58_1_fu_1156_p2[8]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [9]),
        .O(\trunc_ln58_1_reg_2165[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[10]_i_6 
       (.I0(sub_ln58_1_fu_1156_p2[7]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [8]),
        .O(\trunc_ln58_1_reg_2165[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[10]_i_7 
       (.I0(\trunc_ln58_1_reg_2165_reg[14]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_99),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [4]),
        .O(\trunc_ln58_1_reg_2165[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[10]_i_8 
       (.I0(\trunc_ln58_1_reg_2165_reg[14]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_100),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [3]),
        .O(\trunc_ln58_1_reg_2165[10]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[10]_i_9 
       (.I0(\trunc_ln58_1_reg_2165_reg[10]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_101),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [2]),
        .O(\trunc_ln58_1_reg_2165[10]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[14]_i_10 
       (.I0(\trunc_ln58_1_reg_2165_reg[14]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_98),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [5]),
        .O(\trunc_ln58_1_reg_2165[14]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_1_reg_2165[14]_i_11 
       (.I0(\trunc_ln58_1_reg_2165_reg[18]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_94),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [9]),
        .I3(\trunc_ln58_1_reg_2165[14]_i_7_n_0 ),
        .O(\trunc_ln58_1_reg_2165[14]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_1_reg_2165[14]_i_12 
       (.I0(\trunc_ln58_1_reg_2165_reg[18]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_95),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [8]),
        .I3(\trunc_ln58_1_reg_2165[14]_i_8_n_0 ),
        .O(\trunc_ln58_1_reg_2165[14]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_1_reg_2165[14]_i_13 
       (.I0(\trunc_ln58_1_reg_2165_reg[18]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_96),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [7]),
        .I3(\trunc_ln58_1_reg_2165[14]_i_9_n_0 ),
        .O(\trunc_ln58_1_reg_2165[14]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_1_reg_2165[14]_i_14 
       (.I0(\trunc_ln58_1_reg_2165_reg[14]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_97),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [6]),
        .I3(\trunc_ln58_1_reg_2165[14]_i_10_n_0 ),
        .O(\trunc_ln58_1_reg_2165[14]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[14]_i_16 
       (.I0(mul_ln53_reg_2124_reg_n_97),
        .O(\trunc_ln58_1_reg_2165[14]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[14]_i_17 
       (.I0(mul_ln53_reg_2124_reg_n_98),
        .O(\trunc_ln58_1_reg_2165[14]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[14]_i_18 
       (.I0(mul_ln53_reg_2124_reg_n_99),
        .O(\trunc_ln58_1_reg_2165[14]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[14]_i_19 
       (.I0(mul_ln53_reg_2124_reg_n_100),
        .O(\trunc_ln58_1_reg_2165[14]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[14]_i_3 
       (.I0(sub_ln58_1_fu_1156_p2[14]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [15]),
        .O(\trunc_ln58_1_reg_2165[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[14]_i_4 
       (.I0(sub_ln58_1_fu_1156_p2[13]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [14]),
        .O(\trunc_ln58_1_reg_2165[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[14]_i_5 
       (.I0(sub_ln58_1_fu_1156_p2[12]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [13]),
        .O(\trunc_ln58_1_reg_2165[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[14]_i_6 
       (.I0(sub_ln58_1_fu_1156_p2[11]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [12]),
        .O(\trunc_ln58_1_reg_2165[14]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[14]_i_7 
       (.I0(\trunc_ln58_1_reg_2165_reg[18]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_95),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [8]),
        .O(\trunc_ln58_1_reg_2165[14]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[14]_i_8 
       (.I0(\trunc_ln58_1_reg_2165_reg[18]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_96),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [7]),
        .O(\trunc_ln58_1_reg_2165[14]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[14]_i_9 
       (.I0(\trunc_ln58_1_reg_2165_reg[14]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_97),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [6]),
        .O(\trunc_ln58_1_reg_2165[14]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[18]_i_10 
       (.I0(\trunc_ln58_1_reg_2165_reg[18]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_94),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [9]),
        .O(\trunc_ln58_1_reg_2165[18]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_1_reg_2165[18]_i_11 
       (.I0(\trunc_ln58_1_reg_2165[18]_i_7_n_0 ),
        .I1(\trunc_ln58_1_reg_2165_reg[22]_i_15_n_5 ),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [13]),
        .I3(mul_ln50_reg_2116_reg_n_90),
        .O(\trunc_ln58_1_reg_2165[18]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_1_reg_2165[18]_i_12 
       (.I0(\trunc_ln58_1_reg_2165_reg[22]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_91),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [12]),
        .I3(\trunc_ln58_1_reg_2165[18]_i_8_n_0 ),
        .O(\trunc_ln58_1_reg_2165[18]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_1_reg_2165[18]_i_13 
       (.I0(\trunc_ln58_1_reg_2165_reg[22]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_92),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [11]),
        .I3(\trunc_ln58_1_reg_2165[18]_i_9_n_0 ),
        .O(\trunc_ln58_1_reg_2165[18]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_1_reg_2165[18]_i_14 
       (.I0(\trunc_ln58_1_reg_2165_reg[18]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_93),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [10]),
        .I3(\trunc_ln58_1_reg_2165[18]_i_10_n_0 ),
        .O(\trunc_ln58_1_reg_2165[18]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[18]_i_16 
       (.I0(mul_ln53_reg_2124_reg_n_93),
        .O(\trunc_ln58_1_reg_2165[18]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[18]_i_17 
       (.I0(mul_ln53_reg_2124_reg_n_94),
        .O(\trunc_ln58_1_reg_2165[18]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[18]_i_18 
       (.I0(mul_ln53_reg_2124_reg_n_95),
        .O(\trunc_ln58_1_reg_2165[18]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[18]_i_19 
       (.I0(mul_ln53_reg_2124_reg_n_96),
        .O(\trunc_ln58_1_reg_2165[18]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[18]_i_3 
       (.I0(sub_ln58_1_fu_1156_p2[18]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [19]),
        .O(\trunc_ln58_1_reg_2165[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[18]_i_4 
       (.I0(sub_ln58_1_fu_1156_p2[17]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [18]),
        .O(\trunc_ln58_1_reg_2165[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[18]_i_5 
       (.I0(sub_ln58_1_fu_1156_p2[16]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [17]),
        .O(\trunc_ln58_1_reg_2165[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[18]_i_6 
       (.I0(sub_ln58_1_fu_1156_p2[15]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [16]),
        .O(\trunc_ln58_1_reg_2165[18]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[18]_i_7 
       (.I0(\trunc_ln58_1_reg_2165_reg[22]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_91),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [12]),
        .O(\trunc_ln58_1_reg_2165[18]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[18]_i_8 
       (.I0(\trunc_ln58_1_reg_2165_reg[22]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_92),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [11]),
        .O(\trunc_ln58_1_reg_2165[18]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[18]_i_9 
       (.I0(\trunc_ln58_1_reg_2165_reg[18]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_93),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [10]),
        .O(\trunc_ln58_1_reg_2165[18]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[22]_i_10 
       (.I0(\trunc_ln58_1_reg_2165_reg[22]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_90),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [13]),
        .O(\trunc_ln58_1_reg_2165[22]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_1_reg_2165[22]_i_11 
       (.I0(mul_ln50_reg_2116_reg_n_87),
        .I1(\trunc_ln58_1_reg_2165_reg[26]_i_15_n_6 ),
        .I2(\trunc_ln58_1_reg_2165_reg[26]_i_15_n_5 ),
        .I3(mul_ln50_reg_2116_reg_n_86),
        .O(\trunc_ln58_1_reg_2165[22]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_1_reg_2165[22]_i_12 
       (.I0(mul_ln50_reg_2116_reg_n_88),
        .I1(\trunc_ln58_1_reg_2165_reg[26]_i_15_n_7 ),
        .I2(\trunc_ln58_1_reg_2165_reg[26]_i_15_n_6 ),
        .I3(mul_ln50_reg_2116_reg_n_87),
        .O(\trunc_ln58_1_reg_2165[22]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_1_reg_2165[22]_i_13 
       (.I0(mul_ln50_reg_2116_reg_n_89),
        .I1(\trunc_ln58_1_reg_2165_reg[22]_i_15_n_4 ),
        .I2(\trunc_ln58_1_reg_2165_reg[26]_i_15_n_7 ),
        .I3(mul_ln50_reg_2116_reg_n_88),
        .O(\trunc_ln58_1_reg_2165[22]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \trunc_ln58_1_reg_2165[22]_i_14 
       (.I0(\zext_ln140_cast_reg_1995_reg[15]_0 [13]),
        .I1(mul_ln50_reg_2116_reg_n_90),
        .I2(\trunc_ln58_1_reg_2165_reg[22]_i_15_n_5 ),
        .I3(\trunc_ln58_1_reg_2165_reg[22]_i_15_n_4 ),
        .I4(mul_ln50_reg_2116_reg_n_89),
        .O(\trunc_ln58_1_reg_2165[22]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[22]_i_16 
       (.I0(mul_ln53_reg_2124_reg_n_89),
        .O(\trunc_ln58_1_reg_2165[22]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[22]_i_17 
       (.I0(mul_ln53_reg_2124_reg_n_90),
        .O(\trunc_ln58_1_reg_2165[22]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[22]_i_18 
       (.I0(mul_ln53_reg_2124_reg_n_91),
        .O(\trunc_ln58_1_reg_2165[22]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[22]_i_19 
       (.I0(mul_ln53_reg_2124_reg_n_92),
        .O(\trunc_ln58_1_reg_2165[22]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[22]_i_3 
       (.I0(sub_ln58_1_fu_1156_p2[22]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [23]),
        .O(\trunc_ln58_1_reg_2165[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[22]_i_4 
       (.I0(sub_ln58_1_fu_1156_p2[21]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [22]),
        .O(\trunc_ln58_1_reg_2165[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[22]_i_5 
       (.I0(sub_ln58_1_fu_1156_p2[20]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [21]),
        .O(\trunc_ln58_1_reg_2165[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[22]_i_6 
       (.I0(sub_ln58_1_fu_1156_p2[19]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [20]),
        .O(\trunc_ln58_1_reg_2165[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_1_reg_2165[22]_i_7 
       (.I0(\trunc_ln58_1_reg_2165_reg[26]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_87),
        .O(\trunc_ln58_1_reg_2165[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_1_reg_2165[22]_i_8 
       (.I0(\trunc_ln58_1_reg_2165_reg[26]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_88),
        .O(\trunc_ln58_1_reg_2165[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_1_reg_2165[22]_i_9 
       (.I0(\trunc_ln58_1_reg_2165_reg[22]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_89),
        .O(\trunc_ln58_1_reg_2165[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_1_reg_2165[26]_i_10 
       (.I0(\trunc_ln58_1_reg_2165_reg[26]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_86),
        .O(\trunc_ln58_1_reg_2165[26]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_1_reg_2165[26]_i_11 
       (.I0(mul_ln50_reg_2116_reg_n_83),
        .I1(\trunc_ln58_1_reg_2165_reg[29]_i_20_n_6 ),
        .I2(\trunc_ln58_1_reg_2165_reg[29]_i_20_n_5 ),
        .I3(mul_ln50_reg_2116_reg_n_82),
        .O(\trunc_ln58_1_reg_2165[26]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_1_reg_2165[26]_i_12 
       (.I0(mul_ln50_reg_2116_reg_n_84),
        .I1(\trunc_ln58_1_reg_2165_reg[29]_i_20_n_7 ),
        .I2(\trunc_ln58_1_reg_2165_reg[29]_i_20_n_6 ),
        .I3(mul_ln50_reg_2116_reg_n_83),
        .O(\trunc_ln58_1_reg_2165[26]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_1_reg_2165[26]_i_13 
       (.I0(mul_ln50_reg_2116_reg_n_85),
        .I1(\trunc_ln58_1_reg_2165_reg[26]_i_15_n_4 ),
        .I2(\trunc_ln58_1_reg_2165_reg[29]_i_20_n_7 ),
        .I3(mul_ln50_reg_2116_reg_n_84),
        .O(\trunc_ln58_1_reg_2165[26]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_1_reg_2165[26]_i_14 
       (.I0(mul_ln50_reg_2116_reg_n_86),
        .I1(\trunc_ln58_1_reg_2165_reg[26]_i_15_n_5 ),
        .I2(\trunc_ln58_1_reg_2165_reg[26]_i_15_n_4 ),
        .I3(mul_ln50_reg_2116_reg_n_85),
        .O(\trunc_ln58_1_reg_2165[26]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[26]_i_16 
       (.I0(mul_ln53_reg_2124_reg_n_85),
        .O(\trunc_ln58_1_reg_2165[26]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[26]_i_17 
       (.I0(mul_ln53_reg_2124_reg_n_86),
        .O(\trunc_ln58_1_reg_2165[26]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[26]_i_18 
       (.I0(mul_ln53_reg_2124_reg_n_87),
        .O(\trunc_ln58_1_reg_2165[26]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[26]_i_19 
       (.I0(mul_ln53_reg_2124_reg_n_88),
        .O(\trunc_ln58_1_reg_2165[26]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[26]_i_3 
       (.I0(sub_ln58_1_fu_1156_p2[26]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [27]),
        .O(\trunc_ln58_1_reg_2165[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[26]_i_4 
       (.I0(sub_ln58_1_fu_1156_p2[25]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [26]),
        .O(\trunc_ln58_1_reg_2165[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[26]_i_5 
       (.I0(sub_ln58_1_fu_1156_p2[24]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [25]),
        .O(\trunc_ln58_1_reg_2165[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[26]_i_6 
       (.I0(sub_ln58_1_fu_1156_p2[23]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [24]),
        .O(\trunc_ln58_1_reg_2165[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_1_reg_2165[26]_i_7 
       (.I0(\trunc_ln58_1_reg_2165_reg[29]_i_20_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_83),
        .O(\trunc_ln58_1_reg_2165[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_1_reg_2165[26]_i_8 
       (.I0(\trunc_ln58_1_reg_2165_reg[29]_i_20_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_84),
        .O(\trunc_ln58_1_reg_2165[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_1_reg_2165[26]_i_9 
       (.I0(\trunc_ln58_1_reg_2165_reg[26]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_85),
        .O(\trunc_ln58_1_reg_2165[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_1_reg_2165[29]_i_10 
       (.I0(\trunc_ln58_1_reg_2165_reg[29]_i_18_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_79),
        .O(\trunc_ln58_1_reg_2165[29]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_1_reg_2165[29]_i_11 
       (.I0(\trunc_ln58_1_reg_2165_reg[29]_i_18_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_80),
        .O(\trunc_ln58_1_reg_2165[29]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_1_reg_2165[29]_i_12 
       (.I0(\trunc_ln58_1_reg_2165_reg[29]_i_20_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_81),
        .O(\trunc_ln58_1_reg_2165[29]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_1_reg_2165[29]_i_13 
       (.I0(\trunc_ln58_1_reg_2165_reg[29]_i_20_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_82),
        .O(\trunc_ln58_1_reg_2165[29]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_1_reg_2165[29]_i_14 
       (.I0(mul_ln50_reg_2116_reg_n_79),
        .I1(\trunc_ln58_1_reg_2165_reg[29]_i_18_n_6 ),
        .I2(\trunc_ln58_1_reg_2165_reg[29]_i_18_n_5 ),
        .I3(mul_ln50_reg_2116_reg_n_78),
        .O(\trunc_ln58_1_reg_2165[29]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_1_reg_2165[29]_i_15 
       (.I0(mul_ln50_reg_2116_reg_n_80),
        .I1(\trunc_ln58_1_reg_2165_reg[29]_i_18_n_7 ),
        .I2(\trunc_ln58_1_reg_2165_reg[29]_i_18_n_6 ),
        .I3(mul_ln50_reg_2116_reg_n_79),
        .O(\trunc_ln58_1_reg_2165[29]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_1_reg_2165[29]_i_16 
       (.I0(mul_ln50_reg_2116_reg_n_81),
        .I1(\trunc_ln58_1_reg_2165_reg[29]_i_20_n_4 ),
        .I2(\trunc_ln58_1_reg_2165_reg[29]_i_18_n_7 ),
        .I3(mul_ln50_reg_2116_reg_n_80),
        .O(\trunc_ln58_1_reg_2165[29]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_1_reg_2165[29]_i_17 
       (.I0(mul_ln50_reg_2116_reg_n_82),
        .I1(\trunc_ln58_1_reg_2165_reg[29]_i_20_n_5 ),
        .I2(\trunc_ln58_1_reg_2165_reg[29]_i_20_n_4 ),
        .I3(mul_ln50_reg_2116_reg_n_81),
        .O(\trunc_ln58_1_reg_2165[29]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[29]_i_21 
       (.I0(mul_ln53_reg_2124_reg_n_77),
        .O(\trunc_ln58_1_reg_2165[29]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[29]_i_22 
       (.I0(mul_ln53_reg_2124_reg_n_78),
        .O(\trunc_ln58_1_reg_2165[29]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[29]_i_23 
       (.I0(mul_ln53_reg_2124_reg_n_79),
        .O(\trunc_ln58_1_reg_2165[29]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[29]_i_24 
       (.I0(mul_ln53_reg_2124_reg_n_80),
        .O(\trunc_ln58_1_reg_2165[29]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[29]_i_25 
       (.I0(mul_ln53_reg_2124_reg_n_76),
        .O(\trunc_ln58_1_reg_2165[29]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[29]_i_26 
       (.I0(mul_ln53_reg_2124_reg_n_81),
        .O(\trunc_ln58_1_reg_2165[29]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[29]_i_27 
       (.I0(mul_ln53_reg_2124_reg_n_82),
        .O(\trunc_ln58_1_reg_2165[29]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[29]_i_28 
       (.I0(mul_ln53_reg_2124_reg_n_83),
        .O(\trunc_ln58_1_reg_2165[29]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_1_reg_2165[29]_i_29 
       (.I0(mul_ln53_reg_2124_reg_n_84),
        .O(\trunc_ln58_1_reg_2165[29]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[29]_i_4 
       (.I0(sub_ln58_1_fu_1156_p2[29]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [30]),
        .O(\trunc_ln58_1_reg_2165[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[29]_i_5 
       (.I0(sub_ln58_1_fu_1156_p2[28]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [29]),
        .O(\trunc_ln58_1_reg_2165[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[29]_i_6 
       (.I0(sub_ln58_1_fu_1156_p2[27]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [28]),
        .O(\trunc_ln58_1_reg_2165[29]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_1_reg_2165[29]_i_7 
       (.I0(\trunc_ln58_1_reg_2165_reg[29]_i_18_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_78),
        .O(\trunc_ln58_1_reg_2165[29]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_1_reg_2165[29]_i_8 
       (.I0(mul_ln50_reg_2116_reg_n_77),
        .I1(\trunc_ln58_1_reg_2165_reg[29]_i_18_n_4 ),
        .I2(mul_ln50_reg_2116_reg_n_76),
        .I3(\trunc_ln58_1_reg_2165_reg[29]_i_19_n_7 ),
        .O(\trunc_ln58_1_reg_2165[29]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_1_reg_2165[29]_i_9 
       (.I0(mul_ln50_reg_2116_reg_n_78),
        .I1(\trunc_ln58_1_reg_2165_reg[29]_i_18_n_5 ),
        .I2(\trunc_ln58_1_reg_2165_reg[29]_i_18_n_4 ),
        .I3(mul_ln50_reg_2116_reg_n_77),
        .O(\trunc_ln58_1_reg_2165[29]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[2]_i_2 
       (.I0(sub_ln58_1_fu_1156_p2[2]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [3]),
        .O(\trunc_ln58_1_reg_2165[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[2]_i_3 
       (.I0(sub_ln58_1_fu_1156_p2[1]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [2]),
        .O(\trunc_ln58_1_reg_2165[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[2]_i_4 
       (.I0(sub_ln58_1_fu_1156_p2[0]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [1]),
        .O(\trunc_ln58_1_reg_2165[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_1_reg_2165[6]_i_10 
       (.I0(\trunc_ln58_1_reg_2165_reg[10]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_102),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [1]),
        .I3(\trunc_ln58_1_reg_2165[6]_i_7_n_0 ),
        .O(\trunc_ln58_1_reg_2165[6]_i_10_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \trunc_ln58_1_reg_2165[6]_i_11 
       (.I0(\trunc_ln58_1_reg_2165_reg[10]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_103),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [0]),
        .I3(mul_ln50_reg_2116_reg_n_104),
        .I4(\trunc_ln58_1_reg_2165_reg[10]_i_15_n_7 ),
        .O(\trunc_ln58_1_reg_2165[6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \trunc_ln58_1_reg_2165[6]_i_12 
       (.I0(mul_ln53_reg_2124_reg_n_105),
        .I1(mul_ln50_reg_2116_reg_n_105),
        .I2(\trunc_ln58_1_reg_2165_reg[10]_i_15_n_7 ),
        .I3(mul_ln50_reg_2116_reg_n_104),
        .O(\trunc_ln58_1_reg_2165[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln58_1_reg_2165[6]_i_13 
       (.I0(mul_ln50_reg_2116_reg_n_105),
        .I1(mul_ln53_reg_2124_reg_n_105),
        .O(\trunc_ln58_1_reg_2165[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[6]_i_3 
       (.I0(sub_ln58_1_fu_1156_p2[6]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [7]),
        .O(\trunc_ln58_1_reg_2165[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[6]_i_4 
       (.I0(sub_ln58_1_fu_1156_p2[5]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [6]),
        .O(\trunc_ln58_1_reg_2165[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[6]_i_5 
       (.I0(sub_ln58_1_fu_1156_p2[4]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [5]),
        .O(\trunc_ln58_1_reg_2165[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_1_reg_2165[6]_i_6 
       (.I0(sub_ln58_1_fu_1156_p2[3]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [4]),
        .O(\trunc_ln58_1_reg_2165[6]_i_6_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_1_reg_2165[6]_i_7 
       (.I0(\trunc_ln58_1_reg_2165_reg[10]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_103),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [0]),
        .O(\trunc_ln58_1_reg_2165[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_1_reg_2165[6]_i_8 
       (.I0(\trunc_ln58_1_reg_2165_reg[10]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_104),
        .O(\trunc_ln58_1_reg_2165[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln58_1_reg_2165[6]_i_9 
       (.I0(mul_ln50_reg_2116_reg_n_105),
        .I1(mul_ln53_reg_2124_reg_n_105),
        .O(\trunc_ln58_1_reg_2165[6]_i_9_n_0 ));
  FDRE \trunc_ln58_1_reg_2165_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[2]),
        .Q(trunc_ln58_1_reg_2165[0]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[12]),
        .Q(trunc_ln58_1_reg_2165[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[10]_i_1 
       (.CI(\trunc_ln58_1_reg_2165_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[10]_i_1_n_0 ,\trunc_ln58_1_reg_2165_reg[10]_i_1_n_1 ,\trunc_ln58_1_reg_2165_reg[10]_i_1_n_2 ,\trunc_ln58_1_reg_2165_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_1_fu_1156_p2[10:7]),
        .O(add_ln58_1_fu_1169_p2[12:9]),
        .S({\trunc_ln58_1_reg_2165[10]_i_3_n_0 ,\trunc_ln58_1_reg_2165[10]_i_4_n_0 ,\trunc_ln58_1_reg_2165[10]_i_5_n_0 ,\trunc_ln58_1_reg_2165[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[10]_i_15 
       (.CI(1'b0),
        .CO({\trunc_ln58_1_reg_2165_reg[10]_i_15_n_0 ,\trunc_ln58_1_reg_2165_reg[10]_i_15_n_1 ,\trunc_ln58_1_reg_2165_reg[10]_i_15_n_2 ,\trunc_ln58_1_reg_2165_reg[10]_i_15_n_3 }),
        .CYINIT(\trunc_ln58_1_reg_2165[10]_i_16_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_1_reg_2165_reg[10]_i_15_n_4 ,\trunc_ln58_1_reg_2165_reg[10]_i_15_n_5 ,\trunc_ln58_1_reg_2165_reg[10]_i_15_n_6 ,\trunc_ln58_1_reg_2165_reg[10]_i_15_n_7 }),
        .S({\trunc_ln58_1_reg_2165[10]_i_17_n_0 ,\trunc_ln58_1_reg_2165[10]_i_18_n_0 ,\trunc_ln58_1_reg_2165[10]_i_19_n_0 ,\trunc_ln58_1_reg_2165[10]_i_20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[10]_i_2 
       (.CI(\trunc_ln58_1_reg_2165_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[10]_i_2_n_0 ,\trunc_ln58_1_reg_2165_reg[10]_i_2_n_1 ,\trunc_ln58_1_reg_2165_reg[10]_i_2_n_2 ,\trunc_ln58_1_reg_2165_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_1_reg_2165[10]_i_7_n_0 ,\trunc_ln58_1_reg_2165[10]_i_8_n_0 ,\trunc_ln58_1_reg_2165[10]_i_9_n_0 ,\trunc_ln58_1_reg_2165[10]_i_10_n_0 }),
        .O(sub_ln58_1_fu_1156_p2[7:4]),
        .S({\trunc_ln58_1_reg_2165[10]_i_11_n_0 ,\trunc_ln58_1_reg_2165[10]_i_12_n_0 ,\trunc_ln58_1_reg_2165[10]_i_13_n_0 ,\trunc_ln58_1_reg_2165[10]_i_14_n_0 }));
  FDRE \trunc_ln58_1_reg_2165_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[13]),
        .Q(trunc_ln58_1_reg_2165[11]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[14]),
        .Q(trunc_ln58_1_reg_2165[12]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[15]),
        .Q(trunc_ln58_1_reg_2165[13]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[16]),
        .Q(trunc_ln58_1_reg_2165[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[14]_i_1 
       (.CI(\trunc_ln58_1_reg_2165_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[14]_i_1_n_0 ,\trunc_ln58_1_reg_2165_reg[14]_i_1_n_1 ,\trunc_ln58_1_reg_2165_reg[14]_i_1_n_2 ,\trunc_ln58_1_reg_2165_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_1_fu_1156_p2[14:11]),
        .O(add_ln58_1_fu_1169_p2[16:13]),
        .S({\trunc_ln58_1_reg_2165[14]_i_3_n_0 ,\trunc_ln58_1_reg_2165[14]_i_4_n_0 ,\trunc_ln58_1_reg_2165[14]_i_5_n_0 ,\trunc_ln58_1_reg_2165[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[14]_i_15 
       (.CI(\trunc_ln58_1_reg_2165_reg[10]_i_15_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[14]_i_15_n_0 ,\trunc_ln58_1_reg_2165_reg[14]_i_15_n_1 ,\trunc_ln58_1_reg_2165_reg[14]_i_15_n_2 ,\trunc_ln58_1_reg_2165_reg[14]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_1_reg_2165_reg[14]_i_15_n_4 ,\trunc_ln58_1_reg_2165_reg[14]_i_15_n_5 ,\trunc_ln58_1_reg_2165_reg[14]_i_15_n_6 ,\trunc_ln58_1_reg_2165_reg[14]_i_15_n_7 }),
        .S({\trunc_ln58_1_reg_2165[14]_i_16_n_0 ,\trunc_ln58_1_reg_2165[14]_i_17_n_0 ,\trunc_ln58_1_reg_2165[14]_i_18_n_0 ,\trunc_ln58_1_reg_2165[14]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[14]_i_2 
       (.CI(\trunc_ln58_1_reg_2165_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[14]_i_2_n_0 ,\trunc_ln58_1_reg_2165_reg[14]_i_2_n_1 ,\trunc_ln58_1_reg_2165_reg[14]_i_2_n_2 ,\trunc_ln58_1_reg_2165_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_1_reg_2165[14]_i_7_n_0 ,\trunc_ln58_1_reg_2165[14]_i_8_n_0 ,\trunc_ln58_1_reg_2165[14]_i_9_n_0 ,\trunc_ln58_1_reg_2165[14]_i_10_n_0 }),
        .O(sub_ln58_1_fu_1156_p2[11:8]),
        .S({\trunc_ln58_1_reg_2165[14]_i_11_n_0 ,\trunc_ln58_1_reg_2165[14]_i_12_n_0 ,\trunc_ln58_1_reg_2165[14]_i_13_n_0 ,\trunc_ln58_1_reg_2165[14]_i_14_n_0 }));
  FDRE \trunc_ln58_1_reg_2165_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[17]),
        .Q(trunc_ln58_1_reg_2165[15]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[18]),
        .Q(trunc_ln58_1_reg_2165[16]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[19]),
        .Q(trunc_ln58_1_reg_2165[17]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[20]),
        .Q(trunc_ln58_1_reg_2165[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[18]_i_1 
       (.CI(\trunc_ln58_1_reg_2165_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[18]_i_1_n_0 ,\trunc_ln58_1_reg_2165_reg[18]_i_1_n_1 ,\trunc_ln58_1_reg_2165_reg[18]_i_1_n_2 ,\trunc_ln58_1_reg_2165_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_1_fu_1156_p2[18:15]),
        .O(add_ln58_1_fu_1169_p2[20:17]),
        .S({\trunc_ln58_1_reg_2165[18]_i_3_n_0 ,\trunc_ln58_1_reg_2165[18]_i_4_n_0 ,\trunc_ln58_1_reg_2165[18]_i_5_n_0 ,\trunc_ln58_1_reg_2165[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[18]_i_15 
       (.CI(\trunc_ln58_1_reg_2165_reg[14]_i_15_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[18]_i_15_n_0 ,\trunc_ln58_1_reg_2165_reg[18]_i_15_n_1 ,\trunc_ln58_1_reg_2165_reg[18]_i_15_n_2 ,\trunc_ln58_1_reg_2165_reg[18]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_1_reg_2165_reg[18]_i_15_n_4 ,\trunc_ln58_1_reg_2165_reg[18]_i_15_n_5 ,\trunc_ln58_1_reg_2165_reg[18]_i_15_n_6 ,\trunc_ln58_1_reg_2165_reg[18]_i_15_n_7 }),
        .S({\trunc_ln58_1_reg_2165[18]_i_16_n_0 ,\trunc_ln58_1_reg_2165[18]_i_17_n_0 ,\trunc_ln58_1_reg_2165[18]_i_18_n_0 ,\trunc_ln58_1_reg_2165[18]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[18]_i_2 
       (.CI(\trunc_ln58_1_reg_2165_reg[14]_i_2_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[18]_i_2_n_0 ,\trunc_ln58_1_reg_2165_reg[18]_i_2_n_1 ,\trunc_ln58_1_reg_2165_reg[18]_i_2_n_2 ,\trunc_ln58_1_reg_2165_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_1_reg_2165[18]_i_7_n_0 ,\trunc_ln58_1_reg_2165[18]_i_8_n_0 ,\trunc_ln58_1_reg_2165[18]_i_9_n_0 ,\trunc_ln58_1_reg_2165[18]_i_10_n_0 }),
        .O(sub_ln58_1_fu_1156_p2[15:12]),
        .S({\trunc_ln58_1_reg_2165[18]_i_11_n_0 ,\trunc_ln58_1_reg_2165[18]_i_12_n_0 ,\trunc_ln58_1_reg_2165[18]_i_13_n_0 ,\trunc_ln58_1_reg_2165[18]_i_14_n_0 }));
  FDRE \trunc_ln58_1_reg_2165_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[21]),
        .Q(trunc_ln58_1_reg_2165[19]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[3]),
        .Q(trunc_ln58_1_reg_2165[1]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[22]),
        .Q(trunc_ln58_1_reg_2165[20]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[23]),
        .Q(trunc_ln58_1_reg_2165[21]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[24]),
        .Q(trunc_ln58_1_reg_2165[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[22]_i_1 
       (.CI(\trunc_ln58_1_reg_2165_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[22]_i_1_n_0 ,\trunc_ln58_1_reg_2165_reg[22]_i_1_n_1 ,\trunc_ln58_1_reg_2165_reg[22]_i_1_n_2 ,\trunc_ln58_1_reg_2165_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_1_fu_1156_p2[22:19]),
        .O(add_ln58_1_fu_1169_p2[24:21]),
        .S({\trunc_ln58_1_reg_2165[22]_i_3_n_0 ,\trunc_ln58_1_reg_2165[22]_i_4_n_0 ,\trunc_ln58_1_reg_2165[22]_i_5_n_0 ,\trunc_ln58_1_reg_2165[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[22]_i_15 
       (.CI(\trunc_ln58_1_reg_2165_reg[18]_i_15_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[22]_i_15_n_0 ,\trunc_ln58_1_reg_2165_reg[22]_i_15_n_1 ,\trunc_ln58_1_reg_2165_reg[22]_i_15_n_2 ,\trunc_ln58_1_reg_2165_reg[22]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_1_reg_2165_reg[22]_i_15_n_4 ,\trunc_ln58_1_reg_2165_reg[22]_i_15_n_5 ,\trunc_ln58_1_reg_2165_reg[22]_i_15_n_6 ,\trunc_ln58_1_reg_2165_reg[22]_i_15_n_7 }),
        .S({\trunc_ln58_1_reg_2165[22]_i_16_n_0 ,\trunc_ln58_1_reg_2165[22]_i_17_n_0 ,\trunc_ln58_1_reg_2165[22]_i_18_n_0 ,\trunc_ln58_1_reg_2165[22]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[22]_i_2 
       (.CI(\trunc_ln58_1_reg_2165_reg[18]_i_2_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[22]_i_2_n_0 ,\trunc_ln58_1_reg_2165_reg[22]_i_2_n_1 ,\trunc_ln58_1_reg_2165_reg[22]_i_2_n_2 ,\trunc_ln58_1_reg_2165_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_1_reg_2165[22]_i_7_n_0 ,\trunc_ln58_1_reg_2165[22]_i_8_n_0 ,\trunc_ln58_1_reg_2165[22]_i_9_n_0 ,\trunc_ln58_1_reg_2165[22]_i_10_n_0 }),
        .O(sub_ln58_1_fu_1156_p2[19:16]),
        .S({\trunc_ln58_1_reg_2165[22]_i_11_n_0 ,\trunc_ln58_1_reg_2165[22]_i_12_n_0 ,\trunc_ln58_1_reg_2165[22]_i_13_n_0 ,\trunc_ln58_1_reg_2165[22]_i_14_n_0 }));
  FDRE \trunc_ln58_1_reg_2165_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[25]),
        .Q(trunc_ln58_1_reg_2165[23]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[26]),
        .Q(trunc_ln58_1_reg_2165[24]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[27]),
        .Q(trunc_ln58_1_reg_2165[25]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[28]),
        .Q(trunc_ln58_1_reg_2165[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[26]_i_1 
       (.CI(\trunc_ln58_1_reg_2165_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[26]_i_1_n_0 ,\trunc_ln58_1_reg_2165_reg[26]_i_1_n_1 ,\trunc_ln58_1_reg_2165_reg[26]_i_1_n_2 ,\trunc_ln58_1_reg_2165_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_1_fu_1156_p2[26:23]),
        .O(add_ln58_1_fu_1169_p2[28:25]),
        .S({\trunc_ln58_1_reg_2165[26]_i_3_n_0 ,\trunc_ln58_1_reg_2165[26]_i_4_n_0 ,\trunc_ln58_1_reg_2165[26]_i_5_n_0 ,\trunc_ln58_1_reg_2165[26]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[26]_i_15 
       (.CI(\trunc_ln58_1_reg_2165_reg[22]_i_15_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[26]_i_15_n_0 ,\trunc_ln58_1_reg_2165_reg[26]_i_15_n_1 ,\trunc_ln58_1_reg_2165_reg[26]_i_15_n_2 ,\trunc_ln58_1_reg_2165_reg[26]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_1_reg_2165_reg[26]_i_15_n_4 ,\trunc_ln58_1_reg_2165_reg[26]_i_15_n_5 ,\trunc_ln58_1_reg_2165_reg[26]_i_15_n_6 ,\trunc_ln58_1_reg_2165_reg[26]_i_15_n_7 }),
        .S({\trunc_ln58_1_reg_2165[26]_i_16_n_0 ,\trunc_ln58_1_reg_2165[26]_i_17_n_0 ,\trunc_ln58_1_reg_2165[26]_i_18_n_0 ,\trunc_ln58_1_reg_2165[26]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[26]_i_2 
       (.CI(\trunc_ln58_1_reg_2165_reg[22]_i_2_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[26]_i_2_n_0 ,\trunc_ln58_1_reg_2165_reg[26]_i_2_n_1 ,\trunc_ln58_1_reg_2165_reg[26]_i_2_n_2 ,\trunc_ln58_1_reg_2165_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_1_reg_2165[26]_i_7_n_0 ,\trunc_ln58_1_reg_2165[26]_i_8_n_0 ,\trunc_ln58_1_reg_2165[26]_i_9_n_0 ,\trunc_ln58_1_reg_2165[26]_i_10_n_0 }),
        .O(sub_ln58_1_fu_1156_p2[23:20]),
        .S({\trunc_ln58_1_reg_2165[26]_i_11_n_0 ,\trunc_ln58_1_reg_2165[26]_i_12_n_0 ,\trunc_ln58_1_reg_2165[26]_i_13_n_0 ,\trunc_ln58_1_reg_2165[26]_i_14_n_0 }));
  FDRE \trunc_ln58_1_reg_2165_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[29]),
        .Q(trunc_ln58_1_reg_2165[27]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[30]),
        .Q(trunc_ln58_1_reg_2165[28]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[31]),
        .Q(trunc_ln58_1_reg_2165[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[29]_i_1 
       (.CI(\trunc_ln58_1_reg_2165_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln58_1_reg_2165_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln58_1_reg_2165_reg[29]_i_1_n_2 ,\trunc_ln58_1_reg_2165_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln58_1_fu_1156_p2[28:27]}),
        .O({\NLW_trunc_ln58_1_reg_2165_reg[29]_i_1_O_UNCONNECTED [3],add_ln58_1_fu_1169_p2[31:29]}),
        .S({1'b0,\trunc_ln58_1_reg_2165[29]_i_4_n_0 ,\trunc_ln58_1_reg_2165[29]_i_5_n_0 ,\trunc_ln58_1_reg_2165[29]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[29]_i_18 
       (.CI(\trunc_ln58_1_reg_2165_reg[29]_i_20_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[29]_i_18_n_0 ,\trunc_ln58_1_reg_2165_reg[29]_i_18_n_1 ,\trunc_ln58_1_reg_2165_reg[29]_i_18_n_2 ,\trunc_ln58_1_reg_2165_reg[29]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_1_reg_2165_reg[29]_i_18_n_4 ,\trunc_ln58_1_reg_2165_reg[29]_i_18_n_5 ,\trunc_ln58_1_reg_2165_reg[29]_i_18_n_6 ,\trunc_ln58_1_reg_2165_reg[29]_i_18_n_7 }),
        .S({\trunc_ln58_1_reg_2165[29]_i_21_n_0 ,\trunc_ln58_1_reg_2165[29]_i_22_n_0 ,\trunc_ln58_1_reg_2165[29]_i_23_n_0 ,\trunc_ln58_1_reg_2165[29]_i_24_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[29]_i_19 
       (.CI(\trunc_ln58_1_reg_2165_reg[29]_i_18_n_0 ),
        .CO(\NLW_trunc_ln58_1_reg_2165_reg[29]_i_19_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln58_1_reg_2165_reg[29]_i_19_O_UNCONNECTED [3:1],\trunc_ln58_1_reg_2165_reg[29]_i_19_n_7 }),
        .S({1'b0,1'b0,1'b0,\trunc_ln58_1_reg_2165[29]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[29]_i_2 
       (.CI(\trunc_ln58_1_reg_2165_reg[29]_i_3_n_0 ),
        .CO({\NLW_trunc_ln58_1_reg_2165_reg[29]_i_2_CO_UNCONNECTED [3:1],\trunc_ln58_1_reg_2165_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln58_1_reg_2165[29]_i_7_n_0 }),
        .O({\NLW_trunc_ln58_1_reg_2165_reg[29]_i_2_O_UNCONNECTED [3:2],sub_ln58_1_fu_1156_p2[29:28]}),
        .S({1'b0,1'b0,\trunc_ln58_1_reg_2165[29]_i_8_n_0 ,\trunc_ln58_1_reg_2165[29]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[29]_i_20 
       (.CI(\trunc_ln58_1_reg_2165_reg[26]_i_15_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[29]_i_20_n_0 ,\trunc_ln58_1_reg_2165_reg[29]_i_20_n_1 ,\trunc_ln58_1_reg_2165_reg[29]_i_20_n_2 ,\trunc_ln58_1_reg_2165_reg[29]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_1_reg_2165_reg[29]_i_20_n_4 ,\trunc_ln58_1_reg_2165_reg[29]_i_20_n_5 ,\trunc_ln58_1_reg_2165_reg[29]_i_20_n_6 ,\trunc_ln58_1_reg_2165_reg[29]_i_20_n_7 }),
        .S({\trunc_ln58_1_reg_2165[29]_i_26_n_0 ,\trunc_ln58_1_reg_2165[29]_i_27_n_0 ,\trunc_ln58_1_reg_2165[29]_i_28_n_0 ,\trunc_ln58_1_reg_2165[29]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[29]_i_3 
       (.CI(\trunc_ln58_1_reg_2165_reg[26]_i_2_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[29]_i_3_n_0 ,\trunc_ln58_1_reg_2165_reg[29]_i_3_n_1 ,\trunc_ln58_1_reg_2165_reg[29]_i_3_n_2 ,\trunc_ln58_1_reg_2165_reg[29]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_1_reg_2165[29]_i_10_n_0 ,\trunc_ln58_1_reg_2165[29]_i_11_n_0 ,\trunc_ln58_1_reg_2165[29]_i_12_n_0 ,\trunc_ln58_1_reg_2165[29]_i_13_n_0 }),
        .O(sub_ln58_1_fu_1156_p2[27:24]),
        .S({\trunc_ln58_1_reg_2165[29]_i_14_n_0 ,\trunc_ln58_1_reg_2165[29]_i_15_n_0 ,\trunc_ln58_1_reg_2165[29]_i_16_n_0 ,\trunc_ln58_1_reg_2165[29]_i_17_n_0 }));
  FDRE \trunc_ln58_1_reg_2165_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[4]),
        .Q(trunc_ln58_1_reg_2165[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln58_1_reg_2165_reg[2]_i_1_n_0 ,\trunc_ln58_1_reg_2165_reg[2]_i_1_n_1 ,\trunc_ln58_1_reg_2165_reg[2]_i_1_n_2 ,\trunc_ln58_1_reg_2165_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln58_1_fu_1156_p2[2:0],1'b0}),
        .O({add_ln58_1_fu_1169_p2[4:2],\NLW_trunc_ln58_1_reg_2165_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln58_1_reg_2165[2]_i_2_n_0 ,\trunc_ln58_1_reg_2165[2]_i_3_n_0 ,\trunc_ln58_1_reg_2165[2]_i_4_n_0 ,\trunc_ln58_3_reg_2175_reg[29]_0 [0]}));
  FDRE \trunc_ln58_1_reg_2165_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[5]),
        .Q(trunc_ln58_1_reg_2165[3]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[6]),
        .Q(trunc_ln58_1_reg_2165[4]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[7]),
        .Q(trunc_ln58_1_reg_2165[5]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[8]),
        .Q(trunc_ln58_1_reg_2165[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[6]_i_1 
       (.CI(\trunc_ln58_1_reg_2165_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln58_1_reg_2165_reg[6]_i_1_n_0 ,\trunc_ln58_1_reg_2165_reg[6]_i_1_n_1 ,\trunc_ln58_1_reg_2165_reg[6]_i_1_n_2 ,\trunc_ln58_1_reg_2165_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_1_fu_1156_p2[6:3]),
        .O(add_ln58_1_fu_1169_p2[8:5]),
        .S({\trunc_ln58_1_reg_2165[6]_i_3_n_0 ,\trunc_ln58_1_reg_2165[6]_i_4_n_0 ,\trunc_ln58_1_reg_2165[6]_i_5_n_0 ,\trunc_ln58_1_reg_2165[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_1_reg_2165_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln58_1_reg_2165_reg[6]_i_2_n_0 ,\trunc_ln58_1_reg_2165_reg[6]_i_2_n_1 ,\trunc_ln58_1_reg_2165_reg[6]_i_2_n_2 ,\trunc_ln58_1_reg_2165_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_1_reg_2165[6]_i_7_n_0 ,\trunc_ln58_1_reg_2165[6]_i_8_n_0 ,\trunc_ln58_1_reg_2165[6]_i_9_n_0 ,1'b0}),
        .O(sub_ln58_1_fu_1156_p2[3:0]),
        .S({\trunc_ln58_1_reg_2165[6]_i_10_n_0 ,\trunc_ln58_1_reg_2165[6]_i_11_n_0 ,\trunc_ln58_1_reg_2165[6]_i_12_n_0 ,\trunc_ln58_1_reg_2165[6]_i_13_n_0 }));
  FDRE \trunc_ln58_1_reg_2165_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[9]),
        .Q(trunc_ln58_1_reg_2165[7]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[10]),
        .Q(trunc_ln58_1_reg_2165[8]),
        .R(1'b0));
  FDRE \trunc_ln58_1_reg_2165_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_1_fu_1169_p2[11]),
        .Q(trunc_ln58_1_reg_2165[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[10]_i_10 
       (.I0(\trunc_ln58_2_reg_2170_reg[10]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_102),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [1]),
        .O(\trunc_ln58_2_reg_2170[10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_2_reg_2170[10]_i_11 
       (.I0(\trunc_ln58_2_reg_2170_reg[14]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_98),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [5]),
        .I3(\trunc_ln58_2_reg_2170[10]_i_7_n_0 ),
        .O(\trunc_ln58_2_reg_2170[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_2_reg_2170[10]_i_12 
       (.I0(\trunc_ln58_2_reg_2170_reg[14]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_99),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [4]),
        .I3(\trunc_ln58_2_reg_2170[10]_i_8_n_0 ),
        .O(\trunc_ln58_2_reg_2170[10]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_2_reg_2170[10]_i_13 
       (.I0(\trunc_ln58_2_reg_2170_reg[14]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_100),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [3]),
        .I3(\trunc_ln58_2_reg_2170[10]_i_9_n_0 ),
        .O(\trunc_ln58_2_reg_2170[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_2_reg_2170[10]_i_14 
       (.I0(\trunc_ln58_2_reg_2170_reg[10]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_101),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [2]),
        .I3(\trunc_ln58_2_reg_2170[10]_i_10_n_0 ),
        .O(\trunc_ln58_2_reg_2170[10]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[10]_i_16 
       (.I0(mul_ln53_1_reg_2129_reg_n_105),
        .O(\trunc_ln58_2_reg_2170[10]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[10]_i_17 
       (.I0(mul_ln53_1_reg_2129_reg_n_101),
        .O(\trunc_ln58_2_reg_2170[10]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[10]_i_18 
       (.I0(mul_ln53_1_reg_2129_reg_n_102),
        .O(\trunc_ln58_2_reg_2170[10]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[10]_i_19 
       (.I0(mul_ln53_1_reg_2129_reg_n_103),
        .O(\trunc_ln58_2_reg_2170[10]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[10]_i_20 
       (.I0(mul_ln53_1_reg_2129_reg_n_104),
        .O(\trunc_ln58_2_reg_2170[10]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[10]_i_3 
       (.I0(sub_ln58_2_fu_1198_p2[10]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [11]),
        .O(\trunc_ln58_2_reg_2170[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[10]_i_4 
       (.I0(sub_ln58_2_fu_1198_p2[9]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [10]),
        .O(\trunc_ln58_2_reg_2170[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[10]_i_5 
       (.I0(sub_ln58_2_fu_1198_p2[8]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [9]),
        .O(\trunc_ln58_2_reg_2170[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[10]_i_6 
       (.I0(sub_ln58_2_fu_1198_p2[7]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [8]),
        .O(\trunc_ln58_2_reg_2170[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[10]_i_7 
       (.I0(\trunc_ln58_2_reg_2170_reg[14]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_99),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [4]),
        .O(\trunc_ln58_2_reg_2170[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[10]_i_8 
       (.I0(\trunc_ln58_2_reg_2170_reg[14]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_100),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [3]),
        .O(\trunc_ln58_2_reg_2170[10]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[10]_i_9 
       (.I0(\trunc_ln58_2_reg_2170_reg[10]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_101),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [2]),
        .O(\trunc_ln58_2_reg_2170[10]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[14]_i_10 
       (.I0(\trunc_ln58_2_reg_2170_reg[14]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_98),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [5]),
        .O(\trunc_ln58_2_reg_2170[14]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_2_reg_2170[14]_i_11 
       (.I0(\trunc_ln58_2_reg_2170_reg[18]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_94),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [9]),
        .I3(\trunc_ln58_2_reg_2170[14]_i_7_n_0 ),
        .O(\trunc_ln58_2_reg_2170[14]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_2_reg_2170[14]_i_12 
       (.I0(\trunc_ln58_2_reg_2170_reg[18]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_95),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [8]),
        .I3(\trunc_ln58_2_reg_2170[14]_i_8_n_0 ),
        .O(\trunc_ln58_2_reg_2170[14]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_2_reg_2170[14]_i_13 
       (.I0(\trunc_ln58_2_reg_2170_reg[18]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_96),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [7]),
        .I3(\trunc_ln58_2_reg_2170[14]_i_9_n_0 ),
        .O(\trunc_ln58_2_reg_2170[14]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_2_reg_2170[14]_i_14 
       (.I0(\trunc_ln58_2_reg_2170_reg[14]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_97),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [6]),
        .I3(\trunc_ln58_2_reg_2170[14]_i_10_n_0 ),
        .O(\trunc_ln58_2_reg_2170[14]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[14]_i_16 
       (.I0(mul_ln53_1_reg_2129_reg_n_97),
        .O(\trunc_ln58_2_reg_2170[14]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[14]_i_17 
       (.I0(mul_ln53_1_reg_2129_reg_n_98),
        .O(\trunc_ln58_2_reg_2170[14]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[14]_i_18 
       (.I0(mul_ln53_1_reg_2129_reg_n_99),
        .O(\trunc_ln58_2_reg_2170[14]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[14]_i_19 
       (.I0(mul_ln53_1_reg_2129_reg_n_100),
        .O(\trunc_ln58_2_reg_2170[14]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[14]_i_3 
       (.I0(sub_ln58_2_fu_1198_p2[14]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [15]),
        .O(\trunc_ln58_2_reg_2170[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[14]_i_4 
       (.I0(sub_ln58_2_fu_1198_p2[13]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [14]),
        .O(\trunc_ln58_2_reg_2170[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[14]_i_5 
       (.I0(sub_ln58_2_fu_1198_p2[12]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [13]),
        .O(\trunc_ln58_2_reg_2170[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[14]_i_6 
       (.I0(sub_ln58_2_fu_1198_p2[11]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [12]),
        .O(\trunc_ln58_2_reg_2170[14]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[14]_i_7 
       (.I0(\trunc_ln58_2_reg_2170_reg[18]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_95),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [8]),
        .O(\trunc_ln58_2_reg_2170[14]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[14]_i_8 
       (.I0(\trunc_ln58_2_reg_2170_reg[18]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_96),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [7]),
        .O(\trunc_ln58_2_reg_2170[14]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[14]_i_9 
       (.I0(\trunc_ln58_2_reg_2170_reg[14]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_97),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [6]),
        .O(\trunc_ln58_2_reg_2170[14]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[18]_i_10 
       (.I0(\trunc_ln58_2_reg_2170_reg[18]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_94),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [9]),
        .O(\trunc_ln58_2_reg_2170[18]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_2_reg_2170[18]_i_11 
       (.I0(\trunc_ln58_2_reg_2170[18]_i_7_n_0 ),
        .I1(\trunc_ln58_2_reg_2170_reg[22]_i_15_n_5 ),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [13]),
        .I3(mul_ln50_reg_2116_reg_n_90),
        .O(\trunc_ln58_2_reg_2170[18]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_2_reg_2170[18]_i_12 
       (.I0(\trunc_ln58_2_reg_2170_reg[22]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_91),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [12]),
        .I3(\trunc_ln58_2_reg_2170[18]_i_8_n_0 ),
        .O(\trunc_ln58_2_reg_2170[18]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_2_reg_2170[18]_i_13 
       (.I0(\trunc_ln58_2_reg_2170_reg[22]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_92),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [11]),
        .I3(\trunc_ln58_2_reg_2170[18]_i_9_n_0 ),
        .O(\trunc_ln58_2_reg_2170[18]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_2_reg_2170[18]_i_14 
       (.I0(\trunc_ln58_2_reg_2170_reg[18]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_93),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [10]),
        .I3(\trunc_ln58_2_reg_2170[18]_i_10_n_0 ),
        .O(\trunc_ln58_2_reg_2170[18]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[18]_i_16 
       (.I0(mul_ln53_1_reg_2129_reg_n_93),
        .O(\trunc_ln58_2_reg_2170[18]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[18]_i_17 
       (.I0(mul_ln53_1_reg_2129_reg_n_94),
        .O(\trunc_ln58_2_reg_2170[18]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[18]_i_18 
       (.I0(mul_ln53_1_reg_2129_reg_n_95),
        .O(\trunc_ln58_2_reg_2170[18]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[18]_i_19 
       (.I0(mul_ln53_1_reg_2129_reg_n_96),
        .O(\trunc_ln58_2_reg_2170[18]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[18]_i_3 
       (.I0(sub_ln58_2_fu_1198_p2[18]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [19]),
        .O(\trunc_ln58_2_reg_2170[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[18]_i_4 
       (.I0(sub_ln58_2_fu_1198_p2[17]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [18]),
        .O(\trunc_ln58_2_reg_2170[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[18]_i_5 
       (.I0(sub_ln58_2_fu_1198_p2[16]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [17]),
        .O(\trunc_ln58_2_reg_2170[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[18]_i_6 
       (.I0(sub_ln58_2_fu_1198_p2[15]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [16]),
        .O(\trunc_ln58_2_reg_2170[18]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[18]_i_7 
       (.I0(\trunc_ln58_2_reg_2170_reg[22]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_91),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [12]),
        .O(\trunc_ln58_2_reg_2170[18]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[18]_i_8 
       (.I0(\trunc_ln58_2_reg_2170_reg[22]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_92),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [11]),
        .O(\trunc_ln58_2_reg_2170[18]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[18]_i_9 
       (.I0(\trunc_ln58_2_reg_2170_reg[18]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_93),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [10]),
        .O(\trunc_ln58_2_reg_2170[18]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[22]_i_10 
       (.I0(\trunc_ln58_2_reg_2170_reg[22]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_90),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [13]),
        .O(\trunc_ln58_2_reg_2170[22]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[22]_i_11 
       (.I0(mul_ln50_reg_2116_reg_n_87),
        .I1(\trunc_ln58_2_reg_2170_reg[26]_i_15_n_6 ),
        .I2(\trunc_ln58_2_reg_2170_reg[26]_i_15_n_5 ),
        .I3(mul_ln50_reg_2116_reg_n_86),
        .O(\trunc_ln58_2_reg_2170[22]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[22]_i_12 
       (.I0(mul_ln50_reg_2116_reg_n_88),
        .I1(\trunc_ln58_2_reg_2170_reg[26]_i_15_n_7 ),
        .I2(\trunc_ln58_2_reg_2170_reg[26]_i_15_n_6 ),
        .I3(mul_ln50_reg_2116_reg_n_87),
        .O(\trunc_ln58_2_reg_2170[22]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[22]_i_13 
       (.I0(mul_ln50_reg_2116_reg_n_89),
        .I1(\trunc_ln58_2_reg_2170_reg[22]_i_15_n_4 ),
        .I2(\trunc_ln58_2_reg_2170_reg[26]_i_15_n_7 ),
        .I3(mul_ln50_reg_2116_reg_n_88),
        .O(\trunc_ln58_2_reg_2170[22]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \trunc_ln58_2_reg_2170[22]_i_14 
       (.I0(\zext_ln140_cast_reg_1995_reg[15]_0 [13]),
        .I1(mul_ln50_reg_2116_reg_n_90),
        .I2(\trunc_ln58_2_reg_2170_reg[22]_i_15_n_5 ),
        .I3(\trunc_ln58_2_reg_2170_reg[22]_i_15_n_4 ),
        .I4(mul_ln50_reg_2116_reg_n_89),
        .O(\trunc_ln58_2_reg_2170[22]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[22]_i_16 
       (.I0(mul_ln53_1_reg_2129_reg_n_89),
        .O(\trunc_ln58_2_reg_2170[22]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[22]_i_17 
       (.I0(mul_ln53_1_reg_2129_reg_n_90),
        .O(\trunc_ln58_2_reg_2170[22]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[22]_i_18 
       (.I0(mul_ln53_1_reg_2129_reg_n_91),
        .O(\trunc_ln58_2_reg_2170[22]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[22]_i_19 
       (.I0(mul_ln53_1_reg_2129_reg_n_92),
        .O(\trunc_ln58_2_reg_2170[22]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[22]_i_3 
       (.I0(sub_ln58_2_fu_1198_p2[22]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [23]),
        .O(\trunc_ln58_2_reg_2170[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[22]_i_4 
       (.I0(sub_ln58_2_fu_1198_p2[21]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [22]),
        .O(\trunc_ln58_2_reg_2170[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[22]_i_5 
       (.I0(sub_ln58_2_fu_1198_p2[20]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [21]),
        .O(\trunc_ln58_2_reg_2170[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[22]_i_6 
       (.I0(sub_ln58_2_fu_1198_p2[19]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [20]),
        .O(\trunc_ln58_2_reg_2170[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_2_reg_2170[22]_i_7 
       (.I0(\trunc_ln58_2_reg_2170_reg[26]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_87),
        .O(\trunc_ln58_2_reg_2170[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_2_reg_2170[22]_i_8 
       (.I0(\trunc_ln58_2_reg_2170_reg[26]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_88),
        .O(\trunc_ln58_2_reg_2170[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_2_reg_2170[22]_i_9 
       (.I0(\trunc_ln58_2_reg_2170_reg[22]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_89),
        .O(\trunc_ln58_2_reg_2170[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_2_reg_2170[26]_i_10 
       (.I0(\trunc_ln58_2_reg_2170_reg[26]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_86),
        .O(\trunc_ln58_2_reg_2170[26]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[26]_i_11 
       (.I0(mul_ln50_reg_2116_reg_n_83),
        .I1(\trunc_ln58_2_reg_2170_reg[29]_i_20_n_6 ),
        .I2(\trunc_ln58_2_reg_2170_reg[29]_i_20_n_5 ),
        .I3(mul_ln50_reg_2116_reg_n_82),
        .O(\trunc_ln58_2_reg_2170[26]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[26]_i_12 
       (.I0(mul_ln50_reg_2116_reg_n_84),
        .I1(\trunc_ln58_2_reg_2170_reg[29]_i_20_n_7 ),
        .I2(\trunc_ln58_2_reg_2170_reg[29]_i_20_n_6 ),
        .I3(mul_ln50_reg_2116_reg_n_83),
        .O(\trunc_ln58_2_reg_2170[26]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[26]_i_13 
       (.I0(mul_ln50_reg_2116_reg_n_85),
        .I1(\trunc_ln58_2_reg_2170_reg[26]_i_15_n_4 ),
        .I2(\trunc_ln58_2_reg_2170_reg[29]_i_20_n_7 ),
        .I3(mul_ln50_reg_2116_reg_n_84),
        .O(\trunc_ln58_2_reg_2170[26]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[26]_i_14 
       (.I0(mul_ln50_reg_2116_reg_n_86),
        .I1(\trunc_ln58_2_reg_2170_reg[26]_i_15_n_5 ),
        .I2(\trunc_ln58_2_reg_2170_reg[26]_i_15_n_4 ),
        .I3(mul_ln50_reg_2116_reg_n_85),
        .O(\trunc_ln58_2_reg_2170[26]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[26]_i_16 
       (.I0(mul_ln53_1_reg_2129_reg_n_85),
        .O(\trunc_ln58_2_reg_2170[26]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[26]_i_17 
       (.I0(mul_ln53_1_reg_2129_reg_n_86),
        .O(\trunc_ln58_2_reg_2170[26]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[26]_i_18 
       (.I0(mul_ln53_1_reg_2129_reg_n_87),
        .O(\trunc_ln58_2_reg_2170[26]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[26]_i_19 
       (.I0(mul_ln53_1_reg_2129_reg_n_88),
        .O(\trunc_ln58_2_reg_2170[26]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[26]_i_3 
       (.I0(sub_ln58_2_fu_1198_p2[26]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [27]),
        .O(\trunc_ln58_2_reg_2170[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[26]_i_4 
       (.I0(sub_ln58_2_fu_1198_p2[25]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [26]),
        .O(\trunc_ln58_2_reg_2170[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[26]_i_5 
       (.I0(sub_ln58_2_fu_1198_p2[24]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [25]),
        .O(\trunc_ln58_2_reg_2170[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[26]_i_6 
       (.I0(sub_ln58_2_fu_1198_p2[23]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [24]),
        .O(\trunc_ln58_2_reg_2170[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_2_reg_2170[26]_i_7 
       (.I0(\trunc_ln58_2_reg_2170_reg[29]_i_20_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_83),
        .O(\trunc_ln58_2_reg_2170[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_2_reg_2170[26]_i_8 
       (.I0(\trunc_ln58_2_reg_2170_reg[29]_i_20_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_84),
        .O(\trunc_ln58_2_reg_2170[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_2_reg_2170[26]_i_9 
       (.I0(\trunc_ln58_2_reg_2170_reg[26]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_85),
        .O(\trunc_ln58_2_reg_2170[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_2_reg_2170[29]_i_10 
       (.I0(\trunc_ln58_2_reg_2170_reg[29]_i_18_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_79),
        .O(\trunc_ln58_2_reg_2170[29]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_2_reg_2170[29]_i_11 
       (.I0(\trunc_ln58_2_reg_2170_reg[29]_i_18_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_80),
        .O(\trunc_ln58_2_reg_2170[29]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_2_reg_2170[29]_i_12 
       (.I0(\trunc_ln58_2_reg_2170_reg[29]_i_20_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_81),
        .O(\trunc_ln58_2_reg_2170[29]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_2_reg_2170[29]_i_13 
       (.I0(\trunc_ln58_2_reg_2170_reg[29]_i_20_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_82),
        .O(\trunc_ln58_2_reg_2170[29]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[29]_i_14 
       (.I0(mul_ln50_reg_2116_reg_n_79),
        .I1(\trunc_ln58_2_reg_2170_reg[29]_i_18_n_6 ),
        .I2(\trunc_ln58_2_reg_2170_reg[29]_i_18_n_5 ),
        .I3(mul_ln50_reg_2116_reg_n_78),
        .O(\trunc_ln58_2_reg_2170[29]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[29]_i_15 
       (.I0(mul_ln50_reg_2116_reg_n_80),
        .I1(\trunc_ln58_2_reg_2170_reg[29]_i_18_n_7 ),
        .I2(\trunc_ln58_2_reg_2170_reg[29]_i_18_n_6 ),
        .I3(mul_ln50_reg_2116_reg_n_79),
        .O(\trunc_ln58_2_reg_2170[29]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[29]_i_16 
       (.I0(mul_ln50_reg_2116_reg_n_81),
        .I1(\trunc_ln58_2_reg_2170_reg[29]_i_20_n_4 ),
        .I2(\trunc_ln58_2_reg_2170_reg[29]_i_18_n_7 ),
        .I3(mul_ln50_reg_2116_reg_n_80),
        .O(\trunc_ln58_2_reg_2170[29]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[29]_i_17 
       (.I0(mul_ln50_reg_2116_reg_n_82),
        .I1(\trunc_ln58_2_reg_2170_reg[29]_i_20_n_5 ),
        .I2(\trunc_ln58_2_reg_2170_reg[29]_i_20_n_4 ),
        .I3(mul_ln50_reg_2116_reg_n_81),
        .O(\trunc_ln58_2_reg_2170[29]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[29]_i_21 
       (.I0(mul_ln53_1_reg_2129_reg_n_77),
        .O(\trunc_ln58_2_reg_2170[29]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[29]_i_22 
       (.I0(mul_ln53_1_reg_2129_reg_n_78),
        .O(\trunc_ln58_2_reg_2170[29]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[29]_i_23 
       (.I0(mul_ln53_1_reg_2129_reg_n_79),
        .O(\trunc_ln58_2_reg_2170[29]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[29]_i_24 
       (.I0(mul_ln53_1_reg_2129_reg_n_80),
        .O(\trunc_ln58_2_reg_2170[29]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[29]_i_25 
       (.I0(mul_ln53_1_reg_2129_reg_n_76),
        .O(\trunc_ln58_2_reg_2170[29]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[29]_i_26 
       (.I0(mul_ln53_1_reg_2129_reg_n_81),
        .O(\trunc_ln58_2_reg_2170[29]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[29]_i_27 
       (.I0(mul_ln53_1_reg_2129_reg_n_82),
        .O(\trunc_ln58_2_reg_2170[29]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[29]_i_28 
       (.I0(mul_ln53_1_reg_2129_reg_n_83),
        .O(\trunc_ln58_2_reg_2170[29]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_2_reg_2170[29]_i_29 
       (.I0(mul_ln53_1_reg_2129_reg_n_84),
        .O(\trunc_ln58_2_reg_2170[29]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[29]_i_4 
       (.I0(sub_ln58_2_fu_1198_p2[29]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [30]),
        .O(\trunc_ln58_2_reg_2170[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[29]_i_5 
       (.I0(sub_ln58_2_fu_1198_p2[28]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [29]),
        .O(\trunc_ln58_2_reg_2170[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[29]_i_6 
       (.I0(sub_ln58_2_fu_1198_p2[27]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [28]),
        .O(\trunc_ln58_2_reg_2170[29]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_2_reg_2170[29]_i_7 
       (.I0(\trunc_ln58_2_reg_2170_reg[29]_i_18_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_78),
        .O(\trunc_ln58_2_reg_2170[29]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[29]_i_8 
       (.I0(mul_ln50_reg_2116_reg_n_77),
        .I1(\trunc_ln58_2_reg_2170_reg[29]_i_18_n_4 ),
        .I2(mul_ln50_reg_2116_reg_n_76),
        .I3(\trunc_ln58_2_reg_2170_reg[29]_i_19_n_7 ),
        .O(\trunc_ln58_2_reg_2170[29]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[29]_i_9 
       (.I0(mul_ln50_reg_2116_reg_n_78),
        .I1(\trunc_ln58_2_reg_2170_reg[29]_i_18_n_5 ),
        .I2(\trunc_ln58_2_reg_2170_reg[29]_i_18_n_4 ),
        .I3(mul_ln50_reg_2116_reg_n_77),
        .O(\trunc_ln58_2_reg_2170[29]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[2]_i_2 
       (.I0(sub_ln58_2_fu_1198_p2[2]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [3]),
        .O(\trunc_ln58_2_reg_2170[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[2]_i_3 
       (.I0(sub_ln58_2_fu_1198_p2[1]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [2]),
        .O(\trunc_ln58_2_reg_2170[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[2]_i_4 
       (.I0(sub_ln58_2_fu_1198_p2[0]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [1]),
        .O(\trunc_ln58_2_reg_2170[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_2_reg_2170[6]_i_10 
       (.I0(\trunc_ln58_2_reg_2170_reg[10]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_102),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [1]),
        .I3(\trunc_ln58_2_reg_2170[6]_i_7_n_0 ),
        .O(\trunc_ln58_2_reg_2170[6]_i_10_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \trunc_ln58_2_reg_2170[6]_i_11 
       (.I0(\trunc_ln58_2_reg_2170_reg[10]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_103),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [0]),
        .I3(mul_ln50_reg_2116_reg_n_104),
        .I4(\trunc_ln58_2_reg_2170_reg[10]_i_15_n_7 ),
        .O(\trunc_ln58_2_reg_2170[6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_2_reg_2170[6]_i_12 
       (.I0(mul_ln50_reg_2116_reg_n_105),
        .I1(mul_ln53_1_reg_2129_reg_n_105),
        .I2(\trunc_ln58_2_reg_2170_reg[10]_i_15_n_7 ),
        .I3(mul_ln50_reg_2116_reg_n_104),
        .O(\trunc_ln58_2_reg_2170[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln58_2_reg_2170[6]_i_13 
       (.I0(mul_ln50_reg_2116_reg_n_105),
        .I1(mul_ln53_1_reg_2129_reg_n_105),
        .O(\trunc_ln58_2_reg_2170[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[6]_i_3 
       (.I0(sub_ln58_2_fu_1198_p2[6]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [7]),
        .O(\trunc_ln58_2_reg_2170[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[6]_i_4 
       (.I0(sub_ln58_2_fu_1198_p2[5]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [6]),
        .O(\trunc_ln58_2_reg_2170[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[6]_i_5 
       (.I0(sub_ln58_2_fu_1198_p2[4]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [5]),
        .O(\trunc_ln58_2_reg_2170[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_2_reg_2170[6]_i_6 
       (.I0(sub_ln58_2_fu_1198_p2[3]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [4]),
        .O(\trunc_ln58_2_reg_2170[6]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_2_reg_2170[6]_i_7 
       (.I0(\trunc_ln58_2_reg_2170_reg[10]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_103),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [0]),
        .O(\trunc_ln58_2_reg_2170[6]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln58_2_reg_2170[6]_i_8 
       (.I0(mul_ln50_reg_2116_reg_n_103),
        .I1(\zext_ln140_cast_reg_1995_reg[15]_0 [0]),
        .I2(\trunc_ln58_2_reg_2170_reg[10]_i_15_n_6 ),
        .O(\trunc_ln58_2_reg_2170[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_2_reg_2170[6]_i_9 
       (.I0(mul_ln53_1_reg_2129_reg_n_105),
        .I1(mul_ln50_reg_2116_reg_n_105),
        .O(\trunc_ln58_2_reg_2170[6]_i_9_n_0 ));
  FDRE \trunc_ln58_2_reg_2170_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[2]),
        .Q(trunc_ln58_2_reg_2170[0]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[12]),
        .Q(trunc_ln58_2_reg_2170[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[10]_i_1 
       (.CI(\trunc_ln58_2_reg_2170_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[10]_i_1_n_0 ,\trunc_ln58_2_reg_2170_reg[10]_i_1_n_1 ,\trunc_ln58_2_reg_2170_reg[10]_i_1_n_2 ,\trunc_ln58_2_reg_2170_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_2_fu_1198_p2[10:7]),
        .O(add_ln58_2_fu_1211_p2[12:9]),
        .S({\trunc_ln58_2_reg_2170[10]_i_3_n_0 ,\trunc_ln58_2_reg_2170[10]_i_4_n_0 ,\trunc_ln58_2_reg_2170[10]_i_5_n_0 ,\trunc_ln58_2_reg_2170[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[10]_i_15 
       (.CI(1'b0),
        .CO({\trunc_ln58_2_reg_2170_reg[10]_i_15_n_0 ,\trunc_ln58_2_reg_2170_reg[10]_i_15_n_1 ,\trunc_ln58_2_reg_2170_reg[10]_i_15_n_2 ,\trunc_ln58_2_reg_2170_reg[10]_i_15_n_3 }),
        .CYINIT(\trunc_ln58_2_reg_2170[10]_i_16_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_2_reg_2170_reg[10]_i_15_n_4 ,\trunc_ln58_2_reg_2170_reg[10]_i_15_n_5 ,\trunc_ln58_2_reg_2170_reg[10]_i_15_n_6 ,\trunc_ln58_2_reg_2170_reg[10]_i_15_n_7 }),
        .S({\trunc_ln58_2_reg_2170[10]_i_17_n_0 ,\trunc_ln58_2_reg_2170[10]_i_18_n_0 ,\trunc_ln58_2_reg_2170[10]_i_19_n_0 ,\trunc_ln58_2_reg_2170[10]_i_20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[10]_i_2 
       (.CI(\trunc_ln58_2_reg_2170_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[10]_i_2_n_0 ,\trunc_ln58_2_reg_2170_reg[10]_i_2_n_1 ,\trunc_ln58_2_reg_2170_reg[10]_i_2_n_2 ,\trunc_ln58_2_reg_2170_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_2_reg_2170[10]_i_7_n_0 ,\trunc_ln58_2_reg_2170[10]_i_8_n_0 ,\trunc_ln58_2_reg_2170[10]_i_9_n_0 ,\trunc_ln58_2_reg_2170[10]_i_10_n_0 }),
        .O(sub_ln58_2_fu_1198_p2[7:4]),
        .S({\trunc_ln58_2_reg_2170[10]_i_11_n_0 ,\trunc_ln58_2_reg_2170[10]_i_12_n_0 ,\trunc_ln58_2_reg_2170[10]_i_13_n_0 ,\trunc_ln58_2_reg_2170[10]_i_14_n_0 }));
  FDRE \trunc_ln58_2_reg_2170_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[13]),
        .Q(trunc_ln58_2_reg_2170[11]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[14]),
        .Q(trunc_ln58_2_reg_2170[12]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[15]),
        .Q(trunc_ln58_2_reg_2170[13]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[16]),
        .Q(trunc_ln58_2_reg_2170[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[14]_i_1 
       (.CI(\trunc_ln58_2_reg_2170_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[14]_i_1_n_0 ,\trunc_ln58_2_reg_2170_reg[14]_i_1_n_1 ,\trunc_ln58_2_reg_2170_reg[14]_i_1_n_2 ,\trunc_ln58_2_reg_2170_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_2_fu_1198_p2[14:11]),
        .O(add_ln58_2_fu_1211_p2[16:13]),
        .S({\trunc_ln58_2_reg_2170[14]_i_3_n_0 ,\trunc_ln58_2_reg_2170[14]_i_4_n_0 ,\trunc_ln58_2_reg_2170[14]_i_5_n_0 ,\trunc_ln58_2_reg_2170[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[14]_i_15 
       (.CI(\trunc_ln58_2_reg_2170_reg[10]_i_15_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[14]_i_15_n_0 ,\trunc_ln58_2_reg_2170_reg[14]_i_15_n_1 ,\trunc_ln58_2_reg_2170_reg[14]_i_15_n_2 ,\trunc_ln58_2_reg_2170_reg[14]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_2_reg_2170_reg[14]_i_15_n_4 ,\trunc_ln58_2_reg_2170_reg[14]_i_15_n_5 ,\trunc_ln58_2_reg_2170_reg[14]_i_15_n_6 ,\trunc_ln58_2_reg_2170_reg[14]_i_15_n_7 }),
        .S({\trunc_ln58_2_reg_2170[14]_i_16_n_0 ,\trunc_ln58_2_reg_2170[14]_i_17_n_0 ,\trunc_ln58_2_reg_2170[14]_i_18_n_0 ,\trunc_ln58_2_reg_2170[14]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[14]_i_2 
       (.CI(\trunc_ln58_2_reg_2170_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[14]_i_2_n_0 ,\trunc_ln58_2_reg_2170_reg[14]_i_2_n_1 ,\trunc_ln58_2_reg_2170_reg[14]_i_2_n_2 ,\trunc_ln58_2_reg_2170_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_2_reg_2170[14]_i_7_n_0 ,\trunc_ln58_2_reg_2170[14]_i_8_n_0 ,\trunc_ln58_2_reg_2170[14]_i_9_n_0 ,\trunc_ln58_2_reg_2170[14]_i_10_n_0 }),
        .O(sub_ln58_2_fu_1198_p2[11:8]),
        .S({\trunc_ln58_2_reg_2170[14]_i_11_n_0 ,\trunc_ln58_2_reg_2170[14]_i_12_n_0 ,\trunc_ln58_2_reg_2170[14]_i_13_n_0 ,\trunc_ln58_2_reg_2170[14]_i_14_n_0 }));
  FDRE \trunc_ln58_2_reg_2170_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[17]),
        .Q(trunc_ln58_2_reg_2170[15]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[18]),
        .Q(trunc_ln58_2_reg_2170[16]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[19]),
        .Q(trunc_ln58_2_reg_2170[17]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[20]),
        .Q(trunc_ln58_2_reg_2170[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[18]_i_1 
       (.CI(\trunc_ln58_2_reg_2170_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[18]_i_1_n_0 ,\trunc_ln58_2_reg_2170_reg[18]_i_1_n_1 ,\trunc_ln58_2_reg_2170_reg[18]_i_1_n_2 ,\trunc_ln58_2_reg_2170_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_2_fu_1198_p2[18:15]),
        .O(add_ln58_2_fu_1211_p2[20:17]),
        .S({\trunc_ln58_2_reg_2170[18]_i_3_n_0 ,\trunc_ln58_2_reg_2170[18]_i_4_n_0 ,\trunc_ln58_2_reg_2170[18]_i_5_n_0 ,\trunc_ln58_2_reg_2170[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[18]_i_15 
       (.CI(\trunc_ln58_2_reg_2170_reg[14]_i_15_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[18]_i_15_n_0 ,\trunc_ln58_2_reg_2170_reg[18]_i_15_n_1 ,\trunc_ln58_2_reg_2170_reg[18]_i_15_n_2 ,\trunc_ln58_2_reg_2170_reg[18]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_2_reg_2170_reg[18]_i_15_n_4 ,\trunc_ln58_2_reg_2170_reg[18]_i_15_n_5 ,\trunc_ln58_2_reg_2170_reg[18]_i_15_n_6 ,\trunc_ln58_2_reg_2170_reg[18]_i_15_n_7 }),
        .S({\trunc_ln58_2_reg_2170[18]_i_16_n_0 ,\trunc_ln58_2_reg_2170[18]_i_17_n_0 ,\trunc_ln58_2_reg_2170[18]_i_18_n_0 ,\trunc_ln58_2_reg_2170[18]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[18]_i_2 
       (.CI(\trunc_ln58_2_reg_2170_reg[14]_i_2_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[18]_i_2_n_0 ,\trunc_ln58_2_reg_2170_reg[18]_i_2_n_1 ,\trunc_ln58_2_reg_2170_reg[18]_i_2_n_2 ,\trunc_ln58_2_reg_2170_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_2_reg_2170[18]_i_7_n_0 ,\trunc_ln58_2_reg_2170[18]_i_8_n_0 ,\trunc_ln58_2_reg_2170[18]_i_9_n_0 ,\trunc_ln58_2_reg_2170[18]_i_10_n_0 }),
        .O(sub_ln58_2_fu_1198_p2[15:12]),
        .S({\trunc_ln58_2_reg_2170[18]_i_11_n_0 ,\trunc_ln58_2_reg_2170[18]_i_12_n_0 ,\trunc_ln58_2_reg_2170[18]_i_13_n_0 ,\trunc_ln58_2_reg_2170[18]_i_14_n_0 }));
  FDRE \trunc_ln58_2_reg_2170_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[21]),
        .Q(trunc_ln58_2_reg_2170[19]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[3]),
        .Q(trunc_ln58_2_reg_2170[1]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[22]),
        .Q(trunc_ln58_2_reg_2170[20]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[23]),
        .Q(trunc_ln58_2_reg_2170[21]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[24]),
        .Q(trunc_ln58_2_reg_2170[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[22]_i_1 
       (.CI(\trunc_ln58_2_reg_2170_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[22]_i_1_n_0 ,\trunc_ln58_2_reg_2170_reg[22]_i_1_n_1 ,\trunc_ln58_2_reg_2170_reg[22]_i_1_n_2 ,\trunc_ln58_2_reg_2170_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_2_fu_1198_p2[22:19]),
        .O(add_ln58_2_fu_1211_p2[24:21]),
        .S({\trunc_ln58_2_reg_2170[22]_i_3_n_0 ,\trunc_ln58_2_reg_2170[22]_i_4_n_0 ,\trunc_ln58_2_reg_2170[22]_i_5_n_0 ,\trunc_ln58_2_reg_2170[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[22]_i_15 
       (.CI(\trunc_ln58_2_reg_2170_reg[18]_i_15_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[22]_i_15_n_0 ,\trunc_ln58_2_reg_2170_reg[22]_i_15_n_1 ,\trunc_ln58_2_reg_2170_reg[22]_i_15_n_2 ,\trunc_ln58_2_reg_2170_reg[22]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_2_reg_2170_reg[22]_i_15_n_4 ,\trunc_ln58_2_reg_2170_reg[22]_i_15_n_5 ,\trunc_ln58_2_reg_2170_reg[22]_i_15_n_6 ,\trunc_ln58_2_reg_2170_reg[22]_i_15_n_7 }),
        .S({\trunc_ln58_2_reg_2170[22]_i_16_n_0 ,\trunc_ln58_2_reg_2170[22]_i_17_n_0 ,\trunc_ln58_2_reg_2170[22]_i_18_n_0 ,\trunc_ln58_2_reg_2170[22]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[22]_i_2 
       (.CI(\trunc_ln58_2_reg_2170_reg[18]_i_2_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[22]_i_2_n_0 ,\trunc_ln58_2_reg_2170_reg[22]_i_2_n_1 ,\trunc_ln58_2_reg_2170_reg[22]_i_2_n_2 ,\trunc_ln58_2_reg_2170_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_2_reg_2170[22]_i_7_n_0 ,\trunc_ln58_2_reg_2170[22]_i_8_n_0 ,\trunc_ln58_2_reg_2170[22]_i_9_n_0 ,\trunc_ln58_2_reg_2170[22]_i_10_n_0 }),
        .O(sub_ln58_2_fu_1198_p2[19:16]),
        .S({\trunc_ln58_2_reg_2170[22]_i_11_n_0 ,\trunc_ln58_2_reg_2170[22]_i_12_n_0 ,\trunc_ln58_2_reg_2170[22]_i_13_n_0 ,\trunc_ln58_2_reg_2170[22]_i_14_n_0 }));
  FDRE \trunc_ln58_2_reg_2170_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[25]),
        .Q(trunc_ln58_2_reg_2170[23]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[26]),
        .Q(trunc_ln58_2_reg_2170[24]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[27]),
        .Q(trunc_ln58_2_reg_2170[25]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[28]),
        .Q(trunc_ln58_2_reg_2170[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[26]_i_1 
       (.CI(\trunc_ln58_2_reg_2170_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[26]_i_1_n_0 ,\trunc_ln58_2_reg_2170_reg[26]_i_1_n_1 ,\trunc_ln58_2_reg_2170_reg[26]_i_1_n_2 ,\trunc_ln58_2_reg_2170_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_2_fu_1198_p2[26:23]),
        .O(add_ln58_2_fu_1211_p2[28:25]),
        .S({\trunc_ln58_2_reg_2170[26]_i_3_n_0 ,\trunc_ln58_2_reg_2170[26]_i_4_n_0 ,\trunc_ln58_2_reg_2170[26]_i_5_n_0 ,\trunc_ln58_2_reg_2170[26]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[26]_i_15 
       (.CI(\trunc_ln58_2_reg_2170_reg[22]_i_15_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[26]_i_15_n_0 ,\trunc_ln58_2_reg_2170_reg[26]_i_15_n_1 ,\trunc_ln58_2_reg_2170_reg[26]_i_15_n_2 ,\trunc_ln58_2_reg_2170_reg[26]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_2_reg_2170_reg[26]_i_15_n_4 ,\trunc_ln58_2_reg_2170_reg[26]_i_15_n_5 ,\trunc_ln58_2_reg_2170_reg[26]_i_15_n_6 ,\trunc_ln58_2_reg_2170_reg[26]_i_15_n_7 }),
        .S({\trunc_ln58_2_reg_2170[26]_i_16_n_0 ,\trunc_ln58_2_reg_2170[26]_i_17_n_0 ,\trunc_ln58_2_reg_2170[26]_i_18_n_0 ,\trunc_ln58_2_reg_2170[26]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[26]_i_2 
       (.CI(\trunc_ln58_2_reg_2170_reg[22]_i_2_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[26]_i_2_n_0 ,\trunc_ln58_2_reg_2170_reg[26]_i_2_n_1 ,\trunc_ln58_2_reg_2170_reg[26]_i_2_n_2 ,\trunc_ln58_2_reg_2170_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_2_reg_2170[26]_i_7_n_0 ,\trunc_ln58_2_reg_2170[26]_i_8_n_0 ,\trunc_ln58_2_reg_2170[26]_i_9_n_0 ,\trunc_ln58_2_reg_2170[26]_i_10_n_0 }),
        .O(sub_ln58_2_fu_1198_p2[23:20]),
        .S({\trunc_ln58_2_reg_2170[26]_i_11_n_0 ,\trunc_ln58_2_reg_2170[26]_i_12_n_0 ,\trunc_ln58_2_reg_2170[26]_i_13_n_0 ,\trunc_ln58_2_reg_2170[26]_i_14_n_0 }));
  FDRE \trunc_ln58_2_reg_2170_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[29]),
        .Q(trunc_ln58_2_reg_2170[27]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[30]),
        .Q(trunc_ln58_2_reg_2170[28]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[31]),
        .Q(trunc_ln58_2_reg_2170[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[29]_i_1 
       (.CI(\trunc_ln58_2_reg_2170_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln58_2_reg_2170_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln58_2_reg_2170_reg[29]_i_1_n_2 ,\trunc_ln58_2_reg_2170_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln58_2_fu_1198_p2[28:27]}),
        .O({\NLW_trunc_ln58_2_reg_2170_reg[29]_i_1_O_UNCONNECTED [3],add_ln58_2_fu_1211_p2[31:29]}),
        .S({1'b0,\trunc_ln58_2_reg_2170[29]_i_4_n_0 ,\trunc_ln58_2_reg_2170[29]_i_5_n_0 ,\trunc_ln58_2_reg_2170[29]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[29]_i_18 
       (.CI(\trunc_ln58_2_reg_2170_reg[29]_i_20_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[29]_i_18_n_0 ,\trunc_ln58_2_reg_2170_reg[29]_i_18_n_1 ,\trunc_ln58_2_reg_2170_reg[29]_i_18_n_2 ,\trunc_ln58_2_reg_2170_reg[29]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_2_reg_2170_reg[29]_i_18_n_4 ,\trunc_ln58_2_reg_2170_reg[29]_i_18_n_5 ,\trunc_ln58_2_reg_2170_reg[29]_i_18_n_6 ,\trunc_ln58_2_reg_2170_reg[29]_i_18_n_7 }),
        .S({\trunc_ln58_2_reg_2170[29]_i_21_n_0 ,\trunc_ln58_2_reg_2170[29]_i_22_n_0 ,\trunc_ln58_2_reg_2170[29]_i_23_n_0 ,\trunc_ln58_2_reg_2170[29]_i_24_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[29]_i_19 
       (.CI(\trunc_ln58_2_reg_2170_reg[29]_i_18_n_0 ),
        .CO(\NLW_trunc_ln58_2_reg_2170_reg[29]_i_19_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln58_2_reg_2170_reg[29]_i_19_O_UNCONNECTED [3:1],\trunc_ln58_2_reg_2170_reg[29]_i_19_n_7 }),
        .S({1'b0,1'b0,1'b0,\trunc_ln58_2_reg_2170[29]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[29]_i_2 
       (.CI(\trunc_ln58_2_reg_2170_reg[29]_i_3_n_0 ),
        .CO({\NLW_trunc_ln58_2_reg_2170_reg[29]_i_2_CO_UNCONNECTED [3:1],\trunc_ln58_2_reg_2170_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln58_2_reg_2170[29]_i_7_n_0 }),
        .O({\NLW_trunc_ln58_2_reg_2170_reg[29]_i_2_O_UNCONNECTED [3:2],sub_ln58_2_fu_1198_p2[29:28]}),
        .S({1'b0,1'b0,\trunc_ln58_2_reg_2170[29]_i_8_n_0 ,\trunc_ln58_2_reg_2170[29]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[29]_i_20 
       (.CI(\trunc_ln58_2_reg_2170_reg[26]_i_15_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[29]_i_20_n_0 ,\trunc_ln58_2_reg_2170_reg[29]_i_20_n_1 ,\trunc_ln58_2_reg_2170_reg[29]_i_20_n_2 ,\trunc_ln58_2_reg_2170_reg[29]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_2_reg_2170_reg[29]_i_20_n_4 ,\trunc_ln58_2_reg_2170_reg[29]_i_20_n_5 ,\trunc_ln58_2_reg_2170_reg[29]_i_20_n_6 ,\trunc_ln58_2_reg_2170_reg[29]_i_20_n_7 }),
        .S({\trunc_ln58_2_reg_2170[29]_i_26_n_0 ,\trunc_ln58_2_reg_2170[29]_i_27_n_0 ,\trunc_ln58_2_reg_2170[29]_i_28_n_0 ,\trunc_ln58_2_reg_2170[29]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[29]_i_3 
       (.CI(\trunc_ln58_2_reg_2170_reg[26]_i_2_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[29]_i_3_n_0 ,\trunc_ln58_2_reg_2170_reg[29]_i_3_n_1 ,\trunc_ln58_2_reg_2170_reg[29]_i_3_n_2 ,\trunc_ln58_2_reg_2170_reg[29]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_2_reg_2170[29]_i_10_n_0 ,\trunc_ln58_2_reg_2170[29]_i_11_n_0 ,\trunc_ln58_2_reg_2170[29]_i_12_n_0 ,\trunc_ln58_2_reg_2170[29]_i_13_n_0 }),
        .O(sub_ln58_2_fu_1198_p2[27:24]),
        .S({\trunc_ln58_2_reg_2170[29]_i_14_n_0 ,\trunc_ln58_2_reg_2170[29]_i_15_n_0 ,\trunc_ln58_2_reg_2170[29]_i_16_n_0 ,\trunc_ln58_2_reg_2170[29]_i_17_n_0 }));
  FDRE \trunc_ln58_2_reg_2170_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[4]),
        .Q(trunc_ln58_2_reg_2170[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln58_2_reg_2170_reg[2]_i_1_n_0 ,\trunc_ln58_2_reg_2170_reg[2]_i_1_n_1 ,\trunc_ln58_2_reg_2170_reg[2]_i_1_n_2 ,\trunc_ln58_2_reg_2170_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln58_2_fu_1198_p2[2:0],1'b0}),
        .O({add_ln58_2_fu_1211_p2[4:2],\NLW_trunc_ln58_2_reg_2170_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln58_2_reg_2170[2]_i_2_n_0 ,\trunc_ln58_2_reg_2170[2]_i_3_n_0 ,\trunc_ln58_2_reg_2170[2]_i_4_n_0 ,\trunc_ln58_3_reg_2175_reg[29]_0 [0]}));
  FDRE \trunc_ln58_2_reg_2170_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[5]),
        .Q(trunc_ln58_2_reg_2170[3]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[6]),
        .Q(trunc_ln58_2_reg_2170[4]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[7]),
        .Q(trunc_ln58_2_reg_2170[5]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[8]),
        .Q(trunc_ln58_2_reg_2170[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[6]_i_1 
       (.CI(\trunc_ln58_2_reg_2170_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln58_2_reg_2170_reg[6]_i_1_n_0 ,\trunc_ln58_2_reg_2170_reg[6]_i_1_n_1 ,\trunc_ln58_2_reg_2170_reg[6]_i_1_n_2 ,\trunc_ln58_2_reg_2170_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_2_fu_1198_p2[6:3]),
        .O(add_ln58_2_fu_1211_p2[8:5]),
        .S({\trunc_ln58_2_reg_2170[6]_i_3_n_0 ,\trunc_ln58_2_reg_2170[6]_i_4_n_0 ,\trunc_ln58_2_reg_2170[6]_i_5_n_0 ,\trunc_ln58_2_reg_2170[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_2_reg_2170_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln58_2_reg_2170_reg[6]_i_2_n_0 ,\trunc_ln58_2_reg_2170_reg[6]_i_2_n_1 ,\trunc_ln58_2_reg_2170_reg[6]_i_2_n_2 ,\trunc_ln58_2_reg_2170_reg[6]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\trunc_ln58_2_reg_2170[6]_i_7_n_0 ,\trunc_ln58_2_reg_2170[6]_i_8_n_0 ,\trunc_ln58_2_reg_2170[6]_i_9_n_0 ,1'b1}),
        .O(sub_ln58_2_fu_1198_p2[3:0]),
        .S({\trunc_ln58_2_reg_2170[6]_i_10_n_0 ,\trunc_ln58_2_reg_2170[6]_i_11_n_0 ,\trunc_ln58_2_reg_2170[6]_i_12_n_0 ,\trunc_ln58_2_reg_2170[6]_i_13_n_0 }));
  FDRE \trunc_ln58_2_reg_2170_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[9]),
        .Q(trunc_ln58_2_reg_2170[7]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[10]),
        .Q(trunc_ln58_2_reg_2170[8]),
        .R(1'b0));
  FDRE \trunc_ln58_2_reg_2170_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_2_fu_1211_p2[11]),
        .Q(trunc_ln58_2_reg_2170[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[10]_i_10 
       (.I0(\trunc_ln58_3_reg_2175_reg[10]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_102),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [1]),
        .O(\trunc_ln58_3_reg_2175[10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_3_reg_2175[10]_i_11 
       (.I0(\trunc_ln58_3_reg_2175_reg[14]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_98),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [5]),
        .I3(\trunc_ln58_3_reg_2175[10]_i_7_n_0 ),
        .O(\trunc_ln58_3_reg_2175[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_3_reg_2175[10]_i_12 
       (.I0(\trunc_ln58_3_reg_2175_reg[14]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_99),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [4]),
        .I3(\trunc_ln58_3_reg_2175[10]_i_8_n_0 ),
        .O(\trunc_ln58_3_reg_2175[10]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_3_reg_2175[10]_i_13 
       (.I0(\trunc_ln58_3_reg_2175_reg[14]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_100),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [3]),
        .I3(\trunc_ln58_3_reg_2175[10]_i_9_n_0 ),
        .O(\trunc_ln58_3_reg_2175[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_3_reg_2175[10]_i_14 
       (.I0(\trunc_ln58_3_reg_2175_reg[10]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_101),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [2]),
        .I3(\trunc_ln58_3_reg_2175[10]_i_10_n_0 ),
        .O(\trunc_ln58_3_reg_2175[10]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[10]_i_16 
       (.I0(mul_ln53_2_reg_2134_reg_n_105),
        .O(\trunc_ln58_3_reg_2175[10]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[10]_i_17 
       (.I0(mul_ln53_2_reg_2134_reg_n_101),
        .O(\trunc_ln58_3_reg_2175[10]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[10]_i_18 
       (.I0(mul_ln53_2_reg_2134_reg_n_102),
        .O(\trunc_ln58_3_reg_2175[10]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[10]_i_19 
       (.I0(mul_ln53_2_reg_2134_reg_n_103),
        .O(\trunc_ln58_3_reg_2175[10]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[10]_i_20 
       (.I0(mul_ln53_2_reg_2134_reg_n_104),
        .O(\trunc_ln58_3_reg_2175[10]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[10]_i_3 
       (.I0(sub_ln58_3_fu_1240_p2[10]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [11]),
        .O(\trunc_ln58_3_reg_2175[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[10]_i_4 
       (.I0(sub_ln58_3_fu_1240_p2[9]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [10]),
        .O(\trunc_ln58_3_reg_2175[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[10]_i_5 
       (.I0(sub_ln58_3_fu_1240_p2[8]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [9]),
        .O(\trunc_ln58_3_reg_2175[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[10]_i_6 
       (.I0(sub_ln58_3_fu_1240_p2[7]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [8]),
        .O(\trunc_ln58_3_reg_2175[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[10]_i_7 
       (.I0(\trunc_ln58_3_reg_2175_reg[14]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_99),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [4]),
        .O(\trunc_ln58_3_reg_2175[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[10]_i_8 
       (.I0(\trunc_ln58_3_reg_2175_reg[14]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_100),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [3]),
        .O(\trunc_ln58_3_reg_2175[10]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[10]_i_9 
       (.I0(\trunc_ln58_3_reg_2175_reg[10]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_101),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [2]),
        .O(\trunc_ln58_3_reg_2175[10]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[14]_i_10 
       (.I0(\trunc_ln58_3_reg_2175_reg[14]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_98),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [5]),
        .O(\trunc_ln58_3_reg_2175[14]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_3_reg_2175[14]_i_11 
       (.I0(\trunc_ln58_3_reg_2175_reg[18]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_94),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [9]),
        .I3(\trunc_ln58_3_reg_2175[14]_i_7_n_0 ),
        .O(\trunc_ln58_3_reg_2175[14]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_3_reg_2175[14]_i_12 
       (.I0(\trunc_ln58_3_reg_2175_reg[18]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_95),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [8]),
        .I3(\trunc_ln58_3_reg_2175[14]_i_8_n_0 ),
        .O(\trunc_ln58_3_reg_2175[14]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_3_reg_2175[14]_i_13 
       (.I0(\trunc_ln58_3_reg_2175_reg[18]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_96),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [7]),
        .I3(\trunc_ln58_3_reg_2175[14]_i_9_n_0 ),
        .O(\trunc_ln58_3_reg_2175[14]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_3_reg_2175[14]_i_14 
       (.I0(\trunc_ln58_3_reg_2175_reg[14]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_97),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [6]),
        .I3(\trunc_ln58_3_reg_2175[14]_i_10_n_0 ),
        .O(\trunc_ln58_3_reg_2175[14]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[14]_i_16 
       (.I0(mul_ln53_2_reg_2134_reg_n_97),
        .O(\trunc_ln58_3_reg_2175[14]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[14]_i_17 
       (.I0(mul_ln53_2_reg_2134_reg_n_98),
        .O(\trunc_ln58_3_reg_2175[14]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[14]_i_18 
       (.I0(mul_ln53_2_reg_2134_reg_n_99),
        .O(\trunc_ln58_3_reg_2175[14]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[14]_i_19 
       (.I0(mul_ln53_2_reg_2134_reg_n_100),
        .O(\trunc_ln58_3_reg_2175[14]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[14]_i_3 
       (.I0(sub_ln58_3_fu_1240_p2[14]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [15]),
        .O(\trunc_ln58_3_reg_2175[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[14]_i_4 
       (.I0(sub_ln58_3_fu_1240_p2[13]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [14]),
        .O(\trunc_ln58_3_reg_2175[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[14]_i_5 
       (.I0(sub_ln58_3_fu_1240_p2[12]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [13]),
        .O(\trunc_ln58_3_reg_2175[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[14]_i_6 
       (.I0(sub_ln58_3_fu_1240_p2[11]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [12]),
        .O(\trunc_ln58_3_reg_2175[14]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[14]_i_7 
       (.I0(\trunc_ln58_3_reg_2175_reg[18]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_95),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [8]),
        .O(\trunc_ln58_3_reg_2175[14]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[14]_i_8 
       (.I0(\trunc_ln58_3_reg_2175_reg[18]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_96),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [7]),
        .O(\trunc_ln58_3_reg_2175[14]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[14]_i_9 
       (.I0(\trunc_ln58_3_reg_2175_reg[14]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_97),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [6]),
        .O(\trunc_ln58_3_reg_2175[14]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[18]_i_10 
       (.I0(\trunc_ln58_3_reg_2175_reg[18]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_94),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [9]),
        .O(\trunc_ln58_3_reg_2175[18]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_3_reg_2175[18]_i_11 
       (.I0(\trunc_ln58_3_reg_2175[18]_i_7_n_0 ),
        .I1(\trunc_ln58_3_reg_2175_reg[22]_i_15_n_5 ),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [13]),
        .I3(mul_ln50_reg_2116_reg_n_90),
        .O(\trunc_ln58_3_reg_2175[18]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_3_reg_2175[18]_i_12 
       (.I0(\trunc_ln58_3_reg_2175_reg[22]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_91),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [12]),
        .I3(\trunc_ln58_3_reg_2175[18]_i_8_n_0 ),
        .O(\trunc_ln58_3_reg_2175[18]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_3_reg_2175[18]_i_13 
       (.I0(\trunc_ln58_3_reg_2175_reg[22]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_92),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [11]),
        .I3(\trunc_ln58_3_reg_2175[18]_i_9_n_0 ),
        .O(\trunc_ln58_3_reg_2175[18]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_3_reg_2175[18]_i_14 
       (.I0(\trunc_ln58_3_reg_2175_reg[18]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_93),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [10]),
        .I3(\trunc_ln58_3_reg_2175[18]_i_10_n_0 ),
        .O(\trunc_ln58_3_reg_2175[18]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[18]_i_16 
       (.I0(mul_ln53_2_reg_2134_reg_n_93),
        .O(\trunc_ln58_3_reg_2175[18]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[18]_i_17 
       (.I0(mul_ln53_2_reg_2134_reg_n_94),
        .O(\trunc_ln58_3_reg_2175[18]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[18]_i_18 
       (.I0(mul_ln53_2_reg_2134_reg_n_95),
        .O(\trunc_ln58_3_reg_2175[18]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[18]_i_19 
       (.I0(mul_ln53_2_reg_2134_reg_n_96),
        .O(\trunc_ln58_3_reg_2175[18]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[18]_i_3 
       (.I0(sub_ln58_3_fu_1240_p2[18]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [19]),
        .O(\trunc_ln58_3_reg_2175[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[18]_i_4 
       (.I0(sub_ln58_3_fu_1240_p2[17]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [18]),
        .O(\trunc_ln58_3_reg_2175[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[18]_i_5 
       (.I0(sub_ln58_3_fu_1240_p2[16]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [17]),
        .O(\trunc_ln58_3_reg_2175[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[18]_i_6 
       (.I0(sub_ln58_3_fu_1240_p2[15]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [16]),
        .O(\trunc_ln58_3_reg_2175[18]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[18]_i_7 
       (.I0(\trunc_ln58_3_reg_2175_reg[22]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_91),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [12]),
        .O(\trunc_ln58_3_reg_2175[18]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[18]_i_8 
       (.I0(\trunc_ln58_3_reg_2175_reg[22]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_92),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [11]),
        .O(\trunc_ln58_3_reg_2175[18]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[18]_i_9 
       (.I0(\trunc_ln58_3_reg_2175_reg[18]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_93),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [10]),
        .O(\trunc_ln58_3_reg_2175[18]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[22]_i_10 
       (.I0(\trunc_ln58_3_reg_2175_reg[22]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_90),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [13]),
        .O(\trunc_ln58_3_reg_2175[22]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_3_reg_2175[22]_i_11 
       (.I0(mul_ln50_reg_2116_reg_n_87),
        .I1(\trunc_ln58_3_reg_2175_reg[26]_i_15_n_6 ),
        .I2(\trunc_ln58_3_reg_2175_reg[26]_i_15_n_5 ),
        .I3(mul_ln50_reg_2116_reg_n_86),
        .O(\trunc_ln58_3_reg_2175[22]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_3_reg_2175[22]_i_12 
       (.I0(mul_ln50_reg_2116_reg_n_88),
        .I1(\trunc_ln58_3_reg_2175_reg[26]_i_15_n_7 ),
        .I2(\trunc_ln58_3_reg_2175_reg[26]_i_15_n_6 ),
        .I3(mul_ln50_reg_2116_reg_n_87),
        .O(\trunc_ln58_3_reg_2175[22]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_3_reg_2175[22]_i_13 
       (.I0(mul_ln50_reg_2116_reg_n_89),
        .I1(\trunc_ln58_3_reg_2175_reg[22]_i_15_n_4 ),
        .I2(\trunc_ln58_3_reg_2175_reg[26]_i_15_n_7 ),
        .I3(mul_ln50_reg_2116_reg_n_88),
        .O(\trunc_ln58_3_reg_2175[22]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \trunc_ln58_3_reg_2175[22]_i_14 
       (.I0(\zext_ln140_cast_reg_1995_reg[15]_0 [13]),
        .I1(mul_ln50_reg_2116_reg_n_90),
        .I2(\trunc_ln58_3_reg_2175_reg[22]_i_15_n_5 ),
        .I3(\trunc_ln58_3_reg_2175_reg[22]_i_15_n_4 ),
        .I4(mul_ln50_reg_2116_reg_n_89),
        .O(\trunc_ln58_3_reg_2175[22]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[22]_i_16 
       (.I0(mul_ln53_2_reg_2134_reg_n_89),
        .O(\trunc_ln58_3_reg_2175[22]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[22]_i_17 
       (.I0(mul_ln53_2_reg_2134_reg_n_90),
        .O(\trunc_ln58_3_reg_2175[22]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[22]_i_18 
       (.I0(mul_ln53_2_reg_2134_reg_n_91),
        .O(\trunc_ln58_3_reg_2175[22]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[22]_i_19 
       (.I0(mul_ln53_2_reg_2134_reg_n_92),
        .O(\trunc_ln58_3_reg_2175[22]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[22]_i_3 
       (.I0(sub_ln58_3_fu_1240_p2[22]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [23]),
        .O(\trunc_ln58_3_reg_2175[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[22]_i_4 
       (.I0(sub_ln58_3_fu_1240_p2[21]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [22]),
        .O(\trunc_ln58_3_reg_2175[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[22]_i_5 
       (.I0(sub_ln58_3_fu_1240_p2[20]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [21]),
        .O(\trunc_ln58_3_reg_2175[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[22]_i_6 
       (.I0(sub_ln58_3_fu_1240_p2[19]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [20]),
        .O(\trunc_ln58_3_reg_2175[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_3_reg_2175[22]_i_7 
       (.I0(\trunc_ln58_3_reg_2175_reg[26]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_87),
        .O(\trunc_ln58_3_reg_2175[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_3_reg_2175[22]_i_8 
       (.I0(\trunc_ln58_3_reg_2175_reg[26]_i_15_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_88),
        .O(\trunc_ln58_3_reg_2175[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_3_reg_2175[22]_i_9 
       (.I0(\trunc_ln58_3_reg_2175_reg[22]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_89),
        .O(\trunc_ln58_3_reg_2175[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_3_reg_2175[26]_i_10 
       (.I0(\trunc_ln58_3_reg_2175_reg[26]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_86),
        .O(\trunc_ln58_3_reg_2175[26]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_3_reg_2175[26]_i_11 
       (.I0(mul_ln50_reg_2116_reg_n_83),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_i_20_n_6 ),
        .I2(\trunc_ln58_3_reg_2175_reg[29]_i_20_n_5 ),
        .I3(mul_ln50_reg_2116_reg_n_82),
        .O(\trunc_ln58_3_reg_2175[26]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_3_reg_2175[26]_i_12 
       (.I0(mul_ln50_reg_2116_reg_n_84),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_i_20_n_7 ),
        .I2(\trunc_ln58_3_reg_2175_reg[29]_i_20_n_6 ),
        .I3(mul_ln50_reg_2116_reg_n_83),
        .O(\trunc_ln58_3_reg_2175[26]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_3_reg_2175[26]_i_13 
       (.I0(mul_ln50_reg_2116_reg_n_85),
        .I1(\trunc_ln58_3_reg_2175_reg[26]_i_15_n_4 ),
        .I2(\trunc_ln58_3_reg_2175_reg[29]_i_20_n_7 ),
        .I3(mul_ln50_reg_2116_reg_n_84),
        .O(\trunc_ln58_3_reg_2175[26]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_3_reg_2175[26]_i_14 
       (.I0(mul_ln50_reg_2116_reg_n_86),
        .I1(\trunc_ln58_3_reg_2175_reg[26]_i_15_n_5 ),
        .I2(\trunc_ln58_3_reg_2175_reg[26]_i_15_n_4 ),
        .I3(mul_ln50_reg_2116_reg_n_85),
        .O(\trunc_ln58_3_reg_2175[26]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[26]_i_16 
       (.I0(mul_ln53_2_reg_2134_reg_n_85),
        .O(\trunc_ln58_3_reg_2175[26]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[26]_i_17 
       (.I0(mul_ln53_2_reg_2134_reg_n_86),
        .O(\trunc_ln58_3_reg_2175[26]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[26]_i_18 
       (.I0(mul_ln53_2_reg_2134_reg_n_87),
        .O(\trunc_ln58_3_reg_2175[26]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[26]_i_19 
       (.I0(mul_ln53_2_reg_2134_reg_n_88),
        .O(\trunc_ln58_3_reg_2175[26]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[26]_i_3 
       (.I0(sub_ln58_3_fu_1240_p2[26]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [27]),
        .O(\trunc_ln58_3_reg_2175[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[26]_i_4 
       (.I0(sub_ln58_3_fu_1240_p2[25]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [26]),
        .O(\trunc_ln58_3_reg_2175[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[26]_i_5 
       (.I0(sub_ln58_3_fu_1240_p2[24]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [25]),
        .O(\trunc_ln58_3_reg_2175[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[26]_i_6 
       (.I0(sub_ln58_3_fu_1240_p2[23]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [24]),
        .O(\trunc_ln58_3_reg_2175[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_3_reg_2175[26]_i_7 
       (.I0(\trunc_ln58_3_reg_2175_reg[29]_i_20_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_83),
        .O(\trunc_ln58_3_reg_2175[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_3_reg_2175[26]_i_8 
       (.I0(\trunc_ln58_3_reg_2175_reg[29]_i_20_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_84),
        .O(\trunc_ln58_3_reg_2175[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_3_reg_2175[26]_i_9 
       (.I0(\trunc_ln58_3_reg_2175_reg[26]_i_15_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_85),
        .O(\trunc_ln58_3_reg_2175[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_3_reg_2175[29]_i_10 
       (.I0(\trunc_ln58_3_reg_2175_reg[29]_i_18_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_79),
        .O(\trunc_ln58_3_reg_2175[29]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_3_reg_2175[29]_i_11 
       (.I0(\trunc_ln58_3_reg_2175_reg[29]_i_18_n_7 ),
        .I1(mul_ln50_reg_2116_reg_n_80),
        .O(\trunc_ln58_3_reg_2175[29]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_3_reg_2175[29]_i_12 
       (.I0(\trunc_ln58_3_reg_2175_reg[29]_i_20_n_4 ),
        .I1(mul_ln50_reg_2116_reg_n_81),
        .O(\trunc_ln58_3_reg_2175[29]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_3_reg_2175[29]_i_13 
       (.I0(\trunc_ln58_3_reg_2175_reg[29]_i_20_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_82),
        .O(\trunc_ln58_3_reg_2175[29]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_3_reg_2175[29]_i_14 
       (.I0(mul_ln50_reg_2116_reg_n_79),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_i_18_n_6 ),
        .I2(\trunc_ln58_3_reg_2175_reg[29]_i_18_n_5 ),
        .I3(mul_ln50_reg_2116_reg_n_78),
        .O(\trunc_ln58_3_reg_2175[29]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_3_reg_2175[29]_i_15 
       (.I0(mul_ln50_reg_2116_reg_n_80),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_i_18_n_7 ),
        .I2(\trunc_ln58_3_reg_2175_reg[29]_i_18_n_6 ),
        .I3(mul_ln50_reg_2116_reg_n_79),
        .O(\trunc_ln58_3_reg_2175[29]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_3_reg_2175[29]_i_16 
       (.I0(mul_ln50_reg_2116_reg_n_81),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_i_20_n_4 ),
        .I2(\trunc_ln58_3_reg_2175_reg[29]_i_18_n_7 ),
        .I3(mul_ln50_reg_2116_reg_n_80),
        .O(\trunc_ln58_3_reg_2175[29]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_3_reg_2175[29]_i_17 
       (.I0(mul_ln50_reg_2116_reg_n_82),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_i_20_n_5 ),
        .I2(\trunc_ln58_3_reg_2175_reg[29]_i_20_n_4 ),
        .I3(mul_ln50_reg_2116_reg_n_81),
        .O(\trunc_ln58_3_reg_2175[29]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[29]_i_21 
       (.I0(mul_ln53_2_reg_2134_reg_n_77),
        .O(\trunc_ln58_3_reg_2175[29]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[29]_i_22 
       (.I0(mul_ln53_2_reg_2134_reg_n_78),
        .O(\trunc_ln58_3_reg_2175[29]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[29]_i_23 
       (.I0(mul_ln53_2_reg_2134_reg_n_79),
        .O(\trunc_ln58_3_reg_2175[29]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[29]_i_24 
       (.I0(mul_ln53_2_reg_2134_reg_n_80),
        .O(\trunc_ln58_3_reg_2175[29]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[29]_i_25 
       (.I0(mul_ln53_2_reg_2134_reg_n_76),
        .O(\trunc_ln58_3_reg_2175[29]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[29]_i_26 
       (.I0(mul_ln53_2_reg_2134_reg_n_81),
        .O(\trunc_ln58_3_reg_2175[29]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[29]_i_27 
       (.I0(mul_ln53_2_reg_2134_reg_n_82),
        .O(\trunc_ln58_3_reg_2175[29]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[29]_i_28 
       (.I0(mul_ln53_2_reg_2134_reg_n_83),
        .O(\trunc_ln58_3_reg_2175[29]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln58_3_reg_2175[29]_i_29 
       (.I0(mul_ln53_2_reg_2134_reg_n_84),
        .O(\trunc_ln58_3_reg_2175[29]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[29]_i_4 
       (.I0(sub_ln58_3_fu_1240_p2[29]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [30]),
        .O(\trunc_ln58_3_reg_2175[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[29]_i_5 
       (.I0(sub_ln58_3_fu_1240_p2[28]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [29]),
        .O(\trunc_ln58_3_reg_2175[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[29]_i_6 
       (.I0(sub_ln58_3_fu_1240_p2[27]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [28]),
        .O(\trunc_ln58_3_reg_2175[29]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln58_3_reg_2175[29]_i_7 
       (.I0(\trunc_ln58_3_reg_2175_reg[29]_i_18_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_78),
        .O(\trunc_ln58_3_reg_2175[29]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_3_reg_2175[29]_i_8 
       (.I0(mul_ln50_reg_2116_reg_n_77),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_i_18_n_4 ),
        .I2(mul_ln50_reg_2116_reg_n_76),
        .I3(\trunc_ln58_3_reg_2175_reg[29]_i_19_n_7 ),
        .O(\trunc_ln58_3_reg_2175[29]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln58_3_reg_2175[29]_i_9 
       (.I0(mul_ln50_reg_2116_reg_n_78),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_i_18_n_5 ),
        .I2(\trunc_ln58_3_reg_2175_reg[29]_i_18_n_4 ),
        .I3(mul_ln50_reg_2116_reg_n_77),
        .O(\trunc_ln58_3_reg_2175[29]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[2]_i_2 
       (.I0(sub_ln58_3_fu_1240_p2[2]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [3]),
        .O(\trunc_ln58_3_reg_2175[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[2]_i_3 
       (.I0(sub_ln58_3_fu_1240_p2[1]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [2]),
        .O(\trunc_ln58_3_reg_2175[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[2]_i_4 
       (.I0(sub_ln58_3_fu_1240_p2[0]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [1]),
        .O(\trunc_ln58_3_reg_2175[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln58_3_reg_2175[6]_i_10 
       (.I0(mul_ln53_2_reg_2134_reg_n_105),
        .I1(mul_ln50_reg_2116_reg_n_105),
        .O(\trunc_ln58_3_reg_2175[6]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln58_3_reg_2175[6]_i_11 
       (.I0(\trunc_ln58_3_reg_2175_reg[10]_i_15_n_5 ),
        .I1(mul_ln50_reg_2116_reg_n_102),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [1]),
        .I3(\trunc_ln58_3_reg_2175[6]_i_7_n_0 ),
        .O(\trunc_ln58_3_reg_2175[6]_i_11_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \trunc_ln58_3_reg_2175[6]_i_12 
       (.I0(\trunc_ln58_3_reg_2175_reg[10]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_103),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [0]),
        .I3(mul_ln50_reg_2116_reg_n_104),
        .I4(\trunc_ln58_3_reg_2175_reg[10]_i_15_n_7 ),
        .O(\trunc_ln58_3_reg_2175[6]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \trunc_ln58_3_reg_2175[6]_i_13 
       (.I0(mul_ln53_2_reg_2134_reg_n_105),
        .I1(mul_ln50_reg_2116_reg_n_105),
        .I2(\trunc_ln58_3_reg_2175_reg[10]_i_15_n_7 ),
        .I3(mul_ln50_reg_2116_reg_n_104),
        .O(\trunc_ln58_3_reg_2175[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[6]_i_14 
       (.I0(mul_ln50_reg_2116_reg_n_105),
        .I1(mul_ln53_2_reg_2134_reg_n_105),
        .O(\trunc_ln58_3_reg_2175[6]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[6]_i_3 
       (.I0(sub_ln58_3_fu_1240_p2[6]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [7]),
        .O(\trunc_ln58_3_reg_2175[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[6]_i_4 
       (.I0(sub_ln58_3_fu_1240_p2[5]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [6]),
        .O(\trunc_ln58_3_reg_2175[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[6]_i_5 
       (.I0(sub_ln58_3_fu_1240_p2[4]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [5]),
        .O(\trunc_ln58_3_reg_2175[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln58_3_reg_2175[6]_i_6 
       (.I0(sub_ln58_3_fu_1240_p2[3]),
        .I1(\trunc_ln58_3_reg_2175_reg[29]_0 [4]),
        .O(\trunc_ln58_3_reg_2175[6]_i_6_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln58_3_reg_2175[6]_i_7 
       (.I0(\trunc_ln58_3_reg_2175_reg[10]_i_15_n_6 ),
        .I1(mul_ln50_reg_2116_reg_n_103),
        .I2(\zext_ln140_cast_reg_1995_reg[15]_0 [0]),
        .O(\trunc_ln58_3_reg_2175[6]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln58_3_reg_2175[6]_i_8 
       (.I0(mul_ln50_reg_2116_reg_n_103),
        .I1(\zext_ln140_cast_reg_1995_reg[15]_0 [0]),
        .I2(\trunc_ln58_3_reg_2175_reg[10]_i_15_n_6 ),
        .O(\trunc_ln58_3_reg_2175[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln58_3_reg_2175[6]_i_9 
       (.I0(mul_ln50_reg_2116_reg_n_105),
        .I1(mul_ln53_2_reg_2134_reg_n_105),
        .O(\trunc_ln58_3_reg_2175[6]_i_9_n_0 ));
  FDRE \trunc_ln58_3_reg_2175_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[2]),
        .Q(trunc_ln58_3_reg_2175[0]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[12]),
        .Q(trunc_ln58_3_reg_2175[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[10]_i_1 
       (.CI(\trunc_ln58_3_reg_2175_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[10]_i_1_n_0 ,\trunc_ln58_3_reg_2175_reg[10]_i_1_n_1 ,\trunc_ln58_3_reg_2175_reg[10]_i_1_n_2 ,\trunc_ln58_3_reg_2175_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_3_fu_1240_p2[10:7]),
        .O(add_ln58_3_fu_1253_p2[12:9]),
        .S({\trunc_ln58_3_reg_2175[10]_i_3_n_0 ,\trunc_ln58_3_reg_2175[10]_i_4_n_0 ,\trunc_ln58_3_reg_2175[10]_i_5_n_0 ,\trunc_ln58_3_reg_2175[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[10]_i_15 
       (.CI(1'b0),
        .CO({\trunc_ln58_3_reg_2175_reg[10]_i_15_n_0 ,\trunc_ln58_3_reg_2175_reg[10]_i_15_n_1 ,\trunc_ln58_3_reg_2175_reg[10]_i_15_n_2 ,\trunc_ln58_3_reg_2175_reg[10]_i_15_n_3 }),
        .CYINIT(\trunc_ln58_3_reg_2175[10]_i_16_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_3_reg_2175_reg[10]_i_15_n_4 ,\trunc_ln58_3_reg_2175_reg[10]_i_15_n_5 ,\trunc_ln58_3_reg_2175_reg[10]_i_15_n_6 ,\trunc_ln58_3_reg_2175_reg[10]_i_15_n_7 }),
        .S({\trunc_ln58_3_reg_2175[10]_i_17_n_0 ,\trunc_ln58_3_reg_2175[10]_i_18_n_0 ,\trunc_ln58_3_reg_2175[10]_i_19_n_0 ,\trunc_ln58_3_reg_2175[10]_i_20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[10]_i_2 
       (.CI(\trunc_ln58_3_reg_2175_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[10]_i_2_n_0 ,\trunc_ln58_3_reg_2175_reg[10]_i_2_n_1 ,\trunc_ln58_3_reg_2175_reg[10]_i_2_n_2 ,\trunc_ln58_3_reg_2175_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_3_reg_2175[10]_i_7_n_0 ,\trunc_ln58_3_reg_2175[10]_i_8_n_0 ,\trunc_ln58_3_reg_2175[10]_i_9_n_0 ,\trunc_ln58_3_reg_2175[10]_i_10_n_0 }),
        .O(sub_ln58_3_fu_1240_p2[7:4]),
        .S({\trunc_ln58_3_reg_2175[10]_i_11_n_0 ,\trunc_ln58_3_reg_2175[10]_i_12_n_0 ,\trunc_ln58_3_reg_2175[10]_i_13_n_0 ,\trunc_ln58_3_reg_2175[10]_i_14_n_0 }));
  FDRE \trunc_ln58_3_reg_2175_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[13]),
        .Q(trunc_ln58_3_reg_2175[11]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[14]),
        .Q(trunc_ln58_3_reg_2175[12]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[15]),
        .Q(trunc_ln58_3_reg_2175[13]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[16]),
        .Q(trunc_ln58_3_reg_2175[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[14]_i_1 
       (.CI(\trunc_ln58_3_reg_2175_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[14]_i_1_n_0 ,\trunc_ln58_3_reg_2175_reg[14]_i_1_n_1 ,\trunc_ln58_3_reg_2175_reg[14]_i_1_n_2 ,\trunc_ln58_3_reg_2175_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_3_fu_1240_p2[14:11]),
        .O(add_ln58_3_fu_1253_p2[16:13]),
        .S({\trunc_ln58_3_reg_2175[14]_i_3_n_0 ,\trunc_ln58_3_reg_2175[14]_i_4_n_0 ,\trunc_ln58_3_reg_2175[14]_i_5_n_0 ,\trunc_ln58_3_reg_2175[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[14]_i_15 
       (.CI(\trunc_ln58_3_reg_2175_reg[10]_i_15_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[14]_i_15_n_0 ,\trunc_ln58_3_reg_2175_reg[14]_i_15_n_1 ,\trunc_ln58_3_reg_2175_reg[14]_i_15_n_2 ,\trunc_ln58_3_reg_2175_reg[14]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_3_reg_2175_reg[14]_i_15_n_4 ,\trunc_ln58_3_reg_2175_reg[14]_i_15_n_5 ,\trunc_ln58_3_reg_2175_reg[14]_i_15_n_6 ,\trunc_ln58_3_reg_2175_reg[14]_i_15_n_7 }),
        .S({\trunc_ln58_3_reg_2175[14]_i_16_n_0 ,\trunc_ln58_3_reg_2175[14]_i_17_n_0 ,\trunc_ln58_3_reg_2175[14]_i_18_n_0 ,\trunc_ln58_3_reg_2175[14]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[14]_i_2 
       (.CI(\trunc_ln58_3_reg_2175_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[14]_i_2_n_0 ,\trunc_ln58_3_reg_2175_reg[14]_i_2_n_1 ,\trunc_ln58_3_reg_2175_reg[14]_i_2_n_2 ,\trunc_ln58_3_reg_2175_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_3_reg_2175[14]_i_7_n_0 ,\trunc_ln58_3_reg_2175[14]_i_8_n_0 ,\trunc_ln58_3_reg_2175[14]_i_9_n_0 ,\trunc_ln58_3_reg_2175[14]_i_10_n_0 }),
        .O(sub_ln58_3_fu_1240_p2[11:8]),
        .S({\trunc_ln58_3_reg_2175[14]_i_11_n_0 ,\trunc_ln58_3_reg_2175[14]_i_12_n_0 ,\trunc_ln58_3_reg_2175[14]_i_13_n_0 ,\trunc_ln58_3_reg_2175[14]_i_14_n_0 }));
  FDRE \trunc_ln58_3_reg_2175_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[17]),
        .Q(trunc_ln58_3_reg_2175[15]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[18]),
        .Q(trunc_ln58_3_reg_2175[16]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[19]),
        .Q(trunc_ln58_3_reg_2175[17]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[20]),
        .Q(trunc_ln58_3_reg_2175[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[18]_i_1 
       (.CI(\trunc_ln58_3_reg_2175_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[18]_i_1_n_0 ,\trunc_ln58_3_reg_2175_reg[18]_i_1_n_1 ,\trunc_ln58_3_reg_2175_reg[18]_i_1_n_2 ,\trunc_ln58_3_reg_2175_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_3_fu_1240_p2[18:15]),
        .O(add_ln58_3_fu_1253_p2[20:17]),
        .S({\trunc_ln58_3_reg_2175[18]_i_3_n_0 ,\trunc_ln58_3_reg_2175[18]_i_4_n_0 ,\trunc_ln58_3_reg_2175[18]_i_5_n_0 ,\trunc_ln58_3_reg_2175[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[18]_i_15 
       (.CI(\trunc_ln58_3_reg_2175_reg[14]_i_15_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[18]_i_15_n_0 ,\trunc_ln58_3_reg_2175_reg[18]_i_15_n_1 ,\trunc_ln58_3_reg_2175_reg[18]_i_15_n_2 ,\trunc_ln58_3_reg_2175_reg[18]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_3_reg_2175_reg[18]_i_15_n_4 ,\trunc_ln58_3_reg_2175_reg[18]_i_15_n_5 ,\trunc_ln58_3_reg_2175_reg[18]_i_15_n_6 ,\trunc_ln58_3_reg_2175_reg[18]_i_15_n_7 }),
        .S({\trunc_ln58_3_reg_2175[18]_i_16_n_0 ,\trunc_ln58_3_reg_2175[18]_i_17_n_0 ,\trunc_ln58_3_reg_2175[18]_i_18_n_0 ,\trunc_ln58_3_reg_2175[18]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[18]_i_2 
       (.CI(\trunc_ln58_3_reg_2175_reg[14]_i_2_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[18]_i_2_n_0 ,\trunc_ln58_3_reg_2175_reg[18]_i_2_n_1 ,\trunc_ln58_3_reg_2175_reg[18]_i_2_n_2 ,\trunc_ln58_3_reg_2175_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_3_reg_2175[18]_i_7_n_0 ,\trunc_ln58_3_reg_2175[18]_i_8_n_0 ,\trunc_ln58_3_reg_2175[18]_i_9_n_0 ,\trunc_ln58_3_reg_2175[18]_i_10_n_0 }),
        .O(sub_ln58_3_fu_1240_p2[15:12]),
        .S({\trunc_ln58_3_reg_2175[18]_i_11_n_0 ,\trunc_ln58_3_reg_2175[18]_i_12_n_0 ,\trunc_ln58_3_reg_2175[18]_i_13_n_0 ,\trunc_ln58_3_reg_2175[18]_i_14_n_0 }));
  FDRE \trunc_ln58_3_reg_2175_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[21]),
        .Q(trunc_ln58_3_reg_2175[19]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[3]),
        .Q(trunc_ln58_3_reg_2175[1]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[22]),
        .Q(trunc_ln58_3_reg_2175[20]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[23]),
        .Q(trunc_ln58_3_reg_2175[21]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[24]),
        .Q(trunc_ln58_3_reg_2175[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[22]_i_1 
       (.CI(\trunc_ln58_3_reg_2175_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[22]_i_1_n_0 ,\trunc_ln58_3_reg_2175_reg[22]_i_1_n_1 ,\trunc_ln58_3_reg_2175_reg[22]_i_1_n_2 ,\trunc_ln58_3_reg_2175_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_3_fu_1240_p2[22:19]),
        .O(add_ln58_3_fu_1253_p2[24:21]),
        .S({\trunc_ln58_3_reg_2175[22]_i_3_n_0 ,\trunc_ln58_3_reg_2175[22]_i_4_n_0 ,\trunc_ln58_3_reg_2175[22]_i_5_n_0 ,\trunc_ln58_3_reg_2175[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[22]_i_15 
       (.CI(\trunc_ln58_3_reg_2175_reg[18]_i_15_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[22]_i_15_n_0 ,\trunc_ln58_3_reg_2175_reg[22]_i_15_n_1 ,\trunc_ln58_3_reg_2175_reg[22]_i_15_n_2 ,\trunc_ln58_3_reg_2175_reg[22]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_3_reg_2175_reg[22]_i_15_n_4 ,\trunc_ln58_3_reg_2175_reg[22]_i_15_n_5 ,\trunc_ln58_3_reg_2175_reg[22]_i_15_n_6 ,\trunc_ln58_3_reg_2175_reg[22]_i_15_n_7 }),
        .S({\trunc_ln58_3_reg_2175[22]_i_16_n_0 ,\trunc_ln58_3_reg_2175[22]_i_17_n_0 ,\trunc_ln58_3_reg_2175[22]_i_18_n_0 ,\trunc_ln58_3_reg_2175[22]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[22]_i_2 
       (.CI(\trunc_ln58_3_reg_2175_reg[18]_i_2_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[22]_i_2_n_0 ,\trunc_ln58_3_reg_2175_reg[22]_i_2_n_1 ,\trunc_ln58_3_reg_2175_reg[22]_i_2_n_2 ,\trunc_ln58_3_reg_2175_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_3_reg_2175[22]_i_7_n_0 ,\trunc_ln58_3_reg_2175[22]_i_8_n_0 ,\trunc_ln58_3_reg_2175[22]_i_9_n_0 ,\trunc_ln58_3_reg_2175[22]_i_10_n_0 }),
        .O(sub_ln58_3_fu_1240_p2[19:16]),
        .S({\trunc_ln58_3_reg_2175[22]_i_11_n_0 ,\trunc_ln58_3_reg_2175[22]_i_12_n_0 ,\trunc_ln58_3_reg_2175[22]_i_13_n_0 ,\trunc_ln58_3_reg_2175[22]_i_14_n_0 }));
  FDRE \trunc_ln58_3_reg_2175_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[25]),
        .Q(trunc_ln58_3_reg_2175[23]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[26]),
        .Q(trunc_ln58_3_reg_2175[24]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[27]),
        .Q(trunc_ln58_3_reg_2175[25]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[28]),
        .Q(trunc_ln58_3_reg_2175[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[26]_i_1 
       (.CI(\trunc_ln58_3_reg_2175_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[26]_i_1_n_0 ,\trunc_ln58_3_reg_2175_reg[26]_i_1_n_1 ,\trunc_ln58_3_reg_2175_reg[26]_i_1_n_2 ,\trunc_ln58_3_reg_2175_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_3_fu_1240_p2[26:23]),
        .O(add_ln58_3_fu_1253_p2[28:25]),
        .S({\trunc_ln58_3_reg_2175[26]_i_3_n_0 ,\trunc_ln58_3_reg_2175[26]_i_4_n_0 ,\trunc_ln58_3_reg_2175[26]_i_5_n_0 ,\trunc_ln58_3_reg_2175[26]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[26]_i_15 
       (.CI(\trunc_ln58_3_reg_2175_reg[22]_i_15_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[26]_i_15_n_0 ,\trunc_ln58_3_reg_2175_reg[26]_i_15_n_1 ,\trunc_ln58_3_reg_2175_reg[26]_i_15_n_2 ,\trunc_ln58_3_reg_2175_reg[26]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_3_reg_2175_reg[26]_i_15_n_4 ,\trunc_ln58_3_reg_2175_reg[26]_i_15_n_5 ,\trunc_ln58_3_reg_2175_reg[26]_i_15_n_6 ,\trunc_ln58_3_reg_2175_reg[26]_i_15_n_7 }),
        .S({\trunc_ln58_3_reg_2175[26]_i_16_n_0 ,\trunc_ln58_3_reg_2175[26]_i_17_n_0 ,\trunc_ln58_3_reg_2175[26]_i_18_n_0 ,\trunc_ln58_3_reg_2175[26]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[26]_i_2 
       (.CI(\trunc_ln58_3_reg_2175_reg[22]_i_2_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[26]_i_2_n_0 ,\trunc_ln58_3_reg_2175_reg[26]_i_2_n_1 ,\trunc_ln58_3_reg_2175_reg[26]_i_2_n_2 ,\trunc_ln58_3_reg_2175_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_3_reg_2175[26]_i_7_n_0 ,\trunc_ln58_3_reg_2175[26]_i_8_n_0 ,\trunc_ln58_3_reg_2175[26]_i_9_n_0 ,\trunc_ln58_3_reg_2175[26]_i_10_n_0 }),
        .O(sub_ln58_3_fu_1240_p2[23:20]),
        .S({\trunc_ln58_3_reg_2175[26]_i_11_n_0 ,\trunc_ln58_3_reg_2175[26]_i_12_n_0 ,\trunc_ln58_3_reg_2175[26]_i_13_n_0 ,\trunc_ln58_3_reg_2175[26]_i_14_n_0 }));
  FDRE \trunc_ln58_3_reg_2175_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[29]),
        .Q(trunc_ln58_3_reg_2175[27]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[30]),
        .Q(trunc_ln58_3_reg_2175[28]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[31]),
        .Q(trunc_ln58_3_reg_2175[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[29]_i_1 
       (.CI(\trunc_ln58_3_reg_2175_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln58_3_reg_2175_reg[29]_i_1_CO_UNCONNECTED [3:2],\trunc_ln58_3_reg_2175_reg[29]_i_1_n_2 ,\trunc_ln58_3_reg_2175_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln58_3_fu_1240_p2[28:27]}),
        .O({\NLW_trunc_ln58_3_reg_2175_reg[29]_i_1_O_UNCONNECTED [3],add_ln58_3_fu_1253_p2[31:29]}),
        .S({1'b0,\trunc_ln58_3_reg_2175[29]_i_4_n_0 ,\trunc_ln58_3_reg_2175[29]_i_5_n_0 ,\trunc_ln58_3_reg_2175[29]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[29]_i_18 
       (.CI(\trunc_ln58_3_reg_2175_reg[29]_i_20_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[29]_i_18_n_0 ,\trunc_ln58_3_reg_2175_reg[29]_i_18_n_1 ,\trunc_ln58_3_reg_2175_reg[29]_i_18_n_2 ,\trunc_ln58_3_reg_2175_reg[29]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_3_reg_2175_reg[29]_i_18_n_4 ,\trunc_ln58_3_reg_2175_reg[29]_i_18_n_5 ,\trunc_ln58_3_reg_2175_reg[29]_i_18_n_6 ,\trunc_ln58_3_reg_2175_reg[29]_i_18_n_7 }),
        .S({\trunc_ln58_3_reg_2175[29]_i_21_n_0 ,\trunc_ln58_3_reg_2175[29]_i_22_n_0 ,\trunc_ln58_3_reg_2175[29]_i_23_n_0 ,\trunc_ln58_3_reg_2175[29]_i_24_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[29]_i_19 
       (.CI(\trunc_ln58_3_reg_2175_reg[29]_i_18_n_0 ),
        .CO(\NLW_trunc_ln58_3_reg_2175_reg[29]_i_19_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln58_3_reg_2175_reg[29]_i_19_O_UNCONNECTED [3:1],\trunc_ln58_3_reg_2175_reg[29]_i_19_n_7 }),
        .S({1'b0,1'b0,1'b0,\trunc_ln58_3_reg_2175[29]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[29]_i_2 
       (.CI(\trunc_ln58_3_reg_2175_reg[29]_i_3_n_0 ),
        .CO({\NLW_trunc_ln58_3_reg_2175_reg[29]_i_2_CO_UNCONNECTED [3:1],\trunc_ln58_3_reg_2175_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln58_3_reg_2175[29]_i_7_n_0 }),
        .O({\NLW_trunc_ln58_3_reg_2175_reg[29]_i_2_O_UNCONNECTED [3:2],sub_ln58_3_fu_1240_p2[29:28]}),
        .S({1'b0,1'b0,\trunc_ln58_3_reg_2175[29]_i_8_n_0 ,\trunc_ln58_3_reg_2175[29]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[29]_i_20 
       (.CI(\trunc_ln58_3_reg_2175_reg[26]_i_15_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[29]_i_20_n_0 ,\trunc_ln58_3_reg_2175_reg[29]_i_20_n_1 ,\trunc_ln58_3_reg_2175_reg[29]_i_20_n_2 ,\trunc_ln58_3_reg_2175_reg[29]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln58_3_reg_2175_reg[29]_i_20_n_4 ,\trunc_ln58_3_reg_2175_reg[29]_i_20_n_5 ,\trunc_ln58_3_reg_2175_reg[29]_i_20_n_6 ,\trunc_ln58_3_reg_2175_reg[29]_i_20_n_7 }),
        .S({\trunc_ln58_3_reg_2175[29]_i_26_n_0 ,\trunc_ln58_3_reg_2175[29]_i_27_n_0 ,\trunc_ln58_3_reg_2175[29]_i_28_n_0 ,\trunc_ln58_3_reg_2175[29]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[29]_i_3 
       (.CI(\trunc_ln58_3_reg_2175_reg[26]_i_2_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[29]_i_3_n_0 ,\trunc_ln58_3_reg_2175_reg[29]_i_3_n_1 ,\trunc_ln58_3_reg_2175_reg[29]_i_3_n_2 ,\trunc_ln58_3_reg_2175_reg[29]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln58_3_reg_2175[29]_i_10_n_0 ,\trunc_ln58_3_reg_2175[29]_i_11_n_0 ,\trunc_ln58_3_reg_2175[29]_i_12_n_0 ,\trunc_ln58_3_reg_2175[29]_i_13_n_0 }),
        .O(sub_ln58_3_fu_1240_p2[27:24]),
        .S({\trunc_ln58_3_reg_2175[29]_i_14_n_0 ,\trunc_ln58_3_reg_2175[29]_i_15_n_0 ,\trunc_ln58_3_reg_2175[29]_i_16_n_0 ,\trunc_ln58_3_reg_2175[29]_i_17_n_0 }));
  FDRE \trunc_ln58_3_reg_2175_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[4]),
        .Q(trunc_ln58_3_reg_2175[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln58_3_reg_2175_reg[2]_i_1_n_0 ,\trunc_ln58_3_reg_2175_reg[2]_i_1_n_1 ,\trunc_ln58_3_reg_2175_reg[2]_i_1_n_2 ,\trunc_ln58_3_reg_2175_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln58_3_fu_1240_p2[2:0],1'b0}),
        .O({add_ln58_3_fu_1253_p2[4:2],\NLW_trunc_ln58_3_reg_2175_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln58_3_reg_2175[2]_i_2_n_0 ,\trunc_ln58_3_reg_2175[2]_i_3_n_0 ,\trunc_ln58_3_reg_2175[2]_i_4_n_0 ,\trunc_ln58_3_reg_2175_reg[29]_0 [0]}));
  FDRE \trunc_ln58_3_reg_2175_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[5]),
        .Q(trunc_ln58_3_reg_2175[3]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[6]),
        .Q(trunc_ln58_3_reg_2175[4]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[7]),
        .Q(trunc_ln58_3_reg_2175[5]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[8]),
        .Q(trunc_ln58_3_reg_2175[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[6]_i_1 
       (.CI(\trunc_ln58_3_reg_2175_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln58_3_reg_2175_reg[6]_i_1_n_0 ,\trunc_ln58_3_reg_2175_reg[6]_i_1_n_1 ,\trunc_ln58_3_reg_2175_reg[6]_i_1_n_2 ,\trunc_ln58_3_reg_2175_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln58_3_fu_1240_p2[6:3]),
        .O(add_ln58_3_fu_1253_p2[8:5]),
        .S({\trunc_ln58_3_reg_2175[6]_i_3_n_0 ,\trunc_ln58_3_reg_2175[6]_i_4_n_0 ,\trunc_ln58_3_reg_2175[6]_i_5_n_0 ,\trunc_ln58_3_reg_2175[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln58_3_reg_2175_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln58_3_reg_2175_reg[6]_i_2_n_0 ,\trunc_ln58_3_reg_2175_reg[6]_i_2_n_1 ,\trunc_ln58_3_reg_2175_reg[6]_i_2_n_2 ,\trunc_ln58_3_reg_2175_reg[6]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\trunc_ln58_3_reg_2175[6]_i_7_n_0 ,\trunc_ln58_3_reg_2175[6]_i_8_n_0 ,\trunc_ln58_3_reg_2175[6]_i_9_n_0 ,\trunc_ln58_3_reg_2175[6]_i_10_n_0 }),
        .O(sub_ln58_3_fu_1240_p2[3:0]),
        .S({\trunc_ln58_3_reg_2175[6]_i_11_n_0 ,\trunc_ln58_3_reg_2175[6]_i_12_n_0 ,\trunc_ln58_3_reg_2175[6]_i_13_n_0 ,\trunc_ln58_3_reg_2175[6]_i_14_n_0 }));
  FDRE \trunc_ln58_3_reg_2175_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[9]),
        .Q(trunc_ln58_3_reg_2175[7]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[10]),
        .Q(trunc_ln58_3_reg_2175[8]),
        .R(1'b0));
  FDRE \trunc_ln58_3_reg_2175_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(add_ln58_3_fu_1253_p2[11]),
        .Q(trunc_ln58_3_reg_2175[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[10]_i_10 
       (.I0(add_ln25_reg_2034[4]),
        .I1(\t_2_reg_2014_reg[15]_0 [4]),
        .I2(P[2]),
        .O(\trunc_ln_reg_2111[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_2111[10]_i_11 
       (.I0(P[5]),
        .I1(\t_2_reg_2014_reg[15]_0 [7]),
        .I2(add_ln25_reg_2034[7]),
        .I3(add_ln25_reg_2034[8]),
        .I4(P[6]),
        .I5(\t_2_reg_2014_reg[15]_0 [8]),
        .O(\trunc_ln_reg_2111[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_2111[10]_i_12 
       (.I0(P[4]),
        .I1(\t_2_reg_2014_reg[15]_0 [6]),
        .I2(add_ln25_reg_2034[6]),
        .I3(add_ln25_reg_2034[7]),
        .I4(P[5]),
        .I5(\t_2_reg_2014_reg[15]_0 [7]),
        .O(\trunc_ln_reg_2111[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_2111[10]_i_13 
       (.I0(P[3]),
        .I1(\t_2_reg_2014_reg[15]_0 [5]),
        .I2(add_ln25_reg_2034[5]),
        .I3(add_ln25_reg_2034[6]),
        .I4(P[4]),
        .I5(\t_2_reg_2014_reg[15]_0 [6]),
        .O(\trunc_ln_reg_2111[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_2111[10]_i_14 
       (.I0(P[2]),
        .I1(\t_2_reg_2014_reg[15]_0 [4]),
        .I2(add_ln25_reg_2034[4]),
        .I3(add_ln25_reg_2034[5]),
        .I4(P[3]),
        .I5(\t_2_reg_2014_reg[15]_0 [5]),
        .O(\trunc_ln_reg_2111[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[10]_i_3 
       (.I0(sub_ln25_fu_910_p2[10]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [11]),
        .O(\trunc_ln_reg_2111[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[10]_i_4 
       (.I0(sub_ln25_fu_910_p2[9]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [10]),
        .O(\trunc_ln_reg_2111[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[10]_i_5 
       (.I0(sub_ln25_fu_910_p2[8]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [9]),
        .O(\trunc_ln_reg_2111[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[10]_i_6 
       (.I0(sub_ln25_fu_910_p2[7]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [8]),
        .O(\trunc_ln_reg_2111[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[10]_i_7 
       (.I0(add_ln25_reg_2034[7]),
        .I1(\t_2_reg_2014_reg[15]_0 [7]),
        .I2(P[5]),
        .O(\trunc_ln_reg_2111[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[10]_i_8 
       (.I0(add_ln25_reg_2034[6]),
        .I1(\t_2_reg_2014_reg[15]_0 [6]),
        .I2(P[4]),
        .O(\trunc_ln_reg_2111[10]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[10]_i_9 
       (.I0(add_ln25_reg_2034[5]),
        .I1(\t_2_reg_2014_reg[15]_0 [5]),
        .I2(P[3]),
        .O(\trunc_ln_reg_2111[10]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[14]_i_10 
       (.I0(add_ln25_reg_2034[8]),
        .I1(\t_2_reg_2014_reg[15]_0 [8]),
        .I2(P[6]),
        .O(\trunc_ln_reg_2111[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_2111[14]_i_11 
       (.I0(P[9]),
        .I1(\t_2_reg_2014_reg[15]_0 [11]),
        .I2(add_ln25_reg_2034[11]),
        .I3(add_ln25_reg_2034[12]),
        .I4(P[10]),
        .I5(\t_2_reg_2014_reg[15]_0 [12]),
        .O(\trunc_ln_reg_2111[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_2111[14]_i_12 
       (.I0(P[8]),
        .I1(\t_2_reg_2014_reg[15]_0 [10]),
        .I2(add_ln25_reg_2034[10]),
        .I3(add_ln25_reg_2034[11]),
        .I4(P[9]),
        .I5(\t_2_reg_2014_reg[15]_0 [11]),
        .O(\trunc_ln_reg_2111[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_2111[14]_i_13 
       (.I0(P[7]),
        .I1(\t_2_reg_2014_reg[15]_0 [9]),
        .I2(add_ln25_reg_2034[9]),
        .I3(add_ln25_reg_2034[10]),
        .I4(P[8]),
        .I5(\t_2_reg_2014_reg[15]_0 [10]),
        .O(\trunc_ln_reg_2111[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_2111[14]_i_14 
       (.I0(P[6]),
        .I1(\t_2_reg_2014_reg[15]_0 [8]),
        .I2(add_ln25_reg_2034[8]),
        .I3(add_ln25_reg_2034[9]),
        .I4(P[7]),
        .I5(\t_2_reg_2014_reg[15]_0 [9]),
        .O(\trunc_ln_reg_2111[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[14]_i_3 
       (.I0(sub_ln25_fu_910_p2[14]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [15]),
        .O(\trunc_ln_reg_2111[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[14]_i_4 
       (.I0(sub_ln25_fu_910_p2[13]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [14]),
        .O(\trunc_ln_reg_2111[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[14]_i_5 
       (.I0(sub_ln25_fu_910_p2[12]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [13]),
        .O(\trunc_ln_reg_2111[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[14]_i_6 
       (.I0(sub_ln25_fu_910_p2[11]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [12]),
        .O(\trunc_ln_reg_2111[14]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[14]_i_7 
       (.I0(add_ln25_reg_2034[11]),
        .I1(\t_2_reg_2014_reg[15]_0 [11]),
        .I2(P[9]),
        .O(\trunc_ln_reg_2111[14]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[14]_i_8 
       (.I0(add_ln25_reg_2034[10]),
        .I1(\t_2_reg_2014_reg[15]_0 [10]),
        .I2(P[8]),
        .O(\trunc_ln_reg_2111[14]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[14]_i_9 
       (.I0(add_ln25_reg_2034[9]),
        .I1(\t_2_reg_2014_reg[15]_0 [9]),
        .I2(P[7]),
        .O(\trunc_ln_reg_2111[14]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[18]_i_10 
       (.I0(add_ln25_reg_2034[12]),
        .I1(\t_2_reg_2014_reg[15]_0 [12]),
        .I2(P[10]),
        .O(\trunc_ln_reg_2111[18]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln_reg_2111[18]_i_11 
       (.I0(P[13]),
        .I1(\t_2_reg_2014_reg[15]_0 [15]),
        .I2(add_ln25_reg_2034[15]),
        .I3(add_ln25_reg_2034[16]),
        .I4(P[14]),
        .O(\trunc_ln_reg_2111[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_2111[18]_i_12 
       (.I0(P[12]),
        .I1(\t_2_reg_2014_reg[15]_0 [14]),
        .I2(add_ln25_reg_2034[14]),
        .I3(add_ln25_reg_2034[15]),
        .I4(P[13]),
        .I5(\t_2_reg_2014_reg[15]_0 [15]),
        .O(\trunc_ln_reg_2111[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_2111[18]_i_13 
       (.I0(P[11]),
        .I1(\t_2_reg_2014_reg[15]_0 [13]),
        .I2(add_ln25_reg_2034[13]),
        .I3(add_ln25_reg_2034[14]),
        .I4(P[12]),
        .I5(\t_2_reg_2014_reg[15]_0 [14]),
        .O(\trunc_ln_reg_2111[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_2111[18]_i_14 
       (.I0(P[10]),
        .I1(\t_2_reg_2014_reg[15]_0 [12]),
        .I2(add_ln25_reg_2034[12]),
        .I3(add_ln25_reg_2034[13]),
        .I4(P[11]),
        .I5(\t_2_reg_2014_reg[15]_0 [13]),
        .O(\trunc_ln_reg_2111[18]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[18]_i_3 
       (.I0(sub_ln25_fu_910_p2[18]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [19]),
        .O(\trunc_ln_reg_2111[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[18]_i_4 
       (.I0(sub_ln25_fu_910_p2[17]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [18]),
        .O(\trunc_ln_reg_2111[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[18]_i_5 
       (.I0(sub_ln25_fu_910_p2[16]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [17]),
        .O(\trunc_ln_reg_2111[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[18]_i_6 
       (.I0(sub_ln25_fu_910_p2[15]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [16]),
        .O(\trunc_ln_reg_2111[18]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[18]_i_7 
       (.I0(add_ln25_reg_2034[15]),
        .I1(\t_2_reg_2014_reg[15]_0 [15]),
        .I2(P[13]),
        .O(\trunc_ln_reg_2111[18]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[18]_i_8 
       (.I0(add_ln25_reg_2034[14]),
        .I1(\t_2_reg_2014_reg[15]_0 [14]),
        .I2(P[12]),
        .O(\trunc_ln_reg_2111[18]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[18]_i_9 
       (.I0(add_ln25_reg_2034[13]),
        .I1(\t_2_reg_2014_reg[15]_0 [13]),
        .I2(P[11]),
        .O(\trunc_ln_reg_2111[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2111[22]_i_10 
       (.I0(P[15]),
        .I1(P[16]),
        .O(\trunc_ln_reg_2111[22]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \trunc_ln_reg_2111[22]_i_11 
       (.I0(add_ln25_reg_2034[16]),
        .I1(P[14]),
        .I2(P[15]),
        .O(\trunc_ln_reg_2111[22]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[22]_i_3 
       (.I0(sub_ln25_fu_910_p2[22]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [23]),
        .O(\trunc_ln_reg_2111[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[22]_i_4 
       (.I0(sub_ln25_fu_910_p2[21]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [22]),
        .O(\trunc_ln_reg_2111[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[22]_i_5 
       (.I0(sub_ln25_fu_910_p2[20]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [21]),
        .O(\trunc_ln_reg_2111[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[22]_i_6 
       (.I0(sub_ln25_fu_910_p2[19]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [20]),
        .O(\trunc_ln_reg_2111[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln_reg_2111[22]_i_7 
       (.I0(P[14]),
        .I1(add_ln25_reg_2034[16]),
        .O(\trunc_ln_reg_2111[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2111[22]_i_8 
       (.I0(P[17]),
        .I1(P[18]),
        .O(\trunc_ln_reg_2111[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2111[22]_i_9 
       (.I0(P[16]),
        .I1(P[17]),
        .O(\trunc_ln_reg_2111[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2111[26]_i_10 
       (.I0(P[18]),
        .I1(P[19]),
        .O(\trunc_ln_reg_2111[26]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[26]_i_3 
       (.I0(sub_ln25_fu_910_p2[26]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [27]),
        .O(\trunc_ln_reg_2111[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[26]_i_4 
       (.I0(sub_ln25_fu_910_p2[25]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [26]),
        .O(\trunc_ln_reg_2111[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[26]_i_5 
       (.I0(sub_ln25_fu_910_p2[24]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [25]),
        .O(\trunc_ln_reg_2111[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[26]_i_6 
       (.I0(sub_ln25_fu_910_p2[23]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [24]),
        .O(\trunc_ln_reg_2111[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2111[26]_i_7 
       (.I0(P[21]),
        .I1(P[22]),
        .O(\trunc_ln_reg_2111[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2111[26]_i_8 
       (.I0(P[20]),
        .I1(P[21]),
        .O(\trunc_ln_reg_2111[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2111[26]_i_9 
       (.I0(P[19]),
        .I1(P[20]),
        .O(\trunc_ln_reg_2111[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2111[29]_i_10 
       (.I0(P[25]),
        .I1(P[26]),
        .O(\trunc_ln_reg_2111[29]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2111[29]_i_11 
       (.I0(P[24]),
        .I1(P[25]),
        .O(\trunc_ln_reg_2111[29]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2111[29]_i_12 
       (.I0(P[23]),
        .I1(P[24]),
        .O(\trunc_ln_reg_2111[29]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2111[29]_i_13 
       (.I0(P[22]),
        .I1(P[23]),
        .O(\trunc_ln_reg_2111[29]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2111[29]_i_15 
       (.I0(P[26]),
        .I1(P[27]),
        .O(\trunc_ln_reg_2111[29]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[29]_i_7 
       (.I0(sub_ln25_fu_910_p2[29]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [30]),
        .O(\trunc_ln_reg_2111[29]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[29]_i_8 
       (.I0(sub_ln25_fu_910_p2[28]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [29]),
        .O(\trunc_ln_reg_2111[29]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[29]_i_9 
       (.I0(sub_ln25_fu_910_p2[27]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [28]),
        .O(\trunc_ln_reg_2111[29]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[2]_i_2 
       (.I0(sub_ln25_fu_910_p2[2]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [3]),
        .O(\trunc_ln_reg_2111[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[2]_i_3 
       (.I0(sub_ln25_fu_910_p2[1]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [2]),
        .O(\trunc_ln_reg_2111[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln_reg_2111[2]_i_4 
       (.I0(\t_2_reg_2014_reg[15]_0 [0]),
        .I1(add_ln25_reg_2034[0]),
        .I2(\trunc_ln25_3_reg_2191_reg[29]_0 [1]),
        .O(\trunc_ln_reg_2111[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \trunc_ln_reg_2111[6]_i_10 
       (.I0(add_ln25_reg_2034[0]),
        .I1(\t_2_reg_2014_reg[15]_0 [0]),
        .O(\trunc_ln_reg_2111[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_2111[6]_i_11 
       (.I0(P[1]),
        .I1(\t_2_reg_2014_reg[15]_0 [3]),
        .I2(add_ln25_reg_2034[3]),
        .I3(add_ln25_reg_2034[4]),
        .I4(P[2]),
        .I5(\t_2_reg_2014_reg[15]_0 [4]),
        .O(\trunc_ln_reg_2111[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \trunc_ln_reg_2111[6]_i_12 
       (.I0(P[0]),
        .I1(\t_2_reg_2014_reg[15]_0 [2]),
        .I2(add_ln25_reg_2034[2]),
        .I3(add_ln25_reg_2034[3]),
        .I4(P[1]),
        .I5(\t_2_reg_2014_reg[15]_0 [3]),
        .O(\trunc_ln_reg_2111[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \trunc_ln_reg_2111[6]_i_13 
       (.I0(\t_2_reg_2014_reg[15]_0 [1]),
        .I1(add_ln25_reg_2034[1]),
        .I2(add_ln25_reg_2034[2]),
        .I3(P[0]),
        .I4(\t_2_reg_2014_reg[15]_0 [2]),
        .O(\trunc_ln_reg_2111[6]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \trunc_ln_reg_2111[6]_i_14 
       (.I0(\t_2_reg_2014_reg[15]_0 [0]),
        .I1(add_ln25_reg_2034[0]),
        .I2(\t_2_reg_2014_reg[15]_0 [1]),
        .I3(add_ln25_reg_2034[1]),
        .O(\trunc_ln_reg_2111[6]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[6]_i_3 
       (.I0(sub_ln25_fu_910_p2[6]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [7]),
        .O(\trunc_ln_reg_2111[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[6]_i_4 
       (.I0(sub_ln25_fu_910_p2[5]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [6]),
        .O(\trunc_ln_reg_2111[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[6]_i_5 
       (.I0(sub_ln25_fu_910_p2[4]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [5]),
        .O(\trunc_ln_reg_2111[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2111[6]_i_6 
       (.I0(sub_ln25_fu_910_p2[3]),
        .I1(\trunc_ln25_3_reg_2191_reg[29]_0 [4]),
        .O(\trunc_ln_reg_2111[6]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[6]_i_7 
       (.I0(add_ln25_reg_2034[3]),
        .I1(\t_2_reg_2014_reg[15]_0 [3]),
        .I2(P[1]),
        .O(\trunc_ln_reg_2111[6]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \trunc_ln_reg_2111[6]_i_8 
       (.I0(add_ln25_reg_2034[2]),
        .I1(\t_2_reg_2014_reg[15]_0 [2]),
        .I2(P[0]),
        .O(\trunc_ln_reg_2111[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln_reg_2111[6]_i_9 
       (.I0(add_ln25_reg_2034[1]),
        .I1(\t_2_reg_2014_reg[15]_0 [1]),
        .O(\trunc_ln_reg_2111[6]_i_9_n_0 ));
  FDRE \trunc_ln_reg_2111_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[2]),
        .Q(trunc_ln_reg_2111[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[12]),
        .Q(trunc_ln_reg_2111[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[10]_i_1 
       (.CI(\trunc_ln_reg_2111_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2111_reg[10]_i_1_n_0 ,\trunc_ln_reg_2111_reg[10]_i_1_n_1 ,\trunc_ln_reg_2111_reg[10]_i_1_n_2 ,\trunc_ln_reg_2111_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_fu_910_p2[10:7]),
        .O(add_ln25_2_fu_924_p2[12:9]),
        .S({\trunc_ln_reg_2111[10]_i_3_n_0 ,\trunc_ln_reg_2111[10]_i_4_n_0 ,\trunc_ln_reg_2111[10]_i_5_n_0 ,\trunc_ln_reg_2111[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[10]_i_2 
       (.CI(\trunc_ln_reg_2111_reg[6]_i_2_n_0 ),
        .CO({\trunc_ln_reg_2111_reg[10]_i_2_n_0 ,\trunc_ln_reg_2111_reg[10]_i_2_n_1 ,\trunc_ln_reg_2111_reg[10]_i_2_n_2 ,\trunc_ln_reg_2111_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln_reg_2111[10]_i_7_n_0 ,\trunc_ln_reg_2111[10]_i_8_n_0 ,\trunc_ln_reg_2111[10]_i_9_n_0 ,\trunc_ln_reg_2111[10]_i_10_n_0 }),
        .O(sub_ln25_fu_910_p2[8:5]),
        .S({\trunc_ln_reg_2111[10]_i_11_n_0 ,\trunc_ln_reg_2111[10]_i_12_n_0 ,\trunc_ln_reg_2111[10]_i_13_n_0 ,\trunc_ln_reg_2111[10]_i_14_n_0 }));
  FDRE \trunc_ln_reg_2111_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[13]),
        .Q(trunc_ln_reg_2111[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[14]),
        .Q(trunc_ln_reg_2111[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[15]),
        .Q(trunc_ln_reg_2111[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[16]),
        .Q(trunc_ln_reg_2111[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[14]_i_1 
       (.CI(\trunc_ln_reg_2111_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2111_reg[14]_i_1_n_0 ,\trunc_ln_reg_2111_reg[14]_i_1_n_1 ,\trunc_ln_reg_2111_reg[14]_i_1_n_2 ,\trunc_ln_reg_2111_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_fu_910_p2[14:11]),
        .O(add_ln25_2_fu_924_p2[16:13]),
        .S({\trunc_ln_reg_2111[14]_i_3_n_0 ,\trunc_ln_reg_2111[14]_i_4_n_0 ,\trunc_ln_reg_2111[14]_i_5_n_0 ,\trunc_ln_reg_2111[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[14]_i_2 
       (.CI(\trunc_ln_reg_2111_reg[10]_i_2_n_0 ),
        .CO({\trunc_ln_reg_2111_reg[14]_i_2_n_0 ,\trunc_ln_reg_2111_reg[14]_i_2_n_1 ,\trunc_ln_reg_2111_reg[14]_i_2_n_2 ,\trunc_ln_reg_2111_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln_reg_2111[14]_i_7_n_0 ,\trunc_ln_reg_2111[14]_i_8_n_0 ,\trunc_ln_reg_2111[14]_i_9_n_0 ,\trunc_ln_reg_2111[14]_i_10_n_0 }),
        .O(sub_ln25_fu_910_p2[12:9]),
        .S({\trunc_ln_reg_2111[14]_i_11_n_0 ,\trunc_ln_reg_2111[14]_i_12_n_0 ,\trunc_ln_reg_2111[14]_i_13_n_0 ,\trunc_ln_reg_2111[14]_i_14_n_0 }));
  FDRE \trunc_ln_reg_2111_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[17]),
        .Q(trunc_ln_reg_2111[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[18]),
        .Q(trunc_ln_reg_2111[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[19]),
        .Q(trunc_ln_reg_2111[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[20]),
        .Q(trunc_ln_reg_2111[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[18]_i_1 
       (.CI(\trunc_ln_reg_2111_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2111_reg[18]_i_1_n_0 ,\trunc_ln_reg_2111_reg[18]_i_1_n_1 ,\trunc_ln_reg_2111_reg[18]_i_1_n_2 ,\trunc_ln_reg_2111_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_fu_910_p2[18:15]),
        .O(add_ln25_2_fu_924_p2[20:17]),
        .S({\trunc_ln_reg_2111[18]_i_3_n_0 ,\trunc_ln_reg_2111[18]_i_4_n_0 ,\trunc_ln_reg_2111[18]_i_5_n_0 ,\trunc_ln_reg_2111[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[18]_i_2 
       (.CI(\trunc_ln_reg_2111_reg[14]_i_2_n_0 ),
        .CO({\trunc_ln_reg_2111_reg[18]_i_2_n_0 ,\trunc_ln_reg_2111_reg[18]_i_2_n_1 ,\trunc_ln_reg_2111_reg[18]_i_2_n_2 ,\trunc_ln_reg_2111_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln_reg_2111[18]_i_7_n_0 ,\trunc_ln_reg_2111[18]_i_8_n_0 ,\trunc_ln_reg_2111[18]_i_9_n_0 ,\trunc_ln_reg_2111[18]_i_10_n_0 }),
        .O(sub_ln25_fu_910_p2[16:13]),
        .S({\trunc_ln_reg_2111[18]_i_11_n_0 ,\trunc_ln_reg_2111[18]_i_12_n_0 ,\trunc_ln_reg_2111[18]_i_13_n_0 ,\trunc_ln_reg_2111[18]_i_14_n_0 }));
  FDRE \trunc_ln_reg_2111_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[21]),
        .Q(trunc_ln_reg_2111[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[3]),
        .Q(trunc_ln_reg_2111[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[22]),
        .Q(trunc_ln_reg_2111[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[23]),
        .Q(trunc_ln_reg_2111[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[24]),
        .Q(trunc_ln_reg_2111[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[22]_i_1 
       (.CI(\trunc_ln_reg_2111_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2111_reg[22]_i_1_n_0 ,\trunc_ln_reg_2111_reg[22]_i_1_n_1 ,\trunc_ln_reg_2111_reg[22]_i_1_n_2 ,\trunc_ln_reg_2111_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_fu_910_p2[22:19]),
        .O(add_ln25_2_fu_924_p2[24:21]),
        .S({\trunc_ln_reg_2111[22]_i_3_n_0 ,\trunc_ln_reg_2111[22]_i_4_n_0 ,\trunc_ln_reg_2111[22]_i_5_n_0 ,\trunc_ln_reg_2111[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[22]_i_2 
       (.CI(\trunc_ln_reg_2111_reg[18]_i_2_n_0 ),
        .CO({\trunc_ln_reg_2111_reg[22]_i_2_n_0 ,\trunc_ln_reg_2111_reg[22]_i_2_n_1 ,\trunc_ln_reg_2111_reg[22]_i_2_n_2 ,\trunc_ln_reg_2111_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({P[17:15],\trunc_ln_reg_2111[22]_i_7_n_0 }),
        .O(sub_ln25_fu_910_p2[20:17]),
        .S({\trunc_ln_reg_2111[22]_i_8_n_0 ,\trunc_ln_reg_2111[22]_i_9_n_0 ,\trunc_ln_reg_2111[22]_i_10_n_0 ,\trunc_ln_reg_2111[22]_i_11_n_0 }));
  FDRE \trunc_ln_reg_2111_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[25]),
        .Q(trunc_ln_reg_2111[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[26]),
        .Q(trunc_ln_reg_2111[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[27]),
        .Q(trunc_ln_reg_2111[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[28]),
        .Q(trunc_ln_reg_2111[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[26]_i_1 
       (.CI(\trunc_ln_reg_2111_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2111_reg[26]_i_1_n_0 ,\trunc_ln_reg_2111_reg[26]_i_1_n_1 ,\trunc_ln_reg_2111_reg[26]_i_1_n_2 ,\trunc_ln_reg_2111_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_fu_910_p2[26:23]),
        .O(add_ln25_2_fu_924_p2[28:25]),
        .S({\trunc_ln_reg_2111[26]_i_3_n_0 ,\trunc_ln_reg_2111[26]_i_4_n_0 ,\trunc_ln_reg_2111[26]_i_5_n_0 ,\trunc_ln_reg_2111[26]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[26]_i_2 
       (.CI(\trunc_ln_reg_2111_reg[22]_i_2_n_0 ),
        .CO({\trunc_ln_reg_2111_reg[26]_i_2_n_0 ,\trunc_ln_reg_2111_reg[26]_i_2_n_1 ,\trunc_ln_reg_2111_reg[26]_i_2_n_2 ,\trunc_ln_reg_2111_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(P[21:18]),
        .O(sub_ln25_fu_910_p2[24:21]),
        .S({\trunc_ln_reg_2111[26]_i_7_n_0 ,\trunc_ln_reg_2111[26]_i_8_n_0 ,\trunc_ln_reg_2111[26]_i_9_n_0 ,\trunc_ln_reg_2111[26]_i_10_n_0 }));
  FDRE \trunc_ln_reg_2111_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[29]),
        .Q(trunc_ln_reg_2111[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[30]),
        .Q(trunc_ln_reg_2111[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[31]),
        .Q(trunc_ln_reg_2111[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[29]_i_14 
       (.CI(\trunc_ln_reg_2111_reg[29]_i_6_n_0 ),
        .CO(\NLW_trunc_ln_reg_2111_reg[29]_i_14_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln_reg_2111_reg[29]_i_14_O_UNCONNECTED [3:1],sub_ln25_fu_910_p2[29]}),
        .S({1'b0,1'b0,1'b0,\trunc_ln_reg_2111[29]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[29]_i_2 
       (.CI(\trunc_ln_reg_2111_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln_reg_2111_reg[29]_i_2_CO_UNCONNECTED [3:2],\trunc_ln_reg_2111_reg[29]_i_2_n_2 ,\trunc_ln_reg_2111_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln25_fu_910_p2[28:27]}),
        .O({\NLW_trunc_ln_reg_2111_reg[29]_i_2_O_UNCONNECTED [3],add_ln25_2_fu_924_p2[31:29]}),
        .S({1'b0,\trunc_ln_reg_2111[29]_i_7_n_0 ,\trunc_ln_reg_2111[29]_i_8_n_0 ,\trunc_ln_reg_2111[29]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[29]_i_6 
       (.CI(\trunc_ln_reg_2111_reg[26]_i_2_n_0 ),
        .CO({\trunc_ln_reg_2111_reg[29]_i_6_n_0 ,\trunc_ln_reg_2111_reg[29]_i_6_n_1 ,\trunc_ln_reg_2111_reg[29]_i_6_n_2 ,\trunc_ln_reg_2111_reg[29]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(P[25:22]),
        .O(sub_ln25_fu_910_p2[28:25]),
        .S({\trunc_ln_reg_2111[29]_i_10_n_0 ,\trunc_ln_reg_2111[29]_i_11_n_0 ,\trunc_ln_reg_2111[29]_i_12_n_0 ,\trunc_ln_reg_2111[29]_i_13_n_0 }));
  FDRE \trunc_ln_reg_2111_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[4]),
        .Q(trunc_ln_reg_2111[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_2111_reg[2]_i_1_n_0 ,\trunc_ln_reg_2111_reg[2]_i_1_n_1 ,\trunc_ln_reg_2111_reg[2]_i_1_n_2 ,\trunc_ln_reg_2111_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({sub_ln25_fu_910_p2[2:1],\trunc_ln25_3_reg_2191_reg[29]_0 [1],1'b0}),
        .O({add_ln25_2_fu_924_p2[4:2],\NLW_trunc_ln_reg_2111_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln_reg_2111[2]_i_2_n_0 ,\trunc_ln_reg_2111[2]_i_3_n_0 ,\trunc_ln_reg_2111[2]_i_4_n_0 ,\trunc_ln25_3_reg_2191_reg[29]_0 [0]}));
  FDRE \trunc_ln_reg_2111_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[5]),
        .Q(trunc_ln_reg_2111[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[6]),
        .Q(trunc_ln_reg_2111[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[7]),
        .Q(trunc_ln_reg_2111[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[8]),
        .Q(trunc_ln_reg_2111[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[6]_i_1 
       (.CI(\trunc_ln_reg_2111_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2111_reg[6]_i_1_n_0 ,\trunc_ln_reg_2111_reg[6]_i_1_n_1 ,\trunc_ln_reg_2111_reg[6]_i_1_n_2 ,\trunc_ln_reg_2111_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sub_ln25_fu_910_p2[6:3]),
        .O(add_ln25_2_fu_924_p2[8:5]),
        .S({\trunc_ln_reg_2111[6]_i_3_n_0 ,\trunc_ln_reg_2111[6]_i_4_n_0 ,\trunc_ln_reg_2111[6]_i_5_n_0 ,\trunc_ln_reg_2111[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2111_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_2111_reg[6]_i_2_n_0 ,\trunc_ln_reg_2111_reg[6]_i_2_n_1 ,\trunc_ln_reg_2111_reg[6]_i_2_n_2 ,\trunc_ln_reg_2111_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln_reg_2111[6]_i_7_n_0 ,\trunc_ln_reg_2111[6]_i_8_n_0 ,\trunc_ln_reg_2111[6]_i_9_n_0 ,\trunc_ln_reg_2111[6]_i_10_n_0 }),
        .O(sub_ln25_fu_910_p2[4:1]),
        .S({\trunc_ln_reg_2111[6]_i_11_n_0 ,\trunc_ln_reg_2111[6]_i_12_n_0 ,\trunc_ln_reg_2111[6]_i_13_n_0 ,\trunc_ln_reg_2111[6]_i_14_n_0 }));
  FDRE \trunc_ln_reg_2111_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[9]),
        .Q(trunc_ln_reg_2111[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[10]),
        .Q(trunc_ln_reg_2111[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2111_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(add_ln25_2_fu_924_p2[11]),
        .Q(trunc_ln_reg_2111[9]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[0]),
        .Q(value_a_2_reg_2300[0]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[10]),
        .Q(value_a_2_reg_2300[10]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[11]),
        .Q(value_a_2_reg_2300[11]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[12]),
        .Q(value_a_2_reg_2300[12]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[13]),
        .Q(value_a_2_reg_2300[13]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[14]),
        .Q(value_a_2_reg_2300[14]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[15]),
        .Q(value_a_2_reg_2300[15]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[16]),
        .Q(value_a_2_reg_2300[16]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[17]),
        .Q(value_a_2_reg_2300[17]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[18]),
        .Q(value_a_2_reg_2300[18]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[19]),
        .Q(value_a_2_reg_2300[19]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[1]),
        .Q(value_a_2_reg_2300[1]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[20]),
        .Q(value_a_2_reg_2300[20]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[21]),
        .Q(value_a_2_reg_2300[21]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[22]),
        .Q(value_a_2_reg_2300[22]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[23]),
        .Q(value_a_2_reg_2300[23]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[24]),
        .Q(value_a_2_reg_2300[24]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[25]),
        .Q(value_a_2_reg_2300[25]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[26]),
        .Q(value_a_2_reg_2300[26]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[27]),
        .Q(value_a_2_reg_2300[27]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[28]),
        .Q(value_a_2_reg_2300[28]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[29]),
        .Q(value_a_2_reg_2300[29]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[2]),
        .Q(value_a_2_reg_2300[2]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[30]),
        .Q(value_a_2_reg_2300[30]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[31]),
        .Q(value_a_2_reg_2300[31]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[3]),
        .Q(value_a_2_reg_2300[3]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[4]),
        .Q(value_a_2_reg_2300[4]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[5]),
        .Q(value_a_2_reg_2300[5]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[6]),
        .Q(value_a_2_reg_2300[6]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[7]),
        .Q(value_a_2_reg_2300[7]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[8]),
        .Q(value_a_2_reg_2300[8]),
        .R(1'b0));
  FDRE \value_a_2_reg_2300_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(dout[9]),
        .Q(value_a_2_reg_2300[9]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[0]),
        .Q(value_a_4_reg_2331[0]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[10]),
        .Q(value_a_4_reg_2331[10]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[11]),
        .Q(value_a_4_reg_2331[11]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[12]),
        .Q(value_a_4_reg_2331[12]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[13]),
        .Q(value_a_4_reg_2331[13]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[14]),
        .Q(value_a_4_reg_2331[14]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[15]),
        .Q(value_a_4_reg_2331[15]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[16] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[16]),
        .Q(value_a_4_reg_2331[16]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[17] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[17]),
        .Q(value_a_4_reg_2331[17]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[18] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[18]),
        .Q(value_a_4_reg_2331[18]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[19] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[19]),
        .Q(value_a_4_reg_2331[19]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[1]),
        .Q(value_a_4_reg_2331[1]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[20] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[20]),
        .Q(value_a_4_reg_2331[20]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[21] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[21]),
        .Q(value_a_4_reg_2331[21]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[22] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[22]),
        .Q(value_a_4_reg_2331[22]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[23] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[23]),
        .Q(value_a_4_reg_2331[23]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[24] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[24]),
        .Q(value_a_4_reg_2331[24]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[25] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[25]),
        .Q(value_a_4_reg_2331[25]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[26] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[26]),
        .Q(value_a_4_reg_2331[26]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[27] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[27]),
        .Q(value_a_4_reg_2331[27]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[28] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[28]),
        .Q(value_a_4_reg_2331[28]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[29] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[29]),
        .Q(value_a_4_reg_2331[29]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[2]),
        .Q(value_a_4_reg_2331[2]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[30] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[30]),
        .Q(value_a_4_reg_2331[30]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[31] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[31]),
        .Q(value_a_4_reg_2331[31]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[3]),
        .Q(value_a_4_reg_2331[3]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[4]),
        .Q(value_a_4_reg_2331[4]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[5]),
        .Q(value_a_4_reg_2331[5]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[6]),
        .Q(value_a_4_reg_2331[6]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[7]),
        .Q(value_a_4_reg_2331[7]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[8]),
        .Q(value_a_4_reg_2331[8]),
        .R(1'b0));
  FDRE \value_a_4_reg_2331_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(dout[9]),
        .Q(value_a_4_reg_2331[9]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[0]),
        .Q(value_a_6_reg_2351[0]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[10]),
        .Q(value_a_6_reg_2351[10]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[11]),
        .Q(value_a_6_reg_2351[11]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[12]),
        .Q(value_a_6_reg_2351[12]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[13]),
        .Q(value_a_6_reg_2351[13]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[14]),
        .Q(value_a_6_reg_2351[14]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[15]),
        .Q(value_a_6_reg_2351[15]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[16]),
        .Q(value_a_6_reg_2351[16]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[17]),
        .Q(value_a_6_reg_2351[17]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[18]),
        .Q(value_a_6_reg_2351[18]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[19]),
        .Q(value_a_6_reg_2351[19]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[1]),
        .Q(value_a_6_reg_2351[1]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[20]),
        .Q(value_a_6_reg_2351[20]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[21]),
        .Q(value_a_6_reg_2351[21]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[22]),
        .Q(value_a_6_reg_2351[22]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[23]),
        .Q(value_a_6_reg_2351[23]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[24]),
        .Q(value_a_6_reg_2351[24]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[25]),
        .Q(value_a_6_reg_2351[25]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[26]),
        .Q(value_a_6_reg_2351[26]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[27]),
        .Q(value_a_6_reg_2351[27]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[28]),
        .Q(value_a_6_reg_2351[28]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[29]),
        .Q(value_a_6_reg_2351[29]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[2]),
        .Q(value_a_6_reg_2351[2]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[30]),
        .Q(value_a_6_reg_2351[30]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[31]),
        .Q(value_a_6_reg_2351[31]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[3]),
        .Q(value_a_6_reg_2351[3]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[4]),
        .Q(value_a_6_reg_2351[4]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[5]),
        .Q(value_a_6_reg_2351[5]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[6]),
        .Q(value_a_6_reg_2351[6]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[7]),
        .Q(value_a_6_reg_2351[7]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[8]),
        .Q(value_a_6_reg_2351[8]),
        .R(1'b0));
  FDRE \value_a_6_reg_2351_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(dout[9]),
        .Q(value_a_6_reg_2351[9]),
        .R(1'b0));
  FDRE \value_a_8_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[0]),
        .Q(\value_a_8_reg_421_reg_n_0_[0] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[10]),
        .Q(\value_a_8_reg_421_reg_n_0_[10] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[11]),
        .Q(\value_a_8_reg_421_reg_n_0_[11] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[12]),
        .Q(\value_a_8_reg_421_reg_n_0_[12] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[13]),
        .Q(\value_a_8_reg_421_reg_n_0_[13] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[14]),
        .Q(\value_a_8_reg_421_reg_n_0_[14] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[15]),
        .Q(\value_a_8_reg_421_reg_n_0_[15] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[16]),
        .Q(\value_a_8_reg_421_reg_n_0_[16] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[17]),
        .Q(\value_a_8_reg_421_reg_n_0_[17] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[18]),
        .Q(\value_a_8_reg_421_reg_n_0_[18] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[19]),
        .Q(\value_a_8_reg_421_reg_n_0_[19] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[1]),
        .Q(\value_a_8_reg_421_reg_n_0_[1] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[20]),
        .Q(\value_a_8_reg_421_reg_n_0_[20] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[21]),
        .Q(\value_a_8_reg_421_reg_n_0_[21] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[22]),
        .Q(\value_a_8_reg_421_reg_n_0_[22] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[23]),
        .Q(\value_a_8_reg_421_reg_n_0_[23] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[24]),
        .Q(\value_a_8_reg_421_reg_n_0_[24] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[25]),
        .Q(\value_a_8_reg_421_reg_n_0_[25] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[26]),
        .Q(\value_a_8_reg_421_reg_n_0_[26] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[27]),
        .Q(\value_a_8_reg_421_reg_n_0_[27] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[28]),
        .Q(\value_a_8_reg_421_reg_n_0_[28] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[29]),
        .Q(\value_a_8_reg_421_reg_n_0_[29] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[2]),
        .Q(\value_a_8_reg_421_reg_n_0_[2] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[30]),
        .Q(\value_a_8_reg_421_reg_n_0_[30] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[31]),
        .Q(\value_a_8_reg_421_reg_n_0_[31] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[3]),
        .Q(\value_a_8_reg_421_reg_n_0_[3] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[4]),
        .Q(\value_a_8_reg_421_reg_n_0_[4] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[5]),
        .Q(\value_a_8_reg_421_reg_n_0_[5] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[6]),
        .Q(\value_a_8_reg_421_reg_n_0_[6] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[7]),
        .Q(\value_a_8_reg_421_reg_n_0_[7] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[8]),
        .Q(\value_a_8_reg_421_reg_n_0_[8] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_8_reg_421_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_a_4_reg_2331[9]),
        .Q(\value_a_8_reg_421_reg_n_0_[9] ),
        .R(value_a_8_reg_421));
  FDRE \value_a_9_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[0] ),
        .Q(value_a_9_reg_406[0]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[10] ),
        .Q(value_a_9_reg_406[10]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[11] ),
        .Q(value_a_9_reg_406[11]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[12] ),
        .Q(value_a_9_reg_406[12]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[13] ),
        .Q(value_a_9_reg_406[13]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[14] ),
        .Q(value_a_9_reg_406[14]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[15] ),
        .Q(value_a_9_reg_406[15]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[16] ),
        .Q(value_a_9_reg_406[16]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[17] ),
        .Q(value_a_9_reg_406[17]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[18] ),
        .Q(value_a_9_reg_406[18]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[19] ),
        .Q(value_a_9_reg_406[19]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[1] ),
        .Q(value_a_9_reg_406[1]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[20] ),
        .Q(value_a_9_reg_406[20]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[21] ),
        .Q(value_a_9_reg_406[21]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[22] ),
        .Q(value_a_9_reg_406[22]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[23] ),
        .Q(value_a_9_reg_406[23]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[24] ),
        .Q(value_a_9_reg_406[24]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[25] ),
        .Q(value_a_9_reg_406[25]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[26] ),
        .Q(value_a_9_reg_406[26]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[27] ),
        .Q(value_a_9_reg_406[27]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[28] ),
        .Q(value_a_9_reg_406[28]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[29] ),
        .Q(value_a_9_reg_406[29]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[2] ),
        .Q(value_a_9_reg_406[2]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[30] ),
        .Q(value_a_9_reg_406[30]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[31] ),
        .Q(value_a_9_reg_406[31]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[3] ),
        .Q(value_a_9_reg_406[3]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[4] ),
        .Q(value_a_9_reg_406[4]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[5] ),
        .Q(value_a_9_reg_406[5]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[6] ),
        .Q(value_a_9_reg_406[6]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[7] ),
        .Q(value_a_9_reg_406[7]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[8] ),
        .Q(value_a_9_reg_406[8]),
        .R(1'b0));
  FDRE \value_a_9_reg_406_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(\ap_phi_reg_pp0_iter3_value_a_9_reg_406_reg_n_0_[9] ),
        .Q(value_a_9_reg_406[9]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[0]),
        .Q(value_a_reg_2273[0]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[10]),
        .Q(value_a_reg_2273[10]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[11]),
        .Q(value_a_reg_2273[11]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[12]),
        .Q(value_a_reg_2273[12]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[13]),
        .Q(value_a_reg_2273[13]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[14]),
        .Q(value_a_reg_2273[14]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[15]),
        .Q(value_a_reg_2273[15]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[16]),
        .Q(value_a_reg_2273[16]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[17]),
        .Q(value_a_reg_2273[17]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[18]),
        .Q(value_a_reg_2273[18]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[19]),
        .Q(value_a_reg_2273[19]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[1]),
        .Q(value_a_reg_2273[1]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[20]),
        .Q(value_a_reg_2273[20]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[21]),
        .Q(value_a_reg_2273[21]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[22]),
        .Q(value_a_reg_2273[22]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[23]),
        .Q(value_a_reg_2273[23]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[24]),
        .Q(value_a_reg_2273[24]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[25]),
        .Q(value_a_reg_2273[25]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[26]),
        .Q(value_a_reg_2273[26]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[27]),
        .Q(value_a_reg_2273[27]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[28]),
        .Q(value_a_reg_2273[28]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[29]),
        .Q(value_a_reg_2273[29]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[2]),
        .Q(value_a_reg_2273[2]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[30] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[30]),
        .Q(value_a_reg_2273[30]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[31] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[31]),
        .Q(value_a_reg_2273[31]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[3]),
        .Q(value_a_reg_2273[3]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[4]),
        .Q(value_a_reg_2273[4]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[5]),
        .Q(value_a_reg_2273[5]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[6]),
        .Q(value_a_reg_2273[6]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[7]),
        .Q(value_a_reg_2273[7]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[8]),
        .Q(value_a_reg_2273[8]),
        .R(1'b0));
  FDRE \value_a_reg_2273_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(dout[9]),
        .Q(value_a_reg_2273[9]),
        .R(1'b0));
  FDRE \value_b_10_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[0]),
        .Q(value_b_10_reg_451[0]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[10]),
        .Q(value_b_10_reg_451[10]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[11]),
        .Q(value_b_10_reg_451[11]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[12]),
        .Q(value_b_10_reg_451[12]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[13]),
        .Q(value_b_10_reg_451[13]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[14]),
        .Q(value_b_10_reg_451[14]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[15]),
        .Q(value_b_10_reg_451[15]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[16]),
        .Q(value_b_10_reg_451[16]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[17]),
        .Q(value_b_10_reg_451[17]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[18]),
        .Q(value_b_10_reg_451[18]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[19]),
        .Q(value_b_10_reg_451[19]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[1]),
        .Q(value_b_10_reg_451[1]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[20]),
        .Q(value_b_10_reg_451[20]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[21]),
        .Q(value_b_10_reg_451[21]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[22]),
        .Q(value_b_10_reg_451[22]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[23]),
        .Q(value_b_10_reg_451[23]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[24]),
        .Q(value_b_10_reg_451[24]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[25]),
        .Q(value_b_10_reg_451[25]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[26]),
        .Q(value_b_10_reg_451[26]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[27]),
        .Q(value_b_10_reg_451[27]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[28]),
        .Q(value_b_10_reg_451[28]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[29]),
        .Q(value_b_10_reg_451[29]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[2]),
        .Q(value_b_10_reg_451[2]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[30]),
        .Q(value_b_10_reg_451[30]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[31]),
        .Q(value_b_10_reg_451[31]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[3]),
        .Q(value_b_10_reg_451[3]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[4]),
        .Q(value_b_10_reg_451[4]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[5]),
        .Q(value_b_10_reg_451[5]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[6]),
        .Q(value_b_10_reg_451[6]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[7]),
        .Q(value_b_10_reg_451[7]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[8]),
        .Q(value_b_10_reg_451[8]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_10_reg_451_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_3_1_o_ap_vld),
        .D(value_b_2_reg_2336[9]),
        .Q(value_b_10_reg_451[9]),
        .R(shell_top_sa_pe_bw_0_1));
  FDRE \value_b_2_reg_2336_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[0]),
        .Q(value_b_2_reg_2336[0]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[10]),
        .Q(value_b_2_reg_2336[10]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[11]),
        .Q(value_b_2_reg_2336[11]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[12]),
        .Q(value_b_2_reg_2336[12]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[13]),
        .Q(value_b_2_reg_2336[13]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[14]),
        .Q(value_b_2_reg_2336[14]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[15]),
        .Q(value_b_2_reg_2336[15]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[16] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[16]),
        .Q(value_b_2_reg_2336[16]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[17] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[17]),
        .Q(value_b_2_reg_2336[17]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[18] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[18]),
        .Q(value_b_2_reg_2336[18]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[19] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[19]),
        .Q(value_b_2_reg_2336[19]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[1]),
        .Q(value_b_2_reg_2336[1]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[20] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[20]),
        .Q(value_b_2_reg_2336[20]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[21] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[21]),
        .Q(value_b_2_reg_2336[21]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[22] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[22]),
        .Q(value_b_2_reg_2336[22]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[23] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[23]),
        .Q(value_b_2_reg_2336[23]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[24] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[24]),
        .Q(value_b_2_reg_2336[24]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[25] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[25]),
        .Q(value_b_2_reg_2336[25]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[26] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[26]),
        .Q(value_b_2_reg_2336[26]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[27] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[27]),
        .Q(value_b_2_reg_2336[27]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[28] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[28]),
        .Q(value_b_2_reg_2336[28]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[29] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[29]),
        .Q(value_b_2_reg_2336[29]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[2]),
        .Q(value_b_2_reg_2336[2]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[30] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[30]),
        .Q(value_b_2_reg_2336[30]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[31] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[31]),
        .Q(value_b_2_reg_2336[31]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[3]),
        .Q(value_b_2_reg_2336[3]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[4]),
        .Q(value_b_2_reg_2336[4]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[5]),
        .Q(value_b_2_reg_2336[5]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[6]),
        .Q(value_b_2_reg_2336[6]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[7]),
        .Q(value_b_2_reg_2336[7]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[8]),
        .Q(value_b_2_reg_2336[8]),
        .R(1'b0));
  FDRE \value_b_2_reg_2336_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(ready_for_outstanding_reg_0[9]),
        .Q(value_b_2_reg_2336[9]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[0]),
        .Q(value_b_4_reg_2356[0]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[10]),
        .Q(value_b_4_reg_2356[10]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[11]),
        .Q(value_b_4_reg_2356[11]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[12]),
        .Q(value_b_4_reg_2356[12]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[13]),
        .Q(value_b_4_reg_2356[13]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[14]),
        .Q(value_b_4_reg_2356[14]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[15]),
        .Q(value_b_4_reg_2356[15]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[16]),
        .Q(value_b_4_reg_2356[16]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[17]),
        .Q(value_b_4_reg_2356[17]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[18]),
        .Q(value_b_4_reg_2356[18]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[19]),
        .Q(value_b_4_reg_2356[19]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[1]),
        .Q(value_b_4_reg_2356[1]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[20]),
        .Q(value_b_4_reg_2356[20]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[21]),
        .Q(value_b_4_reg_2356[21]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[22]),
        .Q(value_b_4_reg_2356[22]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[23]),
        .Q(value_b_4_reg_2356[23]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[24]),
        .Q(value_b_4_reg_2356[24]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[25]),
        .Q(value_b_4_reg_2356[25]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[26]),
        .Q(value_b_4_reg_2356[26]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[27]),
        .Q(value_b_4_reg_2356[27]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[28]),
        .Q(value_b_4_reg_2356[28]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[29]),
        .Q(value_b_4_reg_2356[29]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[2]),
        .Q(value_b_4_reg_2356[2]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[30]),
        .Q(value_b_4_reg_2356[30]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[31]),
        .Q(value_b_4_reg_2356[31]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[3]),
        .Q(value_b_4_reg_2356[3]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[4]),
        .Q(value_b_4_reg_2356[4]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[5]),
        .Q(value_b_4_reg_2356[5]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[6]),
        .Q(value_b_4_reg_2356[6]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[7]),
        .Q(value_b_4_reg_2356[7]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[8]),
        .Q(value_b_4_reg_2356[8]),
        .R(1'b0));
  FDRE \value_b_4_reg_2356_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln50_reg_21160),
        .D(ready_for_outstanding_reg_0[9]),
        .Q(value_b_4_reg_2356[9]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[0] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[0]),
        .Q(value_b_6_reg_2361[0]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[10] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[10]),
        .Q(value_b_6_reg_2361[10]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[11] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[11]),
        .Q(value_b_6_reg_2361[11]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[12] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[12]),
        .Q(value_b_6_reg_2361[12]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[13] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[13]),
        .Q(value_b_6_reg_2361[13]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[14] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[14]),
        .Q(value_b_6_reg_2361[14]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[15] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[15]),
        .Q(value_b_6_reg_2361[15]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[16] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[16]),
        .Q(value_b_6_reg_2361[16]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[17] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[17]),
        .Q(value_b_6_reg_2361[17]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[18] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[18]),
        .Q(value_b_6_reg_2361[18]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[19] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[19]),
        .Q(value_b_6_reg_2361[19]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[1] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[1]),
        .Q(value_b_6_reg_2361[1]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[20] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[20]),
        .Q(value_b_6_reg_2361[20]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[21] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[21]),
        .Q(value_b_6_reg_2361[21]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[22] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[22]),
        .Q(value_b_6_reg_2361[22]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[23] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[23]),
        .Q(value_b_6_reg_2361[23]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[24] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[24]),
        .Q(value_b_6_reg_2361[24]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[25] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[25]),
        .Q(value_b_6_reg_2361[25]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[26] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[26]),
        .Q(value_b_6_reg_2361[26]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[27] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[27]),
        .Q(value_b_6_reg_2361[27]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[28] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[28]),
        .Q(value_b_6_reg_2361[28]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[29] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[29]),
        .Q(value_b_6_reg_2361[29]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[2] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[2]),
        .Q(value_b_6_reg_2361[2]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[30] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[30]),
        .Q(value_b_6_reg_2361[30]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[31] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[31]),
        .Q(value_b_6_reg_2361[31]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[3] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[3]),
        .Q(value_b_6_reg_2361[3]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[4] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[4]),
        .Q(value_b_6_reg_2361[4]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[5] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[5]),
        .Q(value_b_6_reg_2361[5]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[6] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[6]),
        .Q(value_b_6_reg_2361[6]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[7] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[7]),
        .Q(value_b_6_reg_2361[7]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[8] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[8]),
        .Q(value_b_6_reg_2361[8]),
        .R(1'b0));
  FDRE \value_b_6_reg_2361_reg[9] 
       (.C(ap_clk),
        .CE(ap_done_reg2),
        .D(ready_for_outstanding_reg_0[9]),
        .Q(value_b_6_reg_2361[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA2A0000)) 
    \value_b_8_reg_496[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .I1(icmp_ln143_reg_2022_pp0_iter3_reg),
        .I2(and_ln53_2_reg_2107_pp0_iter3_reg),
        .I3(icmp_ln50_3_reg_2098_pp0_iter3_reg),
        .I4(ap_enable_reg_pp0_iter10),
        .O(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[0]),
        .Q(value_b_8_reg_496[0]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[10]),
        .Q(value_b_8_reg_496[10]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[11]),
        .Q(value_b_8_reg_496[11]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[12]),
        .Q(value_b_8_reg_496[12]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[13]),
        .Q(value_b_8_reg_496[13]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[14]),
        .Q(value_b_8_reg_496[14]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[15]),
        .Q(value_b_8_reg_496[15]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[16]),
        .Q(value_b_8_reg_496[16]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[17]),
        .Q(value_b_8_reg_496[17]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[18]),
        .Q(value_b_8_reg_496[18]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[19]),
        .Q(value_b_8_reg_496[19]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[1]),
        .Q(value_b_8_reg_496[1]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[20]),
        .Q(value_b_8_reg_496[20]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[21]),
        .Q(value_b_8_reg_496[21]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[22]),
        .Q(value_b_8_reg_496[22]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[23]),
        .Q(value_b_8_reg_496[23]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[24]),
        .Q(value_b_8_reg_496[24]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[25]),
        .Q(value_b_8_reg_496[25]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[26]),
        .Q(value_b_8_reg_496[26]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[27]),
        .Q(value_b_8_reg_496[27]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[28]),
        .Q(value_b_8_reg_496[28]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[29]),
        .Q(value_b_8_reg_496[29]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[2]),
        .Q(value_b_8_reg_496[2]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[30]),
        .Q(value_b_8_reg_496[30]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[31]),
        .Q(value_b_8_reg_496[31]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[3]),
        .Q(value_b_8_reg_496[3]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[4]),
        .Q(value_b_8_reg_496[4]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[5]),
        .Q(value_b_8_reg_496[5]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[6]),
        .Q(value_b_8_reg_496[6]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[7]),
        .Q(value_b_8_reg_496[7]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[8]),
        .Q(value_b_8_reg_496[8]),
        .R(shell_top_sa_pe_bw_0_3));
  FDRE \value_b_8_reg_496_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_585),
        .D(value_b_6_reg_2361[9]),
        .Q(value_b_8_reg_496[9]),
        .R(shell_top_sa_pe_bw_0_3));
  LUT4 #(
    .INIT(16'h7F00)) 
    \value_b_9_reg_481[31]_i_1 
       (.I0(icmp_ln50_2_reg_2085_pp0_iter3_reg),
        .I1(and_ln53_1_reg_2094_pp0_iter3_reg),
        .I2(icmp_ln143_reg_2022_pp0_iter3_reg),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .O(shell_top_sa_pe_bw_0_2));
  LUT2 #(
    .INIT(4'h8)) 
    \value_b_9_reg_481[31]_i_2 
       (.I0(ap_done_reg2),
        .I1(ap_enable_reg_pp0_iter3_reg_rep_n_0),
        .O(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld));
  FDRE \value_b_9_reg_481_reg[0] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[0]),
        .Q(value_b_9_reg_481[0]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[10] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[10]),
        .Q(value_b_9_reg_481[10]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[11] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[11]),
        .Q(value_b_9_reg_481[11]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[12] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[12]),
        .Q(value_b_9_reg_481[12]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[13] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[13]),
        .Q(value_b_9_reg_481[13]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[14] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[14]),
        .Q(value_b_9_reg_481[14]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[15] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[15]),
        .Q(value_b_9_reg_481[15]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[16] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[16]),
        .Q(value_b_9_reg_481[16]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[17] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[17]),
        .Q(value_b_9_reg_481[17]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[18] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[18]),
        .Q(value_b_9_reg_481[18]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[19] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[19]),
        .Q(value_b_9_reg_481[19]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[1] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[1]),
        .Q(value_b_9_reg_481[1]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[20] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[20]),
        .Q(value_b_9_reg_481[20]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[21] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[21]),
        .Q(value_b_9_reg_481[21]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[22] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[22]),
        .Q(value_b_9_reg_481[22]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[23] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[23]),
        .Q(value_b_9_reg_481[23]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[24] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[24]),
        .Q(value_b_9_reg_481[24]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[25] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[25]),
        .Q(value_b_9_reg_481[25]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[26] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[26]),
        .Q(value_b_9_reg_481[26]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[27] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[27]),
        .Q(value_b_9_reg_481[27]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[28] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[28]),
        .Q(value_b_9_reg_481[28]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[29] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[29]),
        .Q(value_b_9_reg_481[29]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[2] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[2]),
        .Q(value_b_9_reg_481[2]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[30] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[30]),
        .Q(value_b_9_reg_481[30]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[31] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[31]),
        .Q(value_b_9_reg_481[31]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[3] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[3]),
        .Q(value_b_9_reg_481[3]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[4] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[4]),
        .Q(value_b_9_reg_481[4]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[5] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[5]),
        .Q(value_b_9_reg_481[5]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[6] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[6]),
        .Q(value_b_9_reg_481[6]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[7] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[7]),
        .Q(value_b_9_reg_481[7]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[8] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[8]),
        .Q(value_b_9_reg_481[8]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_9_reg_481_reg[9] 
       (.C(ap_clk),
        .CE(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_shell_top_sa_pe_ba_1_3_o_ap_vld),
        .D(value_b_4_reg_2356[9]),
        .Q(value_b_9_reg_481[9]),
        .R(shell_top_sa_pe_bw_0_2));
  FDRE \value_b_reg_2305_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[0]),
        .Q(value_b_reg_2305[0]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[10]),
        .Q(value_b_reg_2305[10]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[11]),
        .Q(value_b_reg_2305[11]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[12]),
        .Q(value_b_reg_2305[12]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[13]),
        .Q(value_b_reg_2305[13]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[14]),
        .Q(value_b_reg_2305[14]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[15]),
        .Q(value_b_reg_2305[15]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[16]),
        .Q(value_b_reg_2305[16]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[17]),
        .Q(value_b_reg_2305[17]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[18]),
        .Q(value_b_reg_2305[18]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[19]),
        .Q(value_b_reg_2305[19]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[1]),
        .Q(value_b_reg_2305[1]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[20]),
        .Q(value_b_reg_2305[20]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[21]),
        .Q(value_b_reg_2305[21]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[22]),
        .Q(value_b_reg_2305[22]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[23]),
        .Q(value_b_reg_2305[23]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[24]),
        .Q(value_b_reg_2305[24]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[25]),
        .Q(value_b_reg_2305[25]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[26]),
        .Q(value_b_reg_2305[26]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[27]),
        .Q(value_b_reg_2305[27]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[28]),
        .Q(value_b_reg_2305[28]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[29]),
        .Q(value_b_reg_2305[29]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[2]),
        .Q(value_b_reg_2305[2]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[30]),
        .Q(value_b_reg_2305[30]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[31]),
        .Q(value_b_reg_2305[31]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[3]),
        .Q(value_b_reg_2305[3]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[4]),
        .Q(value_b_reg_2305[4]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[5]),
        .Q(value_b_reg_2305[5]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[6]),
        .Q(value_b_reg_2305[6]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[7]),
        .Q(value_b_reg_2305[7]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[8]),
        .Q(value_b_reg_2305[8]),
        .R(1'b0));
  FDRE \value_b_reg_2305_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ready_for_outstanding_reg_0[9]),
        .Q(value_b_reg_2305[9]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [8]),
        .Q(zext_ln140_cast_reg_1995_reg[10]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [9]),
        .Q(zext_ln140_cast_reg_1995_reg[11]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [10]),
        .Q(zext_ln140_cast_reg_1995_reg[12]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [11]),
        .Q(zext_ln140_cast_reg_1995_reg[13]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [12]),
        .Q(zext_ln140_cast_reg_1995_reg[14]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [13]),
        .Q(zext_ln140_cast_reg_1995_reg[15]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [0]),
        .Q(zext_ln140_cast_reg_1995_reg[2]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [1]),
        .Q(zext_ln140_cast_reg_1995_reg[3]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [2]),
        .Q(zext_ln140_cast_reg_1995_reg[4]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [3]),
        .Q(zext_ln140_cast_reg_1995_reg[5]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [4]),
        .Q(zext_ln140_cast_reg_1995_reg[6]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [5]),
        .Q(zext_ln140_cast_reg_1995_reg[7]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [6]),
        .Q(zext_ln140_cast_reg_1995_reg[8]),
        .R(1'b0));
  FDRE \zext_ln140_cast_reg_1995_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln140_cast_reg_1995_reg[15]_0 [7]),
        .Q(zext_ln140_cast_reg_1995_reg[9]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [0]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [10]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [11]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [12]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [13]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [14]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [15]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [1]),
        .Q(zext_ln18_cast_reg_2000_reg),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [2]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [3]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [4]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [5]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [6]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [7]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [8]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \zext_ln18_cast_reg_2000_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_2181),
        .D(\zext_ln18_cast_reg_2000_reg[15]_1 [9]),
        .Q(\zext_ln18_cast_reg_2000_reg[15]_0 [8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ap_s_axi
   (interrupt,
    \int_m_reg[14]_0 ,
    Q,
    \int_m_reg[15]_0 ,
    \int_m_reg[2]_0 ,
    \int_m_reg[6]_0 ,
    \int_m_reg[10]_0 ,
    \int_m_reg[14]_1 ,
    \int_a0_p_reg[4]_0 ,
    \int_a0_p_reg[15]_0 ,
    \int_a0_p_reg[8]_0 ,
    \int_a0_p_reg[12]_0 ,
    \int_a0_p_reg[13]_0 ,
    \int_a0_p_reg[4]_1 ,
    \int_a0_p_reg[8]_1 ,
    \int_a0_p_reg[12]_1 ,
    \int_a0_p_reg[13]_1 ,
    \int_a0_p_reg[15]_1 ,
    \int_b0_q_reg[13]_0 ,
    empty_53_fu_675_p1,
    s_axi_ap_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    ap_rst_n_0,
    Block_entry89_proc_U0_ap_ready,
    D,
    \ap_return_1_preg_reg[14] ,
    \ap_return_2_preg_reg[14] ,
    \ap_return_3_preg_reg[15] ,
    \ap_return_4_preg_reg[15] ,
    \ap_return_5_preg_reg[16] ,
    \int_m_reg[15]_1 ,
    ap_start,
    \int_b0_q_reg[15]_0 ,
    \int_a0_p_reg[1]_0 ,
    \int_b0_q_reg[1]_0 ,
    \int_a0_p_reg[15]_2 ,
    \int_a0_p_reg[15]_3 ,
    \int_b0_q_reg[15]_1 ,
    \int_b0_q_reg[15]_2 ,
    \int_m_reg[2]_1 ,
    s_axi_ap_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    ap_rst_n_1,
    ap_rst_n_2,
    s_axi_ap_RDATA,
    ap_rst_n_inv,
    ap_idle,
    ap_clk,
    \add_ln25_12_reg_2155[3]_i_8 ,
    \add_ln25_12_reg_2155[3]_i_8_0 ,
    CO,
    DI,
    S,
    A,
    out,
    \select_ln133_2_reg_813_reg[15]_i_2 ,
    \empty_53_reg_855_reg[5] ,
    \q_reg_850_reg[9] ,
    \q_reg_850_reg[13] ,
    \q_reg_850_reg[15] ,
    icmp_ln141_reg_828,
    \int_isr_reg[0]_0 ,
    \int_isr_reg[0]_1 ,
    s_axi_ap_RREADY,
    s_axi_ap_ARVALID,
    s_axi_ap_WSTRB,
    s_axi_ap_WDATA,
    s_axi_ap_WVALID,
    ap_rst_n,
    ap_done_reg,
    ap_done_reg_reg,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][14]_1 ,
    \SRL_SIG_reg[0][14]_2 ,
    O,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    \SRL_SIG_reg[0][15]_2 ,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][15]_3 ,
    ap_sync_reg_Block_entry89_proc_U0_ap_ready,
    s_axi_ap_ARADDR,
    s_axi_ap_BREADY,
    s_axi_ap_AWVALID,
    \ap_return_5_preg_reg[16]_0 ,
    \add_ln25_12_reg_2155_reg[19] ,
    ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg,
    Loop_VITIS_LOOP_133_1_proc_U0_ap_ready,
    ap_sync_ready,
    \add_ln25_12_reg_2155_reg[19]_i_8_0 ,
    \q_reg_850_reg[15]_0 ,
    s_axi_ap_AWADDR);
  output interrupt;
  output [15:0]\int_m_reg[14]_0 ;
  output [15:0]Q;
  output [3:0]\int_m_reg[15]_0 ;
  output [1:0]\int_m_reg[2]_0 ;
  output [3:0]\int_m_reg[6]_0 ;
  output [3:0]\int_m_reg[10]_0 ;
  output [3:0]\int_m_reg[14]_1 ;
  output [2:0]\int_a0_p_reg[4]_0 ;
  output [15:0]\int_a0_p_reg[15]_0 ;
  output [3:0]\int_a0_p_reg[8]_0 ;
  output [3:0]\int_a0_p_reg[12]_0 ;
  output [0:0]\int_a0_p_reg[13]_0 ;
  output [2:0]\int_a0_p_reg[4]_1 ;
  output [3:0]\int_a0_p_reg[8]_1 ;
  output [3:0]\int_a0_p_reg[12]_1 ;
  output [0:0]\int_a0_p_reg[13]_1 ;
  output [0:0]\int_a0_p_reg[15]_1 ;
  output [12:0]\int_b0_q_reg[13]_0 ;
  output [0:0]empty_53_fu_675_p1;
  output s_axi_ap_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output ap_rst_n_0;
  output Block_entry89_proc_U0_ap_ready;
  output [15:0]D;
  output [3:0]\ap_return_1_preg_reg[14] ;
  output [3:0]\ap_return_2_preg_reg[14] ;
  output [1:0]\ap_return_3_preg_reg[15] ;
  output [1:0]\ap_return_4_preg_reg[15] ;
  output [4:0]\ap_return_5_preg_reg[16] ;
  output [0:0]\int_m_reg[15]_1 ;
  output ap_start;
  output [15:0]\int_b0_q_reg[15]_0 ;
  output [0:0]\int_a0_p_reg[1]_0 ;
  output [0:0]\int_b0_q_reg[1]_0 ;
  output [1:0]\int_a0_p_reg[15]_2 ;
  output [1:0]\int_a0_p_reg[15]_3 ;
  output [1:0]\int_b0_q_reg[15]_1 ;
  output [1:0]\int_b0_q_reg[15]_2 ;
  output [1:0]\int_m_reg[2]_1 ;
  output s_axi_ap_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output ap_rst_n_1;
  output ap_rst_n_2;
  output [15:0]s_axi_ap_RDATA;
  input ap_rst_n_inv;
  input ap_idle;
  input ap_clk;
  input \add_ln25_12_reg_2155[3]_i_8 ;
  input [0:0]\add_ln25_12_reg_2155[3]_i_8_0 ;
  input [0:0]CO;
  input [0:0]DI;
  input [0:0]S;
  input [14:0]A;
  input [11:0]out;
  input [12:0]\select_ln133_2_reg_813_reg[15]_i_2 ;
  input [2:0]\empty_53_reg_855_reg[5] ;
  input [3:0]\q_reg_850_reg[9] ;
  input [3:0]\q_reg_850_reg[13] ;
  input [1:0]\q_reg_850_reg[15] ;
  input icmp_ln141_reg_828;
  input [0:0]\int_isr_reg[0]_0 ;
  input [0:0]\int_isr_reg[0]_1 ;
  input s_axi_ap_RREADY;
  input s_axi_ap_ARVALID;
  input [1:0]s_axi_ap_WSTRB;
  input [15:0]s_axi_ap_WDATA;
  input s_axi_ap_WVALID;
  input ap_rst_n;
  input ap_done_reg;
  input ap_done_reg_reg;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input [3:0]\SRL_SIG_reg[0][14] ;
  input [3:0]\SRL_SIG_reg[0][14]_0 ;
  input [3:0]\SRL_SIG_reg[0][14]_1 ;
  input [3:0]\SRL_SIG_reg[0][14]_2 ;
  input [1:0]O;
  input [1:0]\SRL_SIG_reg[0][15]_0 ;
  input [1:0]\SRL_SIG_reg[0][15]_1 ;
  input [1:0]\SRL_SIG_reg[0][15]_2 ;
  input [4:0]\SRL_SIG_reg[0][16] ;
  input [3:0]\SRL_SIG_reg[0][15]_3 ;
  input ap_sync_reg_Block_entry89_proc_U0_ap_ready;
  input [5:0]s_axi_ap_ARADDR;
  input s_axi_ap_BREADY;
  input s_axi_ap_AWVALID;
  input [0:0]\ap_return_5_preg_reg[16]_0 ;
  input [0:0]\add_ln25_12_reg_2155_reg[19] ;
  input ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg;
  input Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  input ap_sync_ready;
  input [13:0]\add_ln25_12_reg_2155_reg[19]_i_8_0 ;
  input [11:0]\q_reg_850_reg[15]_0 ;
  input [5:0]s_axi_ap_AWADDR;

  wire [14:0]A;
  wire Block_entry89_proc_U0_ap_ready;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [17:17]\Loop_VITIS_LOOP_133_1_proc_U0/grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/sub_ln25_3_fu_1068_p2 ;
  wire [2:2]\Loop_VITIS_LOOP_133_1_proc_U0/sub_ln141_fu_663_p2 ;
  wire Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  wire [1:0]O;
  wire [15:0]Q;
  wire [0:0]S;
  wire [3:0]\SRL_SIG_reg[0][14] ;
  wire [3:0]\SRL_SIG_reg[0][14]_0 ;
  wire [3:0]\SRL_SIG_reg[0][14]_1 ;
  wire [3:0]\SRL_SIG_reg[0][14]_2 ;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [1:0]\SRL_SIG_reg[0][15]_0 ;
  wire [1:0]\SRL_SIG_reg[0][15]_1 ;
  wire [1:0]\SRL_SIG_reg[0][15]_2 ;
  wire [3:0]\SRL_SIG_reg[0][15]_3 ;
  wire [4:0]\SRL_SIG_reg[0][16] ;
  wire \add_ln25_12_reg_2155[11]_i_11_n_0 ;
  wire \add_ln25_12_reg_2155[11]_i_12_n_0 ;
  wire \add_ln25_12_reg_2155[11]_i_13_n_0 ;
  wire \add_ln25_12_reg_2155[11]_i_14_n_0 ;
  wire \add_ln25_12_reg_2155[15]_i_11_n_0 ;
  wire \add_ln25_12_reg_2155[15]_i_12_n_0 ;
  wire \add_ln25_12_reg_2155[15]_i_13_n_0 ;
  wire \add_ln25_12_reg_2155[15]_i_14_n_0 ;
  wire \add_ln25_12_reg_2155[19]_i_10_n_0 ;
  wire \add_ln25_12_reg_2155[19]_i_11_n_0 ;
  wire \add_ln25_12_reg_2155[19]_i_12_n_0 ;
  wire \add_ln25_12_reg_2155[19]_i_13_n_0 ;
  wire \add_ln25_12_reg_2155[19]_i_4_n_0 ;
  wire \add_ln25_12_reg_2155[19]_i_5_n_0 ;
  wire \add_ln25_12_reg_2155[19]_i_6_n_0 ;
  wire \add_ln25_12_reg_2155[19]_i_9_n_0 ;
  wire \add_ln25_12_reg_2155[3]_i_8 ;
  wire [0:0]\add_ln25_12_reg_2155[3]_i_8_0 ;
  wire \add_ln25_12_reg_2155[7]_i_12_n_0 ;
  wire \add_ln25_12_reg_2155[7]_i_13_n_0 ;
  wire \add_ln25_12_reg_2155[7]_i_14_n_0 ;
  wire \add_ln25_12_reg_2155_reg[11]_i_10_n_0 ;
  wire \add_ln25_12_reg_2155_reg[11]_i_10_n_1 ;
  wire \add_ln25_12_reg_2155_reg[11]_i_10_n_2 ;
  wire \add_ln25_12_reg_2155_reg[11]_i_10_n_3 ;
  wire \add_ln25_12_reg_2155_reg[15]_i_10_n_0 ;
  wire \add_ln25_12_reg_2155_reg[15]_i_10_n_1 ;
  wire \add_ln25_12_reg_2155_reg[15]_i_10_n_2 ;
  wire \add_ln25_12_reg_2155_reg[15]_i_10_n_3 ;
  wire [0:0]\add_ln25_12_reg_2155_reg[19] ;
  wire \add_ln25_12_reg_2155_reg[19]_i_1_n_1 ;
  wire \add_ln25_12_reg_2155_reg[19]_i_1_n_2 ;
  wire \add_ln25_12_reg_2155_reg[19]_i_1_n_3 ;
  wire \add_ln25_12_reg_2155_reg[19]_i_2_n_2 ;
  wire [13:0]\add_ln25_12_reg_2155_reg[19]_i_8_0 ;
  wire \add_ln25_12_reg_2155_reg[19]_i_8_n_0 ;
  wire \add_ln25_12_reg_2155_reg[19]_i_8_n_1 ;
  wire \add_ln25_12_reg_2155_reg[19]_i_8_n_2 ;
  wire \add_ln25_12_reg_2155_reg[19]_i_8_n_3 ;
  wire \add_ln25_12_reg_2155_reg[7]_i_10_n_0 ;
  wire \add_ln25_12_reg_2155_reg[7]_i_10_n_1 ;
  wire \add_ln25_12_reg_2155_reg[7]_i_10_n_2 ;
  wire \add_ln25_12_reg_2155_reg[7]_i_10_n_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_idle;
  wire [3:0]\ap_return_1_preg_reg[14] ;
  wire [3:0]\ap_return_2_preg_reg[14] ;
  wire [1:0]\ap_return_3_preg_reg[15] ;
  wire [1:0]\ap_return_4_preg_reg[15] ;
  wire [4:0]\ap_return_5_preg_reg[16] ;
  wire [0:0]\ap_return_5_preg_reg[16]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry89_proc_U0_ap_ready;
  wire ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire [0:0]empty_53_fu_675_p1;
  wire \empty_53_reg_855[3]_i_2_n_0 ;
  wire \empty_53_reg_855[3]_i_3_n_0 ;
  wire \empty_53_reg_855[3]_i_4_n_0 ;
  wire \empty_53_reg_855[3]_i_8_n_0 ;
  wire \empty_53_reg_855_reg[3]_i_1_n_0 ;
  wire \empty_53_reg_855_reg[3]_i_1_n_1 ;
  wire \empty_53_reg_855_reg[3]_i_1_n_2 ;
  wire \empty_53_reg_855_reg[3]_i_1_n_3 ;
  wire [2:0]\empty_53_reg_855_reg[5] ;
  wire icmp_ln141_reg_828;
  wire [15:0]int_a0_p0;
  wire \int_a0_p[15]_i_1_n_0 ;
  wire \int_a0_p[15]_i_3_n_0 ;
  wire [3:0]\int_a0_p_reg[12]_0 ;
  wire [3:0]\int_a0_p_reg[12]_1 ;
  wire [0:0]\int_a0_p_reg[13]_0 ;
  wire [0:0]\int_a0_p_reg[13]_1 ;
  wire [15:0]\int_a0_p_reg[15]_0 ;
  wire [0:0]\int_a0_p_reg[15]_1 ;
  wire [1:0]\int_a0_p_reg[15]_2 ;
  wire [1:0]\int_a0_p_reg[15]_3 ;
  wire [0:0]\int_a0_p_reg[1]_0 ;
  wire [2:0]\int_a0_p_reg[4]_0 ;
  wire [2:0]\int_a0_p_reg[4]_1 ;
  wire [3:0]\int_a0_p_reg[8]_0 ;
  wire [3:0]\int_a0_p_reg[8]_1 ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [15:0]int_b0_q0;
  wire \int_b0_q[15]_i_1_n_0 ;
  wire [12:0]\int_b0_q_reg[13]_0 ;
  wire [15:0]\int_b0_q_reg[15]_0 ;
  wire [1:0]\int_b0_q_reg[15]_1 ;
  wire [1:0]\int_b0_q_reg[15]_2 ;
  wire [0:0]\int_b0_q_reg[1]_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_i_3_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire [0:0]\int_isr_reg[0]_0 ;
  wire [0:0]\int_isr_reg[0]_1 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire [15:0]int_m0;
  wire \int_m[15]_i_1_n_0 ;
  wire [3:0]\int_m_reg[10]_0 ;
  wire [15:0]\int_m_reg[14]_0 ;
  wire [3:0]\int_m_reg[14]_1 ;
  wire [3:0]\int_m_reg[15]_0 ;
  wire [0:0]\int_m_reg[15]_1 ;
  wire [1:0]\int_m_reg[2]_0 ;
  wire [1:0]\int_m_reg[2]_1 ;
  wire [3:0]\int_m_reg[6]_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire interrupt;
  wire [11:0]out;
  wire p_0_in;
  wire [7:2]p_4_in;
  wire \q_reg_850[13]_i_2_n_0 ;
  wire \q_reg_850[13]_i_3_n_0 ;
  wire \q_reg_850[13]_i_4_n_0 ;
  wire \q_reg_850[13]_i_5_n_0 ;
  wire \q_reg_850[15]_i_3_n_0 ;
  wire \q_reg_850[9]_i_2_n_0 ;
  wire \q_reg_850[9]_i_3_n_0 ;
  wire \q_reg_850[9]_i_4_n_0 ;
  wire \q_reg_850[9]_i_5_n_0 ;
  wire [3:0]\q_reg_850_reg[13] ;
  wire \q_reg_850_reg[13]_i_1_n_0 ;
  wire \q_reg_850_reg[13]_i_1_n_1 ;
  wire \q_reg_850_reg[13]_i_1_n_2 ;
  wire \q_reg_850_reg[13]_i_1_n_3 ;
  wire [1:0]\q_reg_850_reg[15] ;
  wire [11:0]\q_reg_850_reg[15]_0 ;
  wire \q_reg_850_reg[15]_i_2_n_3 ;
  wire [3:0]\q_reg_850_reg[9] ;
  wire \q_reg_850_reg[9]_i_1_n_0 ;
  wire \q_reg_850_reg[9]_i_1_n_1 ;
  wire \q_reg_850_reg[9]_i_1_n_2 ;
  wire \q_reg_850_reg[9]_i_1_n_3 ;
  wire [15:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[15]_i_4_n_0 ;
  wire \rdata[15]_i_5_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire [5:0]s_axi_ap_ARADDR;
  wire s_axi_ap_ARVALID;
  wire [5:0]s_axi_ap_AWADDR;
  wire s_axi_ap_AWVALID;
  wire s_axi_ap_BREADY;
  wire s_axi_ap_BVALID;
  wire [15:0]s_axi_ap_RDATA;
  wire s_axi_ap_RREADY;
  wire s_axi_ap_RVALID;
  wire [15:0]s_axi_ap_WDATA;
  wire [1:0]s_axi_ap_WSTRB;
  wire s_axi_ap_WVALID;
  wire [12:0]\select_ln133_2_reg_813_reg[15]_i_2 ;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [3:3]\NLW_add_ln25_12_reg_2155_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln25_12_reg_2155_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln25_12_reg_2155_reg[19]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_5_preg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_5_preg_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_q_reg_850_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_q_reg_850_reg[15]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_ap_ARVALID),
        .I2(s_axi_ap_RVALID),
        .I3(s_axi_ap_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_ap_RREADY),
        .I1(s_axi_ap_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_ap_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_ap_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_ap_AWVALID),
        .I3(s_axi_ap_BREADY),
        .I4(s_axi_ap_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_ap_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_ap_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_ap_BREADY),
        .I1(s_axi_ap_BVALID),
        .I2(s_axi_ap_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_ap_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(Q[0]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(Q[10]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(Q[11]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[0][14] [0]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][14]_0 [0]),
        .O(\ap_return_1_preg_reg[14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[0][14]_1 [0]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][14]_2 [0]),
        .O(\ap_return_2_preg_reg[14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(Q[12]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[0][14] [1]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][14]_0 [1]),
        .O(\ap_return_1_preg_reg[14] [1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\SRL_SIG_reg[0][14]_1 [1]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][14]_2 [1]),
        .O(\ap_return_2_preg_reg[14] [1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__4 
       (.I0(\SRL_SIG_reg[0][15]_3 [0]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][16] [0]),
        .O(\ap_return_5_preg_reg[16] [0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(Q[13]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[0][14] [2]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][14]_0 [2]),
        .O(\ap_return_1_preg_reg[14] [2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(\SRL_SIG_reg[0][14]_1 [2]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][14]_2 [2]),
        .O(\ap_return_2_preg_reg[14] [2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__2 
       (.I0(O[0]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15]_0 [0]),
        .O(\ap_return_3_preg_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__3 
       (.I0(\SRL_SIG_reg[0][15]_1 [0]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15]_2 [0]),
        .O(\ap_return_4_preg_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__4 
       (.I0(\SRL_SIG_reg[0][15]_3 [1]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][16] [1]),
        .O(\ap_return_5_preg_reg[16] [1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(Q[14]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1__2 
       (.I0(\SRL_SIG_reg[0][15]_3 [2]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][16] [2]),
        .O(\ap_return_5_preg_reg[16] [2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_2 
       (.I0(\SRL_SIG_reg[0][14] [3]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][14]_0 [3]),
        .O(\ap_return_1_preg_reg[14] [3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_2__0 
       (.I0(\SRL_SIG_reg[0][14]_1 [3]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][14]_2 [3]),
        .O(\ap_return_2_preg_reg[14] [3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG_reg[0][15]_3 [3]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][16] [3]),
        .O(\ap_return_5_preg_reg[16] [3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(Q[15]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(O[1]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15]_0 [1]),
        .O(\ap_return_3_preg_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_2__1 
       (.I0(\SRL_SIG_reg[0][15]_1 [1]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15]_2 [1]),
        .O(\ap_return_4_preg_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_2 
       (.I0(\int_m_reg[15]_1 ),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][16] [4]),
        .O(\ap_return_5_preg_reg[16] [4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(Q[1]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(Q[2]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(Q[3]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(Q[4]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(Q[5]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(Q[6]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(Q[7]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(Q[8]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(Q[9]),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(\SRL_SIG_reg[0][15] [9]),
        .O(D[9]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln130_fu_48_p2_carry_i_1
       (.I0(\int_a0_p_reg[15]_0 [1]),
        .O(\int_a0_p_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln131_fu_68_p2_carry_i_1
       (.I0(\int_b0_q_reg[15]_0 [1]),
        .O(\int_b0_q_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[11]_i_11 
       (.I0(Q[6]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [6]),
        .O(\add_ln25_12_reg_2155[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[11]_i_12 
       (.I0(Q[5]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [5]),
        .O(\add_ln25_12_reg_2155[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[11]_i_13 
       (.I0(Q[4]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [4]),
        .O(\add_ln25_12_reg_2155[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[11]_i_14 
       (.I0(Q[3]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [3]),
        .O(\add_ln25_12_reg_2155[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[11]_i_6 
       (.I0(\int_m_reg[14]_0 [9]),
        .I1(A[9]),
        .I2(A[10]),
        .I3(\int_m_reg[14]_0 [10]),
        .O(\int_m_reg[10]_0 [3]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[11]_i_7 
       (.I0(\int_m_reg[14]_0 [8]),
        .I1(A[8]),
        .I2(A[9]),
        .I3(\int_m_reg[14]_0 [9]),
        .O(\int_m_reg[10]_0 [2]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[11]_i_8 
       (.I0(\int_m_reg[14]_0 [7]),
        .I1(A[7]),
        .I2(A[8]),
        .I3(\int_m_reg[14]_0 [8]),
        .O(\int_m_reg[10]_0 [1]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[11]_i_9 
       (.I0(\int_m_reg[14]_0 [6]),
        .I1(A[6]),
        .I2(A[7]),
        .I3(\int_m_reg[14]_0 [7]),
        .O(\int_m_reg[10]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[15]_i_11 
       (.I0(Q[10]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [10]),
        .O(\add_ln25_12_reg_2155[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[15]_i_12 
       (.I0(Q[9]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [9]),
        .O(\add_ln25_12_reg_2155[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[15]_i_13 
       (.I0(Q[8]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [8]),
        .O(\add_ln25_12_reg_2155[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[15]_i_14 
       (.I0(Q[7]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [7]),
        .O(\add_ln25_12_reg_2155[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[15]_i_6 
       (.I0(\int_m_reg[14]_0 [13]),
        .I1(A[13]),
        .I2(A[14]),
        .I3(\int_m_reg[14]_0 [14]),
        .O(\int_m_reg[14]_1 [3]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[15]_i_7 
       (.I0(\int_m_reg[14]_0 [12]),
        .I1(A[12]),
        .I2(A[13]),
        .I3(\int_m_reg[14]_0 [13]),
        .O(\int_m_reg[14]_1 [2]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[15]_i_8 
       (.I0(\int_m_reg[14]_0 [11]),
        .I1(A[11]),
        .I2(A[12]),
        .I3(\int_m_reg[14]_0 [12]),
        .O(\int_m_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[15]_i_9 
       (.I0(\int_m_reg[14]_0 [10]),
        .I1(A[10]),
        .I2(A[11]),
        .I3(\int_m_reg[14]_0 [11]),
        .O(\int_m_reg[14]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln25_12_reg_2155[19]_i_10 
       (.I0(Q[14]),
        .O(\add_ln25_12_reg_2155[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[19]_i_11 
       (.I0(Q[13]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [13]),
        .O(\add_ln25_12_reg_2155[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[19]_i_12 
       (.I0(Q[12]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [12]),
        .O(\add_ln25_12_reg_2155[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[19]_i_13 
       (.I0(Q[11]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [11]),
        .O(\add_ln25_12_reg_2155[19]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[19]_i_4 
       (.I0(\int_m_reg[14]_0 [15]),
        .I1(\add_ln25_12_reg_2155_reg[19] ),
        .O(\add_ln25_12_reg_2155[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln25_12_reg_2155[19]_i_5 
       (.I0(\Loop_VITIS_LOOP_133_1_proc_U0/grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/sub_ln25_3_fu_1068_p2 ),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_2_n_2 ),
        .O(\add_ln25_12_reg_2155[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \add_ln25_12_reg_2155[19]_i_6 
       (.I0(\int_m_reg[14]_0 [15]),
        .I1(\add_ln25_12_reg_2155_reg[19] ),
        .I2(\Loop_VITIS_LOOP_133_1_proc_U0/grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/sub_ln25_3_fu_1068_p2 ),
        .O(\add_ln25_12_reg_2155[19]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln25_12_reg_2155[19]_i_9 
       (.I0(Q[15]),
        .O(\add_ln25_12_reg_2155[19]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[3]_i_6 
       (.I0(\int_m_reg[14]_0 [1]),
        .I1(A[1]),
        .I2(A[2]),
        .I3(\int_m_reg[14]_0 [2]),
        .O(\int_m_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[3]_i_7 
       (.I0(\int_m_reg[14]_0 [0]),
        .I1(A[0]),
        .I2(A[1]),
        .I3(\int_m_reg[14]_0 [1]),
        .O(\int_m_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[7]_i_12 
       (.I0(Q[2]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [2]),
        .O(\add_ln25_12_reg_2155[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[7]_i_13 
       (.I0(Q[1]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [1]),
        .O(\add_ln25_12_reg_2155[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln25_12_reg_2155[7]_i_14 
       (.I0(Q[0]),
        .I1(\add_ln25_12_reg_2155_reg[19]_i_8_0 [0]),
        .O(\add_ln25_12_reg_2155[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[7]_i_6 
       (.I0(\int_m_reg[14]_0 [5]),
        .I1(A[5]),
        .I2(A[6]),
        .I3(\int_m_reg[14]_0 [6]),
        .O(\int_m_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[7]_i_7 
       (.I0(\int_m_reg[14]_0 [4]),
        .I1(A[4]),
        .I2(A[5]),
        .I3(\int_m_reg[14]_0 [5]),
        .O(\int_m_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[7]_i_8 
       (.I0(\int_m_reg[14]_0 [3]),
        .I1(A[3]),
        .I2(A[4]),
        .I3(\int_m_reg[14]_0 [4]),
        .O(\int_m_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln25_12_reg_2155[7]_i_9 
       (.I0(\int_m_reg[14]_0 [2]),
        .I1(A[2]),
        .I2(A[3]),
        .I3(\int_m_reg[14]_0 [3]),
        .O(\int_m_reg[6]_0 [0]));
  CARRY4 \add_ln25_12_reg_2155_reg[11]_i_10 
       (.CI(\add_ln25_12_reg_2155_reg[7]_i_10_n_0 ),
        .CO({\add_ln25_12_reg_2155_reg[11]_i_10_n_0 ,\add_ln25_12_reg_2155_reg[11]_i_10_n_1 ,\add_ln25_12_reg_2155_reg[11]_i_10_n_2 ,\add_ln25_12_reg_2155_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[6:3]),
        .O(\int_m_reg[14]_0 [7:4]),
        .S({\add_ln25_12_reg_2155[11]_i_11_n_0 ,\add_ln25_12_reg_2155[11]_i_12_n_0 ,\add_ln25_12_reg_2155[11]_i_13_n_0 ,\add_ln25_12_reg_2155[11]_i_14_n_0 }));
  CARRY4 \add_ln25_12_reg_2155_reg[15]_i_10 
       (.CI(\add_ln25_12_reg_2155_reg[11]_i_10_n_0 ),
        .CO({\add_ln25_12_reg_2155_reg[15]_i_10_n_0 ,\add_ln25_12_reg_2155_reg[15]_i_10_n_1 ,\add_ln25_12_reg_2155_reg[15]_i_10_n_2 ,\add_ln25_12_reg_2155_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[10:7]),
        .O(\int_m_reg[14]_0 [11:8]),
        .S({\add_ln25_12_reg_2155[15]_i_11_n_0 ,\add_ln25_12_reg_2155[15]_i_12_n_0 ,\add_ln25_12_reg_2155[15]_i_13_n_0 ,\add_ln25_12_reg_2155[15]_i_14_n_0 }));
  CARRY4 \add_ln25_12_reg_2155_reg[19]_i_1 
       (.CI(CO),
        .CO({\NLW_add_ln25_12_reg_2155_reg[19]_i_1_CO_UNCONNECTED [3],\add_ln25_12_reg_2155_reg[19]_i_1_n_1 ,\add_ln25_12_reg_2155_reg[19]_i_1_n_2 ,\add_ln25_12_reg_2155_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Loop_VITIS_LOOP_133_1_proc_U0/grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/sub_ln25_3_fu_1068_p2 ,DI,\add_ln25_12_reg_2155[19]_i_4_n_0 }),
        .O(\int_m_reg[15]_0 ),
        .S({1'b1,\add_ln25_12_reg_2155[19]_i_5_n_0 ,\add_ln25_12_reg_2155[19]_i_6_n_0 ,S}));
  CARRY4 \add_ln25_12_reg_2155_reg[19]_i_2 
       (.CI(\add_ln25_12_reg_2155_reg[19]_i_8_n_0 ),
        .CO({\NLW_add_ln25_12_reg_2155_reg[19]_i_2_CO_UNCONNECTED [3:2],\add_ln25_12_reg_2155_reg[19]_i_2_n_2 ,\NLW_add_ln25_12_reg_2155_reg[19]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[15]}),
        .O({\NLW_add_ln25_12_reg_2155_reg[19]_i_2_O_UNCONNECTED [3:1],\Loop_VITIS_LOOP_133_1_proc_U0/grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260/sub_ln25_3_fu_1068_p2 }),
        .S({1'b0,1'b0,1'b1,\add_ln25_12_reg_2155[19]_i_9_n_0 }));
  CARRY4 \add_ln25_12_reg_2155_reg[19]_i_8 
       (.CI(\add_ln25_12_reg_2155_reg[15]_i_10_n_0 ),
        .CO({\add_ln25_12_reg_2155_reg[19]_i_8_n_0 ,\add_ln25_12_reg_2155_reg[19]_i_8_n_1 ,\add_ln25_12_reg_2155_reg[19]_i_8_n_2 ,\add_ln25_12_reg_2155_reg[19]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[14:11]),
        .O(\int_m_reg[14]_0 [15:12]),
        .S({\add_ln25_12_reg_2155[19]_i_10_n_0 ,\add_ln25_12_reg_2155[19]_i_11_n_0 ,\add_ln25_12_reg_2155[19]_i_12_n_0 ,\add_ln25_12_reg_2155[19]_i_13_n_0 }));
  CARRY4 \add_ln25_12_reg_2155_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln25_12_reg_2155_reg[7]_i_10_n_0 ,\add_ln25_12_reg_2155_reg[7]_i_10_n_1 ,\add_ln25_12_reg_2155_reg[7]_i_10_n_2 ,\add_ln25_12_reg_2155_reg[7]_i_10_n_3 }),
        .CYINIT(\add_ln25_12_reg_2155[3]_i_8 ),
        .DI({Q[2:0],1'b0}),
        .O(\int_m_reg[14]_0 [3:0]),
        .S({\add_ln25_12_reg_2155[7]_i_12_n_0 ,\add_ln25_12_reg_2155[7]_i_13_n_0 ,\add_ln25_12_reg_2155[7]_i_14_n_0 ,\add_ln25_12_reg_2155[3]_i_8_0 }));
  LUT4 #(
    .INIT(16'hA800)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_done_reg_reg),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_return_0_preg[15]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry89_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .O(Block_entry89_proc_U0_ap_ready));
  CARRY4 \ap_return_5_preg_reg[16]_i_1 
       (.CI(\ap_return_5_preg_reg[16]_0 ),
        .CO({\NLW_ap_return_5_preg_reg[16]_i_1_CO_UNCONNECTED [3:1],\int_m_reg[15]_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_return_5_preg_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h000000A8A8A8A8A8)) 
    ap_sync_reg_Block_entry89_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_sync_reg_Block_entry89_proc_U0_ap_ready),
        .I3(ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg),
        .I4(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I5(ap_start),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'h02020200AAAAAA00)) 
    ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_sync_reg_Block_entry89_proc_U0_ap_ready),
        .I3(ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg),
        .I4(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I5(ap_start),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_4_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    \empty_53_reg_855[2]_i_1 
       (.I0(\Loop_VITIS_LOOP_133_1_proc_U0/sub_ln141_fu_663_p2 ),
        .I1(icmp_ln141_reg_828),
        .O(empty_53_fu_675_p1));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_53_reg_855[3]_i_2 
       (.I0(\int_b0_q_reg[15]_0 [4]),
        .I1(\q_reg_850_reg[15]_0 [2]),
        .O(\empty_53_reg_855[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_53_reg_855[3]_i_3 
       (.I0(\int_b0_q_reg[15]_0 [3]),
        .I1(\q_reg_850_reg[15]_0 [1]),
        .O(\empty_53_reg_855[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \empty_53_reg_855[3]_i_4 
       (.I0(\int_b0_q_reg[15]_0 [2]),
        .I1(\q_reg_850_reg[15]_0 [0]),
        .O(\empty_53_reg_855[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_53_reg_855[3]_i_8 
       (.I0(\int_b0_q_reg[15]_0 [2]),
        .I1(\q_reg_850_reg[15]_0 [0]),
        .O(\empty_53_reg_855[3]_i_8_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_53_reg_855_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\empty_53_reg_855_reg[3]_i_1_n_0 ,\empty_53_reg_855_reg[3]_i_1_n_1 ,\empty_53_reg_855_reg[3]_i_1_n_2 ,\empty_53_reg_855_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\empty_53_reg_855[3]_i_2_n_0 ,\empty_53_reg_855[3]_i_3_n_0 ,\empty_53_reg_855[3]_i_4_n_0 ,1'b0}),
        .O({\int_b0_q_reg[13]_0 [2:0],\Loop_VITIS_LOOP_133_1_proc_U0/sub_ln141_fu_663_p2 }),
        .S({\empty_53_reg_855_reg[5] ,\empty_53_reg_855[3]_i_8_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_a0_p_reg[15]_0 [0]),
        .O(int_a0_p0[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[10]_i_1 
       (.I0(s_axi_ap_WDATA[10]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_a0_p_reg[15]_0 [10]),
        .O(int_a0_p0[10]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[11]_i_1 
       (.I0(s_axi_ap_WDATA[11]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_a0_p_reg[15]_0 [11]),
        .O(int_a0_p0[11]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[12]_i_1 
       (.I0(s_axi_ap_WDATA[12]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_a0_p_reg[15]_0 [12]),
        .O(int_a0_p0[12]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[13]_i_1 
       (.I0(s_axi_ap_WDATA[13]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_a0_p_reg[15]_0 [13]),
        .O(int_a0_p0[13]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[14]_i_1 
       (.I0(s_axi_ap_WDATA[14]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_a0_p_reg[15]_0 [14]),
        .O(int_a0_p0[14]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_a0_p[15]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_a0_p[15]_i_3_n_0 ),
        .O(\int_a0_p[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[15]_i_2 
       (.I0(s_axi_ap_WDATA[15]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_a0_p_reg[15]_0 [15]),
        .O(int_a0_p0[15]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \int_a0_p[15]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_ap_WVALID),
        .O(\int_a0_p[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_a0_p_reg[15]_0 [1]),
        .O(int_a0_p0[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[2]_i_1 
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_a0_p_reg[15]_0 [2]),
        .O(int_a0_p0[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[3]_i_1 
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_a0_p_reg[15]_0 [3]),
        .O(int_a0_p0[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[4]_i_1 
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_a0_p_reg[15]_0 [4]),
        .O(int_a0_p0[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[5]_i_1 
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_a0_p_reg[15]_0 [5]),
        .O(int_a0_p0[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[6]_i_1 
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_a0_p_reg[15]_0 [6]),
        .O(int_a0_p0[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[7]_i_1 
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_a0_p_reg[15]_0 [7]),
        .O(int_a0_p0[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[8]_i_1 
       (.I0(s_axi_ap_WDATA[8]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_a0_p_reg[15]_0 [8]),
        .O(int_a0_p0[8]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_a0_p[9]_i_1 
       (.I0(s_axi_ap_WDATA[9]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_a0_p_reg[15]_0 [9]),
        .O(int_a0_p0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[0] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[0]),
        .Q(\int_a0_p_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[10] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[10]),
        .Q(\int_a0_p_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[11] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[11]),
        .Q(\int_a0_p_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[12] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[12]),
        .Q(\int_a0_p_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[13] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[13]),
        .Q(\int_a0_p_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[14] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[14]),
        .Q(\int_a0_p_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[15] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[15]),
        .Q(\int_a0_p_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[1] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[1]),
        .Q(\int_a0_p_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[2] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[2]),
        .Q(\int_a0_p_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[3] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[3]),
        .Q(\int_a0_p_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[4] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[4]),
        .Q(\int_a0_p_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[5] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[5]),
        .Q(\int_a0_p_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[6] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[6]),
        .Q(\int_a0_p_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[7] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[7]),
        .Q(\int_a0_p_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[8] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[8]),
        .Q(\int_a0_p_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_a0_p_reg[9] 
       (.C(ap_clk),
        .CE(\int_a0_p[15]_i_1_n_0 ),
        .D(int_a0_p0[9]),
        .Q(\int_a0_p_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_4_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7F7F00FF0000)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_0),
        .I1(int_task_ap_done_i_3_n_0),
        .I2(ar_hs),
        .I3(p_4_in[7]),
        .I4(ap_sync_ready),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_start_i_3
       (.I0(s_axi_ap_WSTRB[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(s_axi_ap_WDATA[0]),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_ap_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_ap_WSTRB[0]),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_4_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_4_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [0]),
        .O(int_b0_q0[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[10]_i_1 
       (.I0(s_axi_ap_WDATA[10]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [10]),
        .O(int_b0_q0[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[11]_i_1 
       (.I0(s_axi_ap_WDATA[11]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [11]),
        .O(int_b0_q0[11]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[12]_i_1 
       (.I0(s_axi_ap_WDATA[12]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [12]),
        .O(int_b0_q0[12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[13]_i_1 
       (.I0(s_axi_ap_WDATA[13]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [13]),
        .O(int_b0_q0[13]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[14]_i_1 
       (.I0(s_axi_ap_WDATA[14]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [14]),
        .O(int_b0_q0[14]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_b0_q[15]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(\int_b0_q[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[15]_i_2 
       (.I0(s_axi_ap_WDATA[15]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [15]),
        .O(int_b0_q0[15]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [1]),
        .O(int_b0_q0[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[2]_i_1 
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [2]),
        .O(int_b0_q0[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[3]_i_1 
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [3]),
        .O(int_b0_q0[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[4]_i_1 
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [4]),
        .O(int_b0_q0[4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[5]_i_1 
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [5]),
        .O(int_b0_q0[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[6]_i_1 
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [6]),
        .O(int_b0_q0[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[7]_i_1 
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(\int_b0_q_reg[15]_0 [7]),
        .O(int_b0_q0[7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[8]_i_1 
       (.I0(s_axi_ap_WDATA[8]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [8]),
        .O(int_b0_q0[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b0_q[9]_i_1 
       (.I0(s_axi_ap_WDATA[9]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(\int_b0_q_reg[15]_0 [9]),
        .O(int_b0_q0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[0] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[0]),
        .Q(\int_b0_q_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[10] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[10]),
        .Q(\int_b0_q_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[11] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[11]),
        .Q(\int_b0_q_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[12] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[12]),
        .Q(\int_b0_q_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[13] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[13]),
        .Q(\int_b0_q_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[14] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[14]),
        .Q(\int_b0_q_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[15] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[15]),
        .Q(\int_b0_q_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[1] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[1]),
        .Q(\int_b0_q_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[2] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[2]),
        .Q(\int_b0_q_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[3] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[3]),
        .Q(\int_b0_q_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[4] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[4]),
        .Q(\int_b0_q_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[5] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[5]),
        .Q(\int_b0_q_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[6] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[6]),
        .Q(\int_b0_q_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[7] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[7]),
        .Q(\int_b0_q_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[8] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[8]),
        .Q(\int_b0_q_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_b0_q_reg[9] 
       (.C(ap_clk),
        .CE(\int_b0_q[15]_i_1_n_0 ),
        .D(int_b0_q0[9]),
        .Q(\int_b0_q_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_ap_WDATA[0]),
        .I1(int_gie_i_2_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_gie_i_3_n_0),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_gie_i_2
       (.I0(s_axi_ap_WSTRB[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .O(int_gie_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_gie_i_3
       (.I0(s_axi_ap_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(int_gie_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_ap_WSTRB[0]),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_ap_WSTRB[0]),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_ap_WVALID),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(\int_isr_reg[0]_0 ),
        .I4(\int_isr_reg[0]_1 ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_ap_WSTRB[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_gie_i_3_n_0),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[0]_i_1 
       (.I0(s_axi_ap_WDATA[0]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[0]),
        .O(int_m0[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[10]_i_1 
       (.I0(s_axi_ap_WDATA[10]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[10]),
        .O(int_m0[10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[11]_i_1 
       (.I0(s_axi_ap_WDATA[11]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[11]),
        .O(int_m0[11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[12]_i_1 
       (.I0(s_axi_ap_WDATA[12]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[12]),
        .O(int_m0[12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[13]_i_1 
       (.I0(s_axi_ap_WDATA[13]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[13]),
        .O(int_m0[13]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[14]_i_1 
       (.I0(s_axi_ap_WDATA[14]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[14]),
        .O(int_m0[14]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_m[15]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(\int_m[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[15]_i_2 
       (.I0(s_axi_ap_WDATA[15]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[15]),
        .O(int_m0[15]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[1]_i_1 
       (.I0(s_axi_ap_WDATA[1]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[1]),
        .O(int_m0[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[2]_i_1 
       (.I0(s_axi_ap_WDATA[2]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[2]),
        .O(int_m0[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[3]_i_1 
       (.I0(s_axi_ap_WDATA[3]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[3]),
        .O(int_m0[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[4]_i_1 
       (.I0(s_axi_ap_WDATA[4]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[4]),
        .O(int_m0[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[5]_i_1 
       (.I0(s_axi_ap_WDATA[5]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[5]),
        .O(int_m0[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[6]_i_1 
       (.I0(s_axi_ap_WDATA[6]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[6]),
        .O(int_m0[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[7]_i_1 
       (.I0(s_axi_ap_WDATA[7]),
        .I1(s_axi_ap_WSTRB[0]),
        .I2(Q[7]),
        .O(int_m0[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[8]_i_1 
       (.I0(s_axi_ap_WDATA[8]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[8]),
        .O(int_m0[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m[9]_i_1 
       (.I0(s_axi_ap_WDATA[9]),
        .I1(s_axi_ap_WSTRB[1]),
        .I2(Q[9]),
        .O(int_m0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[0] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[10] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[11] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[12] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[13] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[14] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[15] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[1] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[2] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[3] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[4] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[5] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[6] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[7] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[8] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m_reg[9] 
       (.C(ap_clk),
        .CE(\int_m[15]_i_1_n_0 ),
        .D(int_m0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF0000)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_0),
        .I1(int_task_ap_done_i_3_n_0),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_ap_ARVALID),
        .I4(task_ap_done),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_task_ap_done_i_2
       (.I0(s_axi_ap_ARADDR[5]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[3]),
        .O(int_task_ap_done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_task_ap_done_i_3
       (.I0(s_axi_ap_ARADDR[0]),
        .I1(s_axi_ap_ARADDR[1]),
        .I2(s_axi_ap_ARADDR[2]),
        .O(int_task_ap_done_i_3_n_0));
  LUT5 #(
    .INIT(32'h2F202020)) 
    int_task_ap_done_i_4
       (.I0(ap_idle),
        .I1(p_4_in[2]),
        .I2(auto_restart_status_reg_n_0),
        .I3(\int_isr_reg[0]_0 ),
        .I4(\int_isr_reg[0]_1 ),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg_850[13]_i_2 
       (.I0(\int_b0_q_reg[15]_0 [12]),
        .I1(\q_reg_850_reg[15]_0 [10]),
        .O(\q_reg_850[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg_850[13]_i_3 
       (.I0(\int_b0_q_reg[15]_0 [11]),
        .I1(\q_reg_850_reg[15]_0 [9]),
        .O(\q_reg_850[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg_850[13]_i_4 
       (.I0(\int_b0_q_reg[15]_0 [10]),
        .I1(\q_reg_850_reg[15]_0 [8]),
        .O(\q_reg_850[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg_850[13]_i_5 
       (.I0(\int_b0_q_reg[15]_0 [9]),
        .I1(\q_reg_850_reg[15]_0 [7]),
        .O(\q_reg_850[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg_850[15]_i_3 
       (.I0(\int_b0_q_reg[15]_0 [13]),
        .I1(\q_reg_850_reg[15]_0 [11]),
        .O(\q_reg_850[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg_850[9]_i_2 
       (.I0(\int_b0_q_reg[15]_0 [8]),
        .I1(\q_reg_850_reg[15]_0 [6]),
        .O(\q_reg_850[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg_850[9]_i_3 
       (.I0(\int_b0_q_reg[15]_0 [7]),
        .I1(\q_reg_850_reg[15]_0 [5]),
        .O(\q_reg_850[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg_850[9]_i_4 
       (.I0(\int_b0_q_reg[15]_0 [6]),
        .I1(\q_reg_850_reg[15]_0 [4]),
        .O(\q_reg_850[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg_850[9]_i_5 
       (.I0(\int_b0_q_reg[15]_0 [5]),
        .I1(\q_reg_850_reg[15]_0 [3]),
        .O(\q_reg_850[9]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \q_reg_850_reg[13]_i_1 
       (.CI(\q_reg_850_reg[9]_i_1_n_0 ),
        .CO({\q_reg_850_reg[13]_i_1_n_0 ,\q_reg_850_reg[13]_i_1_n_1 ,\q_reg_850_reg[13]_i_1_n_2 ,\q_reg_850_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\q_reg_850[13]_i_2_n_0 ,\q_reg_850[13]_i_3_n_0 ,\q_reg_850[13]_i_4_n_0 ,\q_reg_850[13]_i_5_n_0 }),
        .O(\int_b0_q_reg[13]_0 [10:7]),
        .S(\q_reg_850_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \q_reg_850_reg[15]_i_2 
       (.CI(\q_reg_850_reg[13]_i_1_n_0 ),
        .CO({\NLW_q_reg_850_reg[15]_i_2_CO_UNCONNECTED [3:1],\q_reg_850_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\q_reg_850[15]_i_3_n_0 }),
        .O({\NLW_q_reg_850_reg[15]_i_2_O_UNCONNECTED [3:2],\int_b0_q_reg[13]_0 [12:11]}),
        .S({1'b0,1'b0,\q_reg_850_reg[15] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \q_reg_850_reg[9]_i_1 
       (.CI(\empty_53_reg_855_reg[3]_i_1_n_0 ),
        .CO({\q_reg_850_reg[9]_i_1_n_0 ,\q_reg_850_reg[9]_i_1_n_1 ,\q_reg_850_reg[9]_i_1_n_2 ,\q_reg_850_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\q_reg_850[9]_i_2_n_0 ,\q_reg_850[9]_i_3_n_0 ,\q_reg_850[9]_i_4_n_0 ,\q_reg_850[9]_i_5_n_0 }),
        .O(\int_b0_q_reg[13]_0 [6:3]),
        .S(\q_reg_850_reg[9] ));
  LUT6 #(
    .INIT(64'h000000AA000000FC)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .I2(\rdata[0]_i_4_n_0 ),
        .I3(s_axi_ap_ARADDR[0]),
        .I4(s_axi_ap_ARADDR[1]),
        .I5(s_axi_ap_ARADDR[2]),
        .O(rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h000C000A)) 
    \rdata[0]_i_2 
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(s_axi_ap_ARADDR[3]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0AF000C00A0000C0)) 
    \rdata[0]_i_3 
       (.I0(\int_a0_p_reg[15]_0 [0]),
        .I1(\int_b0_q_reg[15]_0 [0]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(Q[0]),
        .O(\rdata[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[0]_i_4 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(ap_start),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(s_axi_ap_ARADDR[3]),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1 
       (.I0(\rdata[15]_i_3_n_0 ),
        .I1(\int_a0_p_reg[15]_0 [10]),
        .I2(\rdata[15]_i_4_n_0 ),
        .I3(\int_b0_q_reg[15]_0 [10]),
        .I4(Q[10]),
        .I5(\rdata[15]_i_5_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1 
       (.I0(\rdata[15]_i_3_n_0 ),
        .I1(\int_a0_p_reg[15]_0 [11]),
        .I2(\rdata[15]_i_4_n_0 ),
        .I3(\int_b0_q_reg[15]_0 [11]),
        .I4(Q[11]),
        .I5(\rdata[15]_i_5_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1 
       (.I0(\rdata[15]_i_3_n_0 ),
        .I1(\int_a0_p_reg[15]_0 [12]),
        .I2(\rdata[15]_i_4_n_0 ),
        .I3(\int_b0_q_reg[15]_0 [12]),
        .I4(Q[12]),
        .I5(\rdata[15]_i_5_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1 
       (.I0(\rdata[15]_i_3_n_0 ),
        .I1(\int_a0_p_reg[15]_0 [13]),
        .I2(\rdata[15]_i_4_n_0 ),
        .I3(\int_b0_q_reg[15]_0 [13]),
        .I4(Q[13]),
        .I5(\rdata[15]_i_5_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1 
       (.I0(\rdata[15]_i_3_n_0 ),
        .I1(\int_a0_p_reg[15]_0 [14]),
        .I2(\rdata[15]_i_4_n_0 ),
        .I3(\int_b0_q_reg[15]_0 [14]),
        .I4(Q[14]),
        .I5(\rdata[15]_i_5_n_0 ),
        .O(rdata[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1 
       (.I0(s_axi_ap_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_3_n_0 ),
        .I1(\int_a0_p_reg[15]_0 [15]),
        .I2(\rdata[15]_i_4_n_0 ),
        .I3(\int_b0_q_reg[15]_0 [15]),
        .I4(Q[15]),
        .I5(\rdata[15]_i_5_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \rdata[15]_i_3 
       (.I0(s_axi_ap_ARADDR[5]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[3]),
        .I3(s_axi_ap_ARADDR[0]),
        .I4(s_axi_ap_ARADDR[1]),
        .I5(s_axi_ap_ARADDR[2]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[15]_i_4 
       (.I0(s_axi_ap_ARADDR[3]),
        .I1(s_axi_ap_ARADDR[0]),
        .I2(s_axi_ap_ARADDR[1]),
        .I3(s_axi_ap_ARADDR[2]),
        .I4(s_axi_ap_ARADDR[4]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rdata[15]_i_5 
       (.I0(s_axi_ap_ARADDR[3]),
        .I1(s_axi_ap_ARADDR[0]),
        .I2(s_axi_ap_ARADDR[1]),
        .I3(s_axi_ap_ARADDR[2]),
        .I4(s_axi_ap_ARADDR[4]),
        .I5(s_axi_ap_ARADDR[5]),
        .O(\rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000088000000F0)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(s_axi_ap_ARADDR[0]),
        .I4(s_axi_ap_ARADDR[1]),
        .I5(s_axi_ap_ARADDR[2]),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[1]_i_2 
       (.I0(s_axi_ap_ARADDR[5]),
        .I1(s_axi_ap_ARADDR[4]),
        .I2(s_axi_ap_ARADDR[3]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(s_axi_ap_ARADDR[3]),
        .I2(s_axi_ap_ARADDR[4]),
        .I3(s_axi_ap_ARADDR[5]),
        .I4(int_task_ap_done),
        .I5(p_0_in),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0AF000C00A0000C0)) 
    \rdata[1]_i_4 
       (.I0(\int_a0_p_reg[15]_0 [1]),
        .I1(\int_b0_q_reg[15]_0 [1]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(Q[1]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[2]_i_1 
       (.I0(\rdata[15]_i_4_n_0 ),
        .I1(\int_b0_q_reg[15]_0 [2]),
        .I2(\rdata[15]_i_5_n_0 ),
        .I3(Q[2]),
        .I4(\rdata[2]_i_2_n_0 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h0A00000C00000000)) 
    \rdata[2]_i_2 
       (.I0(\int_a0_p_reg[15]_0 [2]),
        .I1(p_4_in[2]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(int_task_ap_done_i_3_n_0),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[3]_i_1 
       (.I0(\rdata[15]_i_4_n_0 ),
        .I1(\int_b0_q_reg[15]_0 [3]),
        .I2(\rdata[15]_i_5_n_0 ),
        .I3(Q[3]),
        .I4(\rdata[3]_i_2_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'h0A00000C00000000)) 
    \rdata[3]_i_2 
       (.I0(\int_a0_p_reg[15]_0 [3]),
        .I1(int_ap_ready),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(int_task_ap_done_i_3_n_0),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000C0A00000C0A0)) 
    \rdata[4]_i_1 
       (.I0(\int_b0_q_reg[15]_0 [4]),
        .I1(Q[4]),
        .I2(\rdata[6]_i_2_n_0 ),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(s_axi_ap_ARADDR[4]),
        .I5(\int_a0_p_reg[15]_0 [4]),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hF000C0A00000C0A0)) 
    \rdata[5]_i_1 
       (.I0(\int_b0_q_reg[15]_0 [5]),
        .I1(Q[5]),
        .I2(\rdata[6]_i_2_n_0 ),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(s_axi_ap_ARADDR[4]),
        .I5(\int_a0_p_reg[15]_0 [5]),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hF000C0A00000C0A0)) 
    \rdata[6]_i_1 
       (.I0(\int_b0_q_reg[15]_0 [6]),
        .I1(Q[6]),
        .I2(\rdata[6]_i_2_n_0 ),
        .I3(s_axi_ap_ARADDR[3]),
        .I4(s_axi_ap_ARADDR[4]),
        .I5(\int_a0_p_reg[15]_0 [6]),
        .O(rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00000006)) 
    \rdata[6]_i_2 
       (.I0(s_axi_ap_ARADDR[4]),
        .I1(s_axi_ap_ARADDR[5]),
        .I2(s_axi_ap_ARADDR[0]),
        .I3(s_axi_ap_ARADDR[1]),
        .I4(s_axi_ap_ARADDR[2]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[7]_i_1 
       (.I0(\rdata[15]_i_4_n_0 ),
        .I1(\int_b0_q_reg[15]_0 [7]),
        .I2(\rdata[15]_i_5_n_0 ),
        .I3(Q[7]),
        .I4(\rdata[7]_i_2_n_0 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'h0A00000C00000000)) 
    \rdata[7]_i_2 
       (.I0(\int_a0_p_reg[15]_0 [7]),
        .I1(p_4_in[7]),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(int_task_ap_done_i_3_n_0),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[15]_i_3_n_0 ),
        .I1(\int_a0_p_reg[15]_0 [8]),
        .I2(\rdata[15]_i_4_n_0 ),
        .I3(\int_b0_q_reg[15]_0 [8]),
        .I4(Q[8]),
        .I5(\rdata[15]_i_5_n_0 ),
        .O(rdata[8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[9]_i_1 
       (.I0(\rdata[15]_i_4_n_0 ),
        .I1(\int_b0_q_reg[15]_0 [9]),
        .I2(\rdata[15]_i_5_n_0 ),
        .I3(Q[9]),
        .I4(\rdata[9]_i_2_n_0 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'h0A00000C00000000)) 
    \rdata[9]_i_2 
       (.I0(\int_a0_p_reg[15]_0 [9]),
        .I1(interrupt),
        .I2(s_axi_ap_ARADDR[5]),
        .I3(s_axi_ap_ARADDR[4]),
        .I4(s_axi_ap_ARADDR[3]),
        .I5(int_task_ap_done_i_3_n_0),
        .O(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_ap_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_ap_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_ap_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_ap_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_ap_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_ap_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_ap_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_ap_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_ap_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_ap_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_ap_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_ap_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_ap_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_ap_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_ap_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_ap_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[13]_i_12 
       (.I0(\int_a0_p_reg[15]_0 [12]),
        .I1(out[10]),
        .O(\int_a0_p_reg[12]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[13]_i_13 
       (.I0(\int_a0_p_reg[15]_0 [11]),
        .I1(out[9]),
        .O(\int_a0_p_reg[12]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[13]_i_14 
       (.I0(\int_a0_p_reg[15]_0 [10]),
        .I1(out[8]),
        .O(\int_a0_p_reg[12]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[13]_i_15 
       (.I0(\int_a0_p_reg[15]_0 [9]),
        .I1(out[7]),
        .O(\int_a0_p_reg[12]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[13]_i_4 
       (.I0(\int_a0_p_reg[15]_0 [12]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_2 [9]),
        .O(\int_a0_p_reg[12]_1 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[13]_i_5 
       (.I0(\int_a0_p_reg[15]_0 [11]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_2 [8]),
        .O(\int_a0_p_reg[12]_1 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[13]_i_6 
       (.I0(\int_a0_p_reg[15]_0 [10]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_2 [7]),
        .O(\int_a0_p_reg[12]_1 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[13]_i_7 
       (.I0(\int_a0_p_reg[15]_0 [9]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_2 [6]),
        .O(\int_a0_p_reg[12]_1 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[15]_i_12 
       (.I0(\int_a0_p_reg[15]_0 [13]),
        .I1(out[11]),
        .O(\int_a0_p_reg[13]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[15]_i_6 
       (.I0(\int_a0_p_reg[15]_0 [13]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_2 [10]),
        .O(\int_a0_p_reg[13]_1 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \select_ln133_2_reg_813[15]_i_7 
       (.I0(\int_a0_p_reg[15]_0 [15]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_2 [12]),
        .I2(\int_a0_p_reg[15]_0 [14]),
        .I3(\select_ln133_2_reg_813_reg[15]_i_2 [11]),
        .O(\int_a0_p_reg[15]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[9]_i_12 
       (.I0(\int_a0_p_reg[15]_0 [8]),
        .I1(out[6]),
        .O(\int_a0_p_reg[8]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[9]_i_13 
       (.I0(\int_a0_p_reg[15]_0 [7]),
        .I1(out[5]),
        .O(\int_a0_p_reg[8]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[9]_i_14 
       (.I0(\int_a0_p_reg[15]_0 [6]),
        .I1(out[4]),
        .O(\int_a0_p_reg[8]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[9]_i_15 
       (.I0(\int_a0_p_reg[15]_0 [5]),
        .I1(out[3]),
        .O(\int_a0_p_reg[8]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[9]_i_4 
       (.I0(\int_a0_p_reg[15]_0 [8]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_2 [5]),
        .O(\int_a0_p_reg[8]_1 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[9]_i_5 
       (.I0(\int_a0_p_reg[15]_0 [7]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_2 [4]),
        .O(\int_a0_p_reg[8]_1 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[9]_i_6 
       (.I0(\int_a0_p_reg[15]_0 [6]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_2 [3]),
        .O(\int_a0_p_reg[8]_1 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[9]_i_7 
       (.I0(\int_a0_p_reg[15]_0 [5]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_2 [2]),
        .O(\int_a0_p_reg[8]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[0][14] [1]),
        .O(\int_a0_p_reg[15]_2 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[0][14] [0]),
        .O(\int_a0_p_reg[15]_2 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg[0][14] [3]),
        .O(\int_a0_p_reg[15]_3 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub27_fu_84_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg[0][14] [2]),
        .O(\int_a0_p_reg[15]_3 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[0][14]_1 [1]),
        .O(\int_b0_q_reg[15]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[0][14]_1 [0]),
        .O(\int_b0_q_reg[15]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg[0][14]_1 [3]),
        .O(\int_b0_q_reg[15]_2 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub37_fu_94_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg[0][14]_1 [2]),
        .O(\int_b0_q_reg[15]_2 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub55_out_0_fu_104_p2_carry_i_1
       (.I0(Q[2]),
        .O(\int_m_reg[2]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub55_out_0_fu_104_p2_carry_i_2
       (.I0(Q[1]),
        .O(\int_m_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln133_reg_818[3]_i_11 
       (.I0(\int_a0_p_reg[15]_0 [4]),
        .I1(out[2]),
        .O(\int_a0_p_reg[4]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln133_reg_818[3]_i_12 
       (.I0(\int_a0_p_reg[15]_0 [3]),
        .I1(out[1]),
        .O(\int_a0_p_reg[4]_0 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    \trunc_ln133_reg_818[3]_i_13 
       (.I0(\int_a0_p_reg[15]_0 [2]),
        .I1(out[0]),
        .O(\int_a0_p_reg[4]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln133_reg_818[3]_i_4 
       (.I0(\int_a0_p_reg[15]_0 [4]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_2 [1]),
        .O(\int_a0_p_reg[4]_1 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln133_reg_818[3]_i_5 
       (.I0(\int_a0_p_reg[15]_0 [3]),
        .I1(\select_ln133_2_reg_813_reg[15]_i_2 [0]),
        .O(\int_a0_p_reg[4]_1 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln133_reg_818[3]_i_6 
       (.I0(\int_a0_p_reg[15]_0 [2]),
        .I1(out[0]),
        .O(\int_a0_p_reg[4]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_ap_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_ap_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi
   (m_axi_aw_ARADDR,
    aw_ARREADY,
    aw_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    empty_n_reg,
    m_axi_aw_BREADY,
    m_axi_aw_ARLEN,
    dout,
    ap_clk,
    ap_rst_n_inv,
    ready_for_outstanding,
    ap_rst_n,
    push,
    full_n_reg,
    Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY,
    m_axi_aw_ARREADY,
    m_axi_aw_RVALID,
    D,
    m_axi_aw_BVALID,
    in);
  output [29:0]m_axi_aw_ARADDR;
  output aw_ARREADY;
  output aw_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output empty_n_reg;
  output m_axi_aw_BREADY;
  output [3:0]m_axi_aw_ARLEN;
  output [32:0]dout;
  input ap_clk;
  input ap_rst_n_inv;
  input ready_for_outstanding;
  input ap_rst_n;
  input push;
  input full_n_reg;
  input Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY;
  input m_axi_aw_ARREADY;
  input m_axi_aw_RVALID;
  input [32:0]D;
  input m_axi_aw_BVALID;
  input [29:0]in;

  wire [31:2]ARADDR_Dummy;
  wire [17:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [32:0]D;
  wire Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]dout;
  wire empty_n_reg;
  wire full_n_reg;
  wire [29:0]in;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire m_axi_aw_RVALID;
  wire push;
  wire ready_for_outstanding;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[32] (D),
        .din(RLAST_Dummy),
        .m_axi_aw_ARADDR(m_axi_aw_ARADDR),
        .m_axi_aw_ARLEN(m_axi_aw_ARLEN),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .dout_vld_reg(aw_RVALID),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(full_n_reg),
        .in(in),
        .mem_reg(RVALID_Dummy),
        .push(push),
        .push_0(\buff_rdata/push ),
        .ready_for_outstanding(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_burst_converter
   (m_axi_aw_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    m_axi_aw_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARVALID_Dummy,
    ost_ctrl_ready,
    m_axi_aw_ARREADY,
    \dout_reg[0] ,
    D,
    E);
  output [29:0]m_axi_aw_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_aw_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARVALID_Dummy;
  input ost_ctrl_ready;
  input m_axi_aw_ARREADY;
  input \dout_reg[0] ;
  input [31:0]D;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]beat_len;
  wire \could_multi_bursts.addr_buf[13]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2_n_0 ;
  wire \could_multi_bursts.last_loop_i_3_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire last_sect_buf;
  wire last_sect_i_10_n_0;
  wire last_sect_i_11_n_0;
  wire last_sect_i_12_n_0;
  wire last_sect_i_13_n_0;
  wire last_sect_i_2_n_0;
  wire last_sect_i_3_n_0;
  wire last_sect_i_4_n_0;
  wire last_sect_i_5_n_0;
  wire last_sect_i_6_n_0;
  wire last_sect_i_7_n_0;
  wire last_sect_i_8_n_0;
  wire last_sect_i_9_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [17:2]p_1_in;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_58;
  wire rs_req_n_6;
  wire rs_req_n_7;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_9;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10_n_0 ;
  wire \sect_total[1]_i_11_n_0 ;
  wire \sect_total[1]_i_12_n_0 ;
  wire \sect_total[1]_i_13_n_0 ;
  wire \sect_total[1]_i_3_n_0 ;
  wire \sect_total[1]_i_4_n_0 ;
  wire \sect_total[1]_i_6_n_0 ;
  wire \sect_total[1]_i_7_n_0 ;
  wire \sect_total[1]_i_8_n_0 ;
  wire \sect_total[1]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2_n_0 ;
  wire \sect_total_buf[0]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_4_n_0 ;
  wire \sect_total_buf[0]_i_5_n_0 ;
  wire \sect_total_buf[12]_i_2_n_0 ;
  wire \sect_total_buf[12]_i_3_n_0 ;
  wire \sect_total_buf[12]_i_4_n_0 ;
  wire \sect_total_buf[12]_i_5_n_0 ;
  wire \sect_total_buf[16]_i_2_n_0 ;
  wire \sect_total_buf[16]_i_3_n_0 ;
  wire \sect_total_buf[16]_i_4_n_0 ;
  wire \sect_total_buf[16]_i_5_n_0 ;
  wire \sect_total_buf[4]_i_2_n_0 ;
  wire \sect_total_buf[4]_i_3_n_0 ;
  wire \sect_total_buf[4]_i_4_n_0 ;
  wire \sect_total_buf[4]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_2_n_0 ;
  wire \sect_total_buf[8]_i_3_n_0 ;
  wire \sect_total_buf[8]_i_4_n_0 ;
  wire \sect_total_buf[8]_i_5_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[31]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_aw_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_4 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_aw_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_aw_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_aw_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_aw_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_aw_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_aw_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2_n_0 ,\could_multi_bursts.addr_buf[13]_i_3_n_0 ,\could_multi_bursts.addr_buf[13]_i_4_n_0 ,\could_multi_bursts.addr_buf[13]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2_n_0 ,\could_multi_bursts.addr_buf[17]_i_3_n_0 ,\could_multi_bursts.addr_buf[17]_i_4_n_0 ,\could_multi_bursts.addr_buf[17]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2_n_0 ,\could_multi_bursts.addr_buf[21]_i_3_n_0 ,\could_multi_bursts.addr_buf[21]_i_4_n_0 ,\could_multi_bursts.addr_buf[21]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2_n_0 ,\could_multi_bursts.addr_buf[25]_i_3_n_0 ,\could_multi_bursts.addr_buf[25]_i_4_n_0 ,\could_multi_bursts.addr_buf[25]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2_n_0 ,\could_multi_bursts.addr_buf[29]_i_3_n_0 ,\could_multi_bursts.addr_buf[29]_i_4_n_0 ,\could_multi_bursts.addr_buf[29]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2_n_7 ),
        .Q(m_axi_aw_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2_n_6 ),
        .Q(m_axi_aw_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[31]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[31]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[31]_i_2_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[31]_i_3_n_0 ,\could_multi_bursts.addr_buf[31]_i_4_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2_n_0 ,\could_multi_bursts.addr_buf[5]_i_3_n_0 ,\could_multi_bursts.addr_buf[5]_i_4_n_0 ,\could_multi_bursts.addr_buf[5]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6_n_0 ,\could_multi_bursts.addr_buf[5]_i_7_n_0 ,\could_multi_bursts.addr_buf[5]_i_8_n_0 ,\could_multi_bursts.addr_buf[5]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ),
        .Q(m_axi_aw_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ),
        .Q(m_axi_aw_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ),
        .Q(m_axi_aw_ARADDR[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ),
        .Q(m_axi_aw_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3_n_0 ,\could_multi_bursts.addr_buf[9]_i_4_n_0 ,\could_multi_bursts.addr_buf[9]_i_5_n_0 ,\could_multi_bursts.addr_buf[9]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_aw_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .O(\could_multi_bursts.last_loop_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_aw_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_aw_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_aw_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_aw_ARLEN[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_aw_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_aw_ARREADY),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_48}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_87,rs_req_n_88}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13_n_0),
        .O(last_sect_i_10_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[3]),
        .O(last_sect_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(last_sect_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_0),
        .I1(last_sect_i_4_n_0),
        .I2(last_sect_i_5_n_0),
        .I3(last_sect_i_6_n_0),
        .I4(p_15_in),
        .I5(last_sect_reg_n_0),
        .O(last_sect_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_7_n_0),
        .O(last_sect_i_3_n_0));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    last_sect_i_4
       (.I0(last_sect_i_8_n_0),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[8]),
        .I4(sect_total[9]),
        .I5(sect_total_buf_reg[9]),
        .O(last_sect_i_4_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_5
       (.I0(last_sect_i_9_n_0),
        .I1(sect_total[17]),
        .I2(sect_total[16]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[17]),
        .I5(sect_total_buf_reg[16]),
        .O(last_sect_i_5_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_6
       (.I0(last_sect_i_10_n_0),
        .I1(sect_total[14]),
        .I2(sect_total[12]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[12]),
        .O(last_sect_i_6_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7_n_0));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_8
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_11_n_0),
        .O(last_sect_i_8_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[18]),
        .I4(sect_total_buf_reg[18]),
        .I5(last_sect_i_12_n_0),
        .O(last_sect_i_9_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[6][0]_srl7_i_1 
       (.I0(\dout_reg[0] ),
        .I1(m_axi_aw_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_58),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice rs_req
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[2],rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .S({\sect_total[1]_i_10_n_0 ,\sect_total[1]_i_11_n_0 ,\sect_total[1]_i_12_n_0 ,\sect_total[1]_i_13_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[11]_0 ({rs_req_n_87,rs_req_n_88}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[5]_0 ({rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82}),
        .\data_p1_reg[9]_0 ({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}),
        .\data_p2_reg[63]_0 (D),
        .\data_p2_reg[63]_1 (E),
        .last_sect_reg(last_sect_i_2_n_0),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_5_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6_n_0 ,\sect_total[1]_i_7_n_0 ,\sect_total[1]_i_8_n_0 ,\sect_total[1]_i_9_n_0 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3_n_0 ,\sect_total[1]_i_4_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_58));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1 
       (.I0(end_from_4k[1]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[1]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_1 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_53),
        .O(\sect_total[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_54),
        .O(\sect_total[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_55),
        .O(\sect_total[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_56),
        .O(\sect_total[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_47),
        .O(\sect_total[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_48),
        .O(\sect_total[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_49),
        .O(\sect_total[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_50),
        .O(\sect_total[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_51),
        .O(\sect_total[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_52),
        .O(\sect_total[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_0 ,\sect_total_buf_reg[0]_i_1_n_1 ,\sect_total_buf_reg[0]_i_1_n_2 ,\sect_total_buf_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .S({\sect_total_buf[0]_i_2_n_0 ,\sect_total_buf[0]_i_3_n_0 ,\sect_total_buf[0]_i_4_n_0 ,\sect_total_buf[0]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_0 ,\sect_total_buf_reg[12]_i_1_n_1 ,\sect_total_buf_reg[12]_i_1_n_2 ,\sect_total_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 ,\sect_total_buf_reg[12]_i_1_n_7 }),
        .S({\sect_total_buf[12]_i_2_n_0 ,\sect_total_buf[12]_i_3_n_0 ,\sect_total_buf[12]_i_4_n_0 ,\sect_total_buf[12]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_1 ,\sect_total_buf_reg[16]_i_1_n_2 ,\sect_total_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_4 ,\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .S({\sect_total_buf[16]_i_2_n_0 ,\sect_total_buf[16]_i_3_n_0 ,\sect_total_buf[16]_i_4_n_0 ,\sect_total_buf[16]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_0 ,\sect_total_buf_reg[4]_i_1_n_1 ,\sect_total_buf_reg[4]_i_1_n_2 ,\sect_total_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 ,\sect_total_buf_reg[4]_i_1_n_7 }),
        .S({\sect_total_buf[4]_i_2_n_0 ,\sect_total_buf[4]_i_3_n_0 ,\sect_total_buf[4]_i_4_n_0 ,\sect_total_buf[4]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_0 ,\sect_total_buf_reg[8]_i_1_n_1 ,\sect_total_buf_reg[8]_i_1_n_2 ,\sect_total_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .S({\sect_total_buf[8]_i_2_n_0 ,\sect_total_buf[8]_i_3_n_0 ,\sect_total_buf[8]_i_4_n_0 ,\sect_total_buf[8]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_30),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_29),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_28),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_27),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_56),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_50),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_49),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_48),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_47),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo
   (aw_ARREADY,
    E,
    S,
    Q,
    \dout_reg[32] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    tmp_valid_reg,
    ARREADY_Dummy,
    in);
  output aw_ARREADY;
  output [0:0]E;
  output [0:0]S;
  output [30:0]Q;
  output \dout_reg[32] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input [29:0]in;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [30:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire \dout_reg[32] ;
  wire dout_vld_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire [29:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[32]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[32]_3 (\raddr_reg_n_0_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1
       (.I0(p_0_in),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(aw_ARREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(aw_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[3]_i_1 
       (.I0(push),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[31]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1
   (burst_valid,
    full_n_reg_0,
    empty_n_reg_0,
    din,
    push_0,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    pop,
    ap_rst_n,
    ost_ctrl_valid,
    push,
    Q,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input ap_rst_n;
  input ost_ctrl_valid;
  input push;
  input [0:0]Q;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire dout_vld_i_1__2_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .\dout_reg[0]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[2] ),
        .mem_reg(burst_valid),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[3]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[3]_i_3 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[2]_i_2 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1_9
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_0),
        .I2(ost_ctrl_valid),
        .I3(ost_ctrl_ready),
        .I4(pop),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[3]_i_1__2 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[3]_i_3__0 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized3
   (dout_vld_reg_0,
    full_n_reg_0,
    empty_n_reg_0,
    E,
    dout,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    mem_reg,
    full_n_reg_1,
    Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY,
    din);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]E;
  output [32:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]mem_reg;
  input full_n_reg_1;
  input Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY;
  input [33:0]din;

  wire [0:0]E;
  wire Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1__0_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_2__2_n_0 ;
  wire \mOutPtr[3]_i_3__1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[4]_i_2_n_0 ;
  wire \mOutPtr[4]_i_3_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[6]_i_2_n_0 ;
  wire \mOutPtr[6]_i_3_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[7]_i_2_n_0 ;
  wire \mOutPtr[7]_i_3__1_n_0 ;
  wire \mOutPtr[7]_i_5_n_0 ;
  wire \mOutPtr[7]_i_6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire [0:0]mem_reg;
  wire [6:0]raddr;
  wire [6:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[2]_i_2_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_mem__parameterized0 U_fifo_mem
       (.Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .Q({\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout(dout),
        .full_n_reg(E),
        .mem_reg_0(full_n_reg_0),
        .mem_reg_1(mem_reg),
        .raddr(raddr),
        .\raddr_reg_reg[0]_0 (dout_vld_reg_0),
        .\raddr_reg_reg[0]_1 (empty_n_reg_0),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_0),
        .I2(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_0),
        .I4(full_n_reg_0),
        .I5(mem_reg),
        .O(empty_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(empty_n_i_3_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_0),
        .I2(mem_reg),
        .I3(full_n_reg_0),
        .I4(\mOutPtr[7]_i_5_n_0 ),
        .I5(full_n_reg_1),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(full_n_i_3__0_n_0),
        .O(full_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9699666699999999)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .I3(dout_vld_reg_0),
        .I4(empty_n_reg_0),
        .I5(E),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE7EEEE11181111)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(full_n_reg_1),
        .I3(\mOutPtr[7]_i_5_n_0 ),
        .I4(E),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAABAA57555455)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr[3]_i_2__2_n_0 ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr[7]_i_5_n_0 ),
        .I3(E),
        .I4(\mOutPtr[3]_i_3__1_n_0 ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[3]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[3]_i_3__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAABAA57555455)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr[4]_i_2_n_0 ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr[7]_i_5_n_0 ),
        .I3(E),
        .I4(\mOutPtr[4]_i_3_n_0 ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[4]_i_3 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAABAA57555455)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr[7]_i_5_n_0 ),
        .I3(E),
        .I4(\mOutPtr[5]_i_3_n_0 ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAABAA57555455)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[6]_i_2_n_0 ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr[7]_i_5_n_0 ),
        .I3(E),
        .I4(\mOutPtr[6]_i_3_n_0 ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[6]_i_2 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[6]_i_3 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .I3(dout_vld_reg_0),
        .I4(empty_n_reg_0),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h54555755ABAAA8AA)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr[7]_i_3__1_n_0 ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr[7]_i_5_n_0 ),
        .I3(E),
        .I4(\mOutPtr[7]_i_6_n_0 ),
        .I5(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mOutPtr[7]_i_3__1 
       (.I0(\mOutPtr[6]_i_2_n_0 ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[7]_i_5 
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_0),
        .O(\mOutPtr[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[7]_i_6 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[6]_i_3_n_0 ),
        .O(\mOutPtr[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[6]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1 
       (.I0(\waddr[2]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr[2]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[4]_i_1 
       (.I0(\waddr[6]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[5]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr[6]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[6]_i_2 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[2] ),
        .O(\waddr[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_load
   (aw_ARREADY,
    dout_vld_reg,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    empty_n_reg,
    push_0,
    E,
    D,
    dout,
    ap_rst_n_inv,
    ap_clk,
    ready_for_outstanding,
    ap_rst_n,
    push,
    mem_reg,
    full_n_reg,
    ARREADY_Dummy,
    Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY,
    in,
    din);
  output aw_ARREADY;
  output dout_vld_reg;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output empty_n_reg;
  output push_0;
  output [0:0]E;
  output [31:0]D;
  output [32:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input ready_for_outstanding;
  input ap_rst_n;
  input push;
  input [0:0]mem_reg;
  input full_n_reg;
  input ARREADY_Dummy;
  input Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY;
  input [29:0]in;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire aw_ARREADY;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire full_n_reg;
  wire [29:0]in;
  wire [0:0]mem_reg;
  wire next_rreq;
  wire push;
  wire push_0;
  wire ready_for_outstanding;
  wire [0:0]rreq_len;
  wire [17:2]tmp_len0;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized3 buff_rdata
       (.E(push_0),
        .Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(RREADY_Dummy),
        .full_n_reg_1(full_n_reg),
        .mem_reg(mem_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(next_rreq),
        .Q({rreq_len,fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33}),
        .S(fifo_rreq_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .aw_ARREADY(aw_ARREADY),
        .\dout_reg[32] (fifo_rreq_n_34),
        .in(in),
        .push(push),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_6),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_5),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_4),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[17],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_2,1'b1}));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_34),
        .Q(ARVALID_Dummy),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_mem__parameterized0
   (rnext,
    full_n_reg,
    dout,
    Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY,
    \raddr_reg_reg[0]_0 ,
    \raddr_reg_reg[0]_1 ,
    raddr,
    mem_reg_0,
    mem_reg_1,
    ap_rst_n,
    ap_clk,
    ap_rst_n_inv,
    Q,
    din);
  output [6:0]rnext;
  output full_n_reg;
  output [32:0]dout;
  input Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY;
  input \raddr_reg_reg[0]_0 ;
  input \raddr_reg_reg[0]_1 ;
  input [6:0]raddr;
  input mem_reg_0;
  input [0:0]mem_reg_1;
  input ap_rst_n;
  input ap_clk;
  input ap_rst_n_inv;
  input [6:0]Q;
  input [33:0]din;

  wire Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:5]data0;
  wire [33:0]din;
  wire [32:0]dout;
  wire full_n_reg;
  wire mem_reg_0;
  wire [0:0]mem_reg_1;
  wire mem_reg_i_1_n_0;
  wire mem_reg_n_33;
  wire [6:0]raddr;
  wire [6:0]raddr_reg;
  wire \raddr_reg[0]_i_2_n_0 ;
  wire \raddr_reg[0]_i_3_n_0 ;
  wire \raddr_reg[1]_i_2_n_0 ;
  wire \raddr_reg[2]_i_2_n_0 ;
  wire \raddr_reg[3]_i_2_n_0 ;
  wire \raddr_reg[4]_i_2_n_0 ;
  wire \raddr_reg[4]_i_3_n_0 ;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[6]_i_2_n_0 ;
  wire \raddr_reg[6]_i_3_n_0 ;
  wire \raddr_reg_reg[0]_0 ;
  wire \raddr_reg_reg[0]_1 ;
  wire [6:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4318" *) 
  (* RTL_RAM_NAME = "inst/aw_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({dout[32],mem_reg_n_33}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({full_n_reg,full_n_reg,full_n_reg,full_n_reg}));
  LUT4 #(
    .INIT(16'hA2FF)) 
    mem_reg_i_1
       (.I0(\raddr_reg_reg[0]_1 ),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .I3(ap_rst_n),
        .O(mem_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_0),
        .I1(mem_reg_1),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h0F00FFFFE0EE0000)) 
    \raddr_reg[0]_i_1 
       (.I0(\raddr_reg[0]_i_2_n_0 ),
        .I1(\raddr_reg[0]_i_3_n_0 ),
        .I2(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(\raddr_reg_reg[0]_1 ),
        .I5(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr_reg[0]_i_2 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .O(\raddr_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFBFFFBFFFBF)) 
    \raddr_reg[0]_i_3 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(raddr[5]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(\raddr_reg[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \raddr_reg[1]_i_1 
       (.I0(\raddr_reg[1]_i_2_n_0 ),
        .I1(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[0]_1 ),
        .I4(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h0000FF7FFF7F0000)) 
    \raddr_reg[1]_i_2 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(\raddr_reg[0]_i_3_n_0 ),
        .I4(raddr[1]),
        .I5(raddr[0]),
        .O(\raddr_reg[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg[2]_i_2_n_0 ),
        .I1(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[0]_1 ),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h0EE0E0E0)) 
    \raddr_reg[2]_i_2 
       (.I0(\raddr_reg[0]_i_2_n_0 ),
        .I1(\raddr_reg[0]_i_3_n_0 ),
        .I2(raddr[2]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .O(\raddr_reg[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \raddr_reg[3]_i_1 
       (.I0(\raddr_reg[3]_i_2_n_0 ),
        .I1(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[0]_1 ),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'h0EE0E0E0E0E0E0E0)) 
    \raddr_reg[3]_i_2 
       (.I0(\raddr_reg[0]_i_2_n_0 ),
        .I1(\raddr_reg[0]_i_3_n_0 ),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(raddr[0]),
        .I5(raddr[1]),
        .O(\raddr_reg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \raddr_reg[4]_i_1 
       (.I0(\raddr_reg[4]_i_2_n_0 ),
        .I1(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[0]_1 ),
        .I4(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h0EE0E0E0E0E0E0E0)) 
    \raddr_reg[4]_i_2 
       (.I0(\raddr_reg[0]_i_2_n_0 ),
        .I1(\raddr_reg[0]_i_3_n_0 ),
        .I2(raddr[4]),
        .I3(raddr[3]),
        .I4(\raddr_reg[4]_i_3_n_0 ),
        .I5(raddr[2]),
        .O(\raddr_reg[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr_reg[4]_i_3 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(\raddr_reg[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \raddr_reg[5]_i_1 
       (.I0(\raddr_reg[5]_i_2_n_0 ),
        .I1(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[0]_1 ),
        .I4(raddr[5]),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFF7F0000)) 
    \raddr_reg[5]_i_2 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(\raddr_reg[0]_i_3_n_0 ),
        .I4(data0),
        .O(\raddr_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \raddr_reg[5]_i_3 
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(data0));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \raddr_reg[6]_i_1 
       (.I0(\raddr_reg[6]_i_2_n_0 ),
        .I1(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_aw_RREADY),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[0]_1 ),
        .I4(raddr[6]),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'h5A5AF070)) 
    \raddr_reg[6]_i_2 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(\raddr_reg[0]_i_3_n_0 ),
        .I4(\raddr_reg[6]_i_3_n_0 ),
        .O(\raddr_reg[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_3 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(\raddr_reg[6]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_read
   (m_axi_aw_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \state_reg[0] ,
    din,
    m_axi_aw_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    push,
    RREADY_Dummy,
    ARVALID_Dummy,
    m_axi_aw_ARREADY,
    RBURST_READY_Dummy,
    m_axi_aw_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output [29:0]m_axi_aw_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [3:0]m_axi_aw_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input push;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input m_axi_aw_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_aw_RVALID;
  input [31:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire [29:0]m_axi_aw_ARADDR;
  wire [3:0]m_axi_aw_ARLEN;
  wire m_axi_aw_ARREADY;
  wire m_axi_aw_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .din(din),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_2),
        .full_n_reg_0(fifo_burst_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_fifo__parameterized1_9 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_burst_converter rreq_burst_conv
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_1),
        .m_axi_aw_ARADDR(m_axi_aw_ARADDR),
        .m_axi_aw_ARLEN(m_axi_aw_ARLEN),
        .m_axi_aw_ARREADY(m_axi_aw_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(ARREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_2),
        .m_axi_aw_RVALID(m_axi_aw_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    next_req,
    E,
    p_15_in,
    D,
    Q,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    last_sect_reg,
    ARVALID_Dummy,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    m_axi_aw_ARREADY,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_5_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output next_req;
  output [0:0]E;
  output p_15_in;
  output [19:0]D;
  output [31:0]Q;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[49]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg;
  input ARVALID_Dummy;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input m_axi_aw_ARREADY;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_5_0 ;
  input [31:0]\data_p2_reg[63]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire ARVALID_Dummy;
  wire [19:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[49]_i_2_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [63:2]data_p2;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire last_sect_reg;
  wire load_p1;
  wire m_axi_aw_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total[19]_i_4_n_0 ;
  wire [19:0]\sect_total[19]_i_5_0 ;
  wire \sect_total[19]_i_5_n_0 ;
  wire \sect_total[19]_i_6_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1_n_0 ;
  wire \sect_total_reg[13]_i_1_n_1 ;
  wire \sect_total_reg[13]_i_1_n_2 ;
  wire \sect_total_reg[13]_i_1_n_3 ;
  wire \sect_total_reg[17]_i_1_n_0 ;
  wire \sect_total_reg[17]_i_1_n_1 ;
  wire \sect_total_reg[17]_i_1_n_2 ;
  wire \sect_total_reg[17]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2_n_3 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1_n_0 ;
  wire \sect_total_reg[1]_i_1_n_1 ;
  wire \sect_total_reg[1]_i_1_n_2 ;
  wire \sect_total_reg[1]_i_1_n_3 ;
  wire \sect_total_reg[1]_i_2_n_0 ;
  wire \sect_total_reg[1]_i_2_n_1 ;
  wire \sect_total_reg[1]_i_2_n_2 ;
  wire \sect_total_reg[1]_i_2_n_3 ;
  wire \sect_total_reg[1]_i_5_n_0 ;
  wire \sect_total_reg[1]_i_5_n_1 ;
  wire \sect_total_reg[1]_i_5_n_2 ;
  wire \sect_total_reg[1]_i_5_n_3 ;
  wire \sect_total_reg[5]_i_1_n_0 ;
  wire \sect_total_reg[5]_i_1_n_1 ;
  wire \sect_total_reg[5]_i_1_n_2 ;
  wire \sect_total_reg[5]_i_1_n_3 ;
  wire \sect_total_reg[9]_i_1_n_0 ;
  wire \sect_total_reg[9]_i_1_n_1 ;
  wire \sect_total_reg[9]_i_1_n_2 ;
  wire \sect_total_reg[9]_i_1_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [3:1]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[49]_i_1 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[49]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1
       (.I0(Q[9]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2
       (.I0(Q[8]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1
       (.I0(Q[3]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2
       (.I0(Q[2]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3
       (.I0(Q[1]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h08)) 
    last_sect_i_1
       (.I0(ap_rst_n),
        .I1(last_sect_reg),
        .I2(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    req_handling_i_1
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(single_sect__18),
        .I3(req_handling_reg),
        .I4(p_15_in),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[31]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(m_axi_aw_ARREADY),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[19]_i_1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_total[19]_i_3 
       (.I0(\sect_total[19]_i_5_0 [1]),
        .I1(\sect_total[19]_i_5_0 [0]),
        .I2(\sect_total[19]_i_5_0 [3]),
        .I3(\sect_total[19]_i_5_0 [2]),
        .I4(\sect_total[19]_i_4_n_0 ),
        .I5(\sect_total[19]_i_5_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_4 
       (.I0(\sect_total[19]_i_5_0 [4]),
        .I1(\sect_total[19]_i_5_0 [5]),
        .I2(\sect_total[19]_i_5_0 [6]),
        .I3(\sect_total[19]_i_5_0 [7]),
        .I4(\sect_total[19]_i_5_0 [9]),
        .I5(\sect_total[19]_i_5_0 [8]),
        .O(\sect_total[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_total[19]_i_5 
       (.I0(\sect_total[19]_i_6_n_0 ),
        .I1(\sect_total[19]_i_5_0 [12]),
        .I2(\sect_total[19]_i_5_0 [13]),
        .I3(\sect_total[19]_i_5_0 [10]),
        .I4(\sect_total[19]_i_5_0 [11]),
        .O(\sect_total[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_6 
       (.I0(\sect_total[19]_i_5_0 [14]),
        .I1(\sect_total[19]_i_5_0 [15]),
        .I2(\sect_total[19]_i_5_0 [16]),
        .I3(\sect_total[19]_i_5_0 [17]),
        .I4(\sect_total[19]_i_5_0 [19]),
        .I5(\sect_total[19]_i_5_0 [18]),
        .O(\sect_total[19]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1 
       (.CI(\sect_total_reg[9]_i_1_n_0 ),
        .CO({\sect_total_reg[13]_i_1_n_0 ,\sect_total_reg[13]_i_1_n_1 ,\sect_total_reg[13]_i_1_n_2 ,\sect_total_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [13:10]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1 
       (.CI(\sect_total_reg[13]_i_1_n_0 ),
        .CO({\sect_total_reg[17]_i_1_n_0 ,\sect_total_reg[17]_i_1_n_1 ,\sect_total_reg[17]_i_1_n_2 ,\sect_total_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [17:14]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[17]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2_O_UNCONNECTED [3:2],\data_p1_reg[49]_0 [19:18]}),
        .S({1'b0,1'b0,Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1 
       (.CI(\sect_total_reg[1]_i_2_n_0 ),
        .CO({\sect_total_reg[1]_i_1_n_0 ,\sect_total_reg[1]_i_1_n_1 ,\sect_total_reg[1]_i_1_n_2 ,\sect_total_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[31],Q[31]}),
        .O({\data_p1_reg[49]_0 [1:0],\NLW_sect_total_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[31],Q[31],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2 
       (.CI(\sect_total_reg[1]_i_5_n_0 ),
        .CO({\sect_total_reg[1]_i_2_n_0 ,\sect_total_reg[1]_i_2_n_1 ,\sect_total_reg[1]_i_2_n_2 ,\sect_total_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31],Q[31]}),
        .O(\NLW_sect_total_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5_n_0 ,\sect_total_reg[1]_i_5_n_1 ,\sect_total_reg[1]_i_5_n_2 ,\sect_total_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31:30]}),
        .O(\NLW_sect_total_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1 
       (.CI(\sect_total_reg[1]_i_1_n_0 ),
        .CO({\sect_total_reg[5]_i_1_n_0 ,\sect_total_reg[5]_i_1_n_1 ,\sect_total_reg[5]_i_1_n_2 ,\sect_total_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [5:2]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1 
       (.CI(\sect_total_reg[5]_i_1_n_0 ),
        .CO({\sect_total_reg[9]_i_1_n_0 ,\sect_total_reg[9]_i_1_n_1 ,\sect_total_reg[9]_i_1_n_2 ,\sect_total_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [9:6]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized1
   (m_axi_aw_BREADY,
    m_axi_aw_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_aw_BREADY;
  input m_axi_aw_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__6_n_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(m_axi_aw_BREADY),
        .I1(m_axi_aw_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__6_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__6_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_aw_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1
       (.I0(m_axi_aw_BVALID),
        .I1(m_axi_aw_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_axi_aw_BREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_aw_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_aw_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_aw_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_aw_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_aw_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1 
       (.I0(m_axi_aw_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_aw_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(m_axi_aw_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_aw_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_aw_RVALID),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl
   (pop,
    S,
    Q,
    \dout_reg[32]_0 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    push,
    in,
    \dout_reg[32]_1 ,
    \dout_reg[32]_2 ,
    \dout_reg[32]_3 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output [0:0]S;
  output [30:0]Q;
  output \dout_reg[32]_0 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input push;
  input [29:0]in;
  input \dout_reg[32]_1 ;
  input \dout_reg[32]_2 ;
  input \dout_reg[32]_3 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [30:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[32]_0 ;
  wire \dout_reg[32]_1 ;
  wire \dout_reg[32]_2 ;
  wire \dout_reg[32]_3 ;
  wire [29:0]in;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[32]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[30]),
        .O(S));
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1
       (.I0(Q[30]),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .O(\dout_reg[32]_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_aw_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_srl__parameterized0
   (din,
    push_0,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    ap_rst_n_inv,
    pop,
    mem_reg,
    Q);
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input mem_reg;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire last_burst;
  wire mem_reg;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire ost_ctrl_info;
  wire pop;
  wire push_0;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\aw_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\aw_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(Q),
        .O(din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_write
   (m_axi_aw_BREADY,
    m_axi_aw_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_aw_BREADY;
  input m_axi_aw_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_aw_BREADY;
  wire m_axi_aw_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_aw_m_axi_reg_slice__parameterized1 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_aw_BREADY(m_axi_aw_BREADY),
        .m_axi_aw_BVALID(m_axi_aw_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi
   (m_axi_bi_ARADDR,
    bi_ARREADY,
    bi_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    empty_n_reg,
    m_axi_bi_BREADY,
    m_axi_bi_ARLEN,
    dout,
    ap_clk,
    ap_rst_n_inv,
    ready_for_outstanding,
    ap_rst_n,
    push,
    pop,
    \mOutPtr_reg[3] ,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[3]_1 ,
    m_axi_bi_ARREADY,
    m_axi_bi_RVALID,
    D,
    Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY,
    m_axi_bi_BVALID,
    in,
    mem_reg);
  output [29:0]m_axi_bi_ARADDR;
  output bi_ARREADY;
  output bi_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output empty_n_reg;
  output m_axi_bi_BREADY;
  output [3:0]m_axi_bi_ARLEN;
  output [32:0]dout;
  input ap_clk;
  input ap_rst_n_inv;
  input ready_for_outstanding;
  input ap_rst_n;
  input push;
  input pop;
  input \mOutPtr_reg[3] ;
  input \mOutPtr_reg[3]_0 ;
  input \mOutPtr_reg[3]_1 ;
  input m_axi_bi_ARREADY;
  input m_axi_bi_RVALID;
  input [32:0]D;
  input Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY;
  input m_axi_bi_BVALID;
  input [29:0]in;
  input mem_reg;

  wire [31:2]ARADDR_Dummy;
  wire [17:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [32:0]D;
  wire Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]dout;
  wire empty_n_reg;
  wire [29:0]in;
  wire \mOutPtr_reg[3] ;
  wire \mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire m_axi_bi_RVALID;
  wire mem_reg;
  wire pop;
  wire push;
  wire ready_for_outstanding;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[32] (D),
        .din(RLAST_Dummy),
        .m_axi_bi_ARADDR(m_axi_bi_ARADDR),
        .m_axi_bi_ARLEN(m_axi_bi_ARLEN),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[17],ARLEN_Dummy[2],ARADDR_Dummy}),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_ARREADY(bi_ARREADY),
        .bi_RVALID(bi_RVALID),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .dout(dout),
        .empty_n_reg(empty_n_reg),
        .in(in),
        .\mOutPtr_reg[3] (\mOutPtr_reg[3] ),
        .\mOutPtr_reg[3]_0 (\mOutPtr_reg[3]_0 ),
        .\mOutPtr_reg[3]_1 (\mOutPtr_reg[3]_1 ),
        .mem_reg(RVALID_Dummy),
        .mem_reg_0(mem_reg),
        .pop(pop),
        .push(push),
        .push_0(\buff_rdata/push ),
        .ready_for_outstanding(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_burst_converter
   (m_axi_bi_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    m_axi_bi_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARVALID_Dummy,
    ost_ctrl_ready,
    m_axi_bi_ARREADY,
    \dout_reg[0] ,
    D,
    E);
  output [29:0]m_axi_bi_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_bi_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARVALID_Dummy;
  input ost_ctrl_ready;
  input m_axi_bi_ARREADY;
  input \dout_reg[0] ;
  input [31:0]D;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]beat_len;
  wire \could_multi_bursts.addr_buf[13]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_6__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_7__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_8__0_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_9__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_2__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_3__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_4__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_5__0_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_6__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_2__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_0;
  wire last_sect_i_11__0_n_0;
  wire last_sect_i_12__0_n_0;
  wire last_sect_i_13__0_n_0;
  wire last_sect_i_2__0_n_0;
  wire last_sect_i_3__0_n_0;
  wire last_sect_i_4__0_n_0;
  wire last_sect_i_5__0_n_0;
  wire last_sect_i_6__0_n_0;
  wire last_sect_i_7__0_n_0;
  wire last_sect_i_8__0_n_0;
  wire last_sect_i_9__0_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [17:2]p_1_in;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_58;
  wire rs_req_n_6;
  wire rs_req_n_7;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_9;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10__0_n_0 ;
  wire \sect_total[1]_i_11__0_n_0 ;
  wire \sect_total[1]_i_12__0_n_0 ;
  wire \sect_total[1]_i_13__0_n_0 ;
  wire \sect_total[1]_i_3__0_n_0 ;
  wire \sect_total[1]_i_4__0_n_0 ;
  wire \sect_total[1]_i_6__0_n_0 ;
  wire \sect_total[1]_i_7__0_n_0 ;
  wire \sect_total[1]_i_8__0_n_0 ;
  wire \sect_total[1]_i_9__0_n_0 ;
  wire \sect_total_buf[0]_i_2__0_n_0 ;
  wire \sect_total_buf[0]_i_3__0_n_0 ;
  wire \sect_total_buf[0]_i_4__0_n_0 ;
  wire \sect_total_buf[0]_i_5__0_n_0 ;
  wire \sect_total_buf[12]_i_2__0_n_0 ;
  wire \sect_total_buf[12]_i_3__0_n_0 ;
  wire \sect_total_buf[12]_i_4__0_n_0 ;
  wire \sect_total_buf[12]_i_5__0_n_0 ;
  wire \sect_total_buf[16]_i_2__0_n_0 ;
  wire \sect_total_buf[16]_i_3__0_n_0 ;
  wire \sect_total_buf[16]_i_4__0_n_0 ;
  wire \sect_total_buf[16]_i_5__0_n_0 ;
  wire \sect_total_buf[4]_i_2__0_n_0 ;
  wire \sect_total_buf[4]_i_3__0_n_0 ;
  wire \sect_total_buf[4]_i_4__0_n_0 ;
  wire \sect_total_buf[4]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_2__0_n_0 ;
  wire \sect_total_buf[8]_i_3__0_n_0 ;
  wire \sect_total_buf[8]_i_4__0_n_0 ;
  wire \sect_total_buf[8]_i_5__0_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[17]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2__0 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3__0 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4__0 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5__0 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2__0 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3__0 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4__0 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5__0 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2__0 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3__0 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4__0 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5__0 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2__0 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3__0 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4__0 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5__0 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2__0 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3__0 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4__0 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5__0 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[31]_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_bi_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_3__0 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_4__0 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[31]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2__0 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3__0 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4__0 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5__0 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6__0 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_bi_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7__0 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_bi_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8__0 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_bi_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9__0 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_bi_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2__0 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3__0 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4__0 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5__0 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_bi_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6__0 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_bi_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6__0_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[13]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[17]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[21]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[25]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[29]_i_5__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_7 ),
        .Q(m_axi_bi_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 ),
        .Q(m_axi_bi_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[31]_i_2__0 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1__0_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[31]_i_2__0_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_6 ,\could_multi_bursts.addr_buf_reg[31]_i_2__0_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[31]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[31]_i_4__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_5__0_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_7__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_8__0_n_0 ,\could_multi_bursts.addr_buf[5]_i_9__0_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 ),
        .Q(m_axi_bi_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ),
        .Q(m_axi_bi_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ),
        .Q(m_axi_bi_ARADDR[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ),
        .Q(m_axi_bi_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1__0 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1__0_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_0 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_1 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_2 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2__0_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1__0_n_7 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_4__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_5__0_n_0 ,\could_multi_bursts.addr_buf[9]_i_6__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_bi_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \could_multi_bursts.last_loop_i_1__0 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_0_in[4]),
        .I4(p_15_in),
        .I5(\could_multi_bursts.last_loop_i_3__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .O(\could_multi_bursts.last_loop_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__0_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__0_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_bi_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_bi_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_bi_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_bi_ARLEN[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(end_from_4k[7]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[4]_i_3__0 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_bi_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(end_from_4k[9]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[9]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_bi_ARREADY),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_48}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_87,rs_req_n_88}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10__0
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13__0_n_0),
        .O(last_sect_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11__0
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[3]),
        .O(last_sect_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12__0
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(last_sect_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13__0
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    last_sect_i_2__0
       (.I0(last_sect_i_3__0_n_0),
        .I1(last_sect_i_4__0_n_0),
        .I2(last_sect_i_5__0_n_0),
        .I3(last_sect_i_6__0_n_0),
        .I4(p_15_in),
        .I5(last_sect_reg_n_0),
        .O(last_sect_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3__0
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_7__0_n_0),
        .O(last_sect_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    last_sect_i_4__0
       (.I0(last_sect_i_8__0_n_0),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[8]),
        .I4(sect_total[9]),
        .I5(sect_total_buf_reg[9]),
        .O(last_sect_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_5__0
       (.I0(last_sect_i_9__0_n_0),
        .I1(sect_total[17]),
        .I2(sect_total[16]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[17]),
        .I5(sect_total_buf_reg[16]),
        .O(last_sect_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_6__0
       (.I0(last_sect_i_10__0_n_0),
        .I1(sect_total[14]),
        .I2(sect_total[12]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[12]),
        .O(last_sect_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7__0
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_8__0
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_11__0_n_0),
        .O(last_sect_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9__0
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[18]),
        .I4(sect_total_buf_reg[18]),
        .I5(last_sect_i_12__0_n_0),
        .O(last_sect_i_9__0_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[6][0]_srl7_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(m_axi_bi_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_58),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice rs_req
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24}),
        .E(first_sect),
        .Q({p_1_in[17],p_1_in[2],rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .S({\sect_total[1]_i_10__0_n_0 ,\sect_total[1]_i_11__0_n_0 ,\sect_total[1]_i_12__0_n_0 ,\sect_total[1]_i_13__0_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[11]_0 ({rs_req_n_87,rs_req_n_88}),
        .\data_p1_reg[49]_0 (sect_total1),
        .\data_p1_reg[5]_0 ({rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82}),
        .\data_p1_reg[9]_0 ({rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86}),
        .\data_p2_reg[63]_0 (D),
        .\data_p2_reg[63]_1 (E),
        .last_sect_reg(last_sect_i_2__0_n_0),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_5__0_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6__0_n_0 ,\sect_total[1]_i_7__0_n_0 ,\sect_total[1]_i_8__0_n_0 ,\sect_total[1]_i_9__0_n_0 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3__0_n_0 ,\sect_total[1]_i_4__0_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_58));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(end_from_4k[1]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[1]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(end_from_4k[2]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFE30000EFE3)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(end_from_4k[3]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_53),
        .O(\sect_total[1]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_54),
        .O(\sect_total[1]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_55),
        .O(\sect_total[1]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13__0 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_56),
        .O(\sect_total[1]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_47),
        .O(\sect_total[1]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_48),
        .O(\sect_total[1]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_49),
        .O(\sect_total[1]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_50),
        .O(\sect_total[1]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_51),
        .O(\sect_total[1]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9__0 
       (.I0(p_1_in[17]),
        .I1(rs_req_n_52),
        .O(\sect_total[1]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__0 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__0 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__0 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__0 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__0 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__0 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__0 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__0 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__0_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_0 ,\sect_total_buf_reg[0]_i_1__0_n_1 ,\sect_total_buf_reg[0]_i_1__0_n_2 ,\sect_total_buf_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 }),
        .S({\sect_total_buf[0]_i_2__0_n_0 ,\sect_total_buf[0]_i_3__0_n_0 ,\sect_total_buf[0]_i_4__0_n_0 ,\sect_total_buf[0]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__0_n_0 ,\sect_total_buf_reg[12]_i_1__0_n_1 ,\sect_total_buf_reg[12]_i_1__0_n_2 ,\sect_total_buf_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__0_n_4 ,\sect_total_buf_reg[12]_i_1__0_n_5 ,\sect_total_buf_reg[12]_i_1__0_n_6 ,\sect_total_buf_reg[12]_i_1__0_n_7 }),
        .S({\sect_total_buf[12]_i_2__0_n_0 ,\sect_total_buf[12]_i_3__0_n_0 ,\sect_total_buf[12]_i_4__0_n_0 ,\sect_total_buf[12]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__0_n_1 ,\sect_total_buf_reg[16]_i_1__0_n_2 ,\sect_total_buf_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__0_n_4 ,\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 ,\sect_total_buf_reg[16]_i_1__0_n_7 }),
        .S({\sect_total_buf[16]_i_2__0_n_0 ,\sect_total_buf[16]_i_3__0_n_0 ,\sect_total_buf[16]_i_4__0_n_0 ,\sect_total_buf[16]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__0_n_0 ,\sect_total_buf_reg[4]_i_1__0_n_1 ,\sect_total_buf_reg[4]_i_1__0_n_2 ,\sect_total_buf_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__0_n_4 ,\sect_total_buf_reg[4]_i_1__0_n_5 ,\sect_total_buf_reg[4]_i_1__0_n_6 ,\sect_total_buf_reg[4]_i_1__0_n_7 }),
        .S({\sect_total_buf[4]_i_2__0_n_0 ,\sect_total_buf[4]_i_3__0_n_0 ,\sect_total_buf[4]_i_4__0_n_0 ,\sect_total_buf[4]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[4]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_0 ,\sect_total_buf_reg[8]_i_1__0_n_1 ,\sect_total_buf_reg[8]_i_1__0_n_2 ,\sect_total_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 }),
        .S({\sect_total_buf[8]_i_2__0_n_0 ,\sect_total_buf[8]_i_3__0_n_0 ,\sect_total_buf[8]_i_4__0_n_0 ,\sect_total_buf[8]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_35),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_34),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_33),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_32),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_31),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_30),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_29),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_28),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_27),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1__0 
       (.I0(rs_req_n_56),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1__0 
       (.I0(rs_req_n_55),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1__0 
       (.I0(rs_req_n_54),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1__0 
       (.I0(rs_req_n_53),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1__0 
       (.I0(rs_req_n_52),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1__0 
       (.I0(rs_req_n_51),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1__0 
       (.I0(rs_req_n_50),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1__0 
       (.I0(rs_req_n_49),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1__0 
       (.I0(rs_req_n_48),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1__0 
       (.I0(rs_req_n_47),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo
   (bi_ARREADY,
    E,
    S,
    Q,
    \dout_reg[32] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    tmp_valid_reg,
    ARREADY_Dummy,
    in);
  output bi_ARREADY;
  output [0:0]E;
  output [0:0]S;
  output [30:0]Q;
  output \dout_reg[32] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input [29:0]in;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [30:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_ARREADY;
  wire \dout_reg[32] ;
  wire dout_vld_i_1__3_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire [29:0]in;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_2__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[32]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[32]_3 (\raddr_reg_n_0_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAA0000)) 
    empty_n_i_1__0
       (.I0(p_0_in),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(bi_ARREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(bi_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5955AAAA)) 
    \mOutPtr[3]_i_1__3 
       (.I0(push),
        .I1(tmp_valid_reg),
        .I2(ARREADY_Dummy),
        .I3(rreq_valid),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__3 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1__0 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[31]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1
   (burst_valid,
    full_n_reg_0,
    empty_n_reg_0,
    din,
    push_0,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    pop,
    ap_rst_n,
    ost_ctrl_valid,
    push,
    Q,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input ap_rst_n;
  input ost_ctrl_valid;
  input push;
  input [0:0]Q;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire dout_vld_i_1__6_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_2__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__0_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .\dout_reg[0]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[2] ),
        .mem_reg(burst_valid),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__6_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_0),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[3]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__4 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[3]_i_3__2 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_2__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1__0 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[2]_i_2__0 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1_8
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__5_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__5_n_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_2__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_n_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__5_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_0),
        .I2(ost_ctrl_valid),
        .I3(ost_ctrl_ready),
        .I4(pop),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3__1
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[3]_i_1__6 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__5 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[3]_i_3__3 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_2__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized3
   (bi_RVALID,
    full_n_reg_0,
    E,
    empty_n_reg_0,
    dout,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    mem_reg,
    pop,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[3]_1 ,
    \mOutPtr_reg[3]_2 ,
    Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY,
    mem_reg_0,
    din);
  output bi_RVALID;
  output full_n_reg_0;
  output [0:0]E;
  output empty_n_reg_0;
  output [32:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]mem_reg;
  input pop;
  input \mOutPtr_reg[3]_0 ;
  input \mOutPtr_reg[3]_1 ;
  input \mOutPtr_reg[3]_2 ;
  input Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY;
  input mem_reg_0;
  input [33:0]din;

  wire [0:0]E;
  wire Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_RVALID;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1__4_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_2__0_n_0 ;
  wire \mOutPtr[5]_i_3__0_n_0 ;
  wire \mOutPtr[6]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_2__0_n_0 ;
  wire \mOutPtr[7]_i_3_n_0 ;
  wire \mOutPtr[7]_i_5__0_n_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire \mOutPtr_reg[3]_2 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire [0:0]mem_reg;
  wire mem_reg_0;
  wire pop;
  wire [6:0]raddr;
  wire [6:0]rnext;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[2]_i_2__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout(dout),
        .mem_reg_0(full_n_reg_0),
        .mem_reg_1(mem_reg),
        .mem_reg_2(mem_reg_0),
        .pop(pop),
        .raddr(raddr),
        .rnext(rnext));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_0),
        .I1(bi_RVALID),
        .I2(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(bi_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__4_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(mem_reg),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(full_n_i_3__2_n_0),
        .O(full_n_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr[5]_i_2__0_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[5]_i_3__0_n_0 ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[6]_i_1__0 
       (.I0(\mOutPtr[7]_i_3_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg),
        .I4(\mOutPtr[7]_i_5__0_n_0 ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(mem_reg),
        .I2(pop),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[7]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[7]_i_5__0_n_0 ),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[7]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222222A2A2A2A2A2)) 
    \mOutPtr[7]_i_4__0 
       (.I0(E),
        .I1(empty_n_reg_0),
        .I2(bi_RVALID),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(\mOutPtr_reg[3]_1 ),
        .I5(\mOutPtr_reg[3]_2 ),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_5__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[7]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[7]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[6]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[2]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__0 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr[2]_i_2__0_n_0 ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\waddr[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_2__0 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr[6]_i_2__0_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[5]_i_1__0 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[6]_i_1__0 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr[6]_i_2__0_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[6]_i_2__0 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[2] ),
        .O(\waddr[6]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_load
   (bi_ARREADY,
    bi_RVALID,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    push_0,
    empty_n_reg,
    E,
    D,
    dout,
    ap_rst_n_inv,
    ap_clk,
    ready_for_outstanding,
    ap_rst_n,
    push,
    mem_reg,
    pop,
    ARREADY_Dummy,
    \mOutPtr_reg[3] ,
    \mOutPtr_reg[3]_0 ,
    \mOutPtr_reg[3]_1 ,
    Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY,
    in,
    mem_reg_0,
    din);
  output bi_ARREADY;
  output bi_RVALID;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output push_0;
  output empty_n_reg;
  output [0:0]E;
  output [31:0]D;
  output [32:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input ready_for_outstanding;
  input ap_rst_n;
  input push;
  input [0:0]mem_reg;
  input pop;
  input ARREADY_Dummy;
  input \mOutPtr_reg[3] ;
  input \mOutPtr_reg[3]_0 ;
  input \mOutPtr_reg[3]_1 ;
  input Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY;
  input [29:0]in;
  input mem_reg_0;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire [33:0]din;
  wire [32:0]dout;
  wire empty_n_reg;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire [29:0]in;
  wire \mOutPtr_reg[3] ;
  wire \mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg[3]_1 ;
  wire [0:0]mem_reg;
  wire mem_reg_0;
  wire next_rreq;
  wire pop;
  wire push;
  wire push_0;
  wire ready_for_outstanding;
  wire [0:0]rreq_len;
  wire [17:2]tmp_len0;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized3 buff_rdata
       (.E(push_0),
        .Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY(Loop_VITIS_LOOP_133_1_proc_U0_m_axi_bi_RREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_RVALID(bi_RVALID),
        .din(din),
        .dout(dout),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(RREADY_Dummy),
        .\mOutPtr_reg[3]_0 (\mOutPtr_reg[3] ),
        .\mOutPtr_reg[3]_1 (\mOutPtr_reg[3]_0 ),
        .\mOutPtr_reg[3]_2 (\mOutPtr_reg[3]_1 ),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .pop(pop));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1__0 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(next_rreq),
        .Q({rreq_len,fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33}),
        .S(fifo_rreq_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bi_ARREADY(bi_ARREADY),
        .\dout_reg[32] (fifo_rreq_n_34),
        .in(in),
        .push(push),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_6),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_5),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_4),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[17],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_rreq_n_2,1'b1}));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_34),
        .Q(ARVALID_Dummy),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_mem__parameterized0
   (rnext,
    WEBWE,
    dout,
    raddr,
    pop,
    mem_reg_0,
    mem_reg_1,
    ap_clk,
    mem_reg_2,
    ap_rst_n_inv,
    Q,
    din);
  output [6:0]rnext;
  output [0:0]WEBWE;
  output [32:0]dout;
  input [6:0]raddr;
  input pop;
  input mem_reg_0;
  input [0:0]mem_reg_1;
  input ap_clk;
  input mem_reg_2;
  input ap_rst_n_inv;
  input [6:0]Q;
  input [33:0]din;

  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:4]data0;
  wire [33:0]din;
  wire [32:0]dout;
  wire mem_reg_0;
  wire [0:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_n_33;
  wire pop;
  wire [6:0]raddr;
  wire [6:0]raddr_reg;
  wire \raddr_reg[3]_i_2__0_n_0 ;
  wire \raddr_reg[3]_i_3_n_0 ;
  wire \raddr_reg[6]_i_2__0_n_0 ;
  wire \raddr_reg[6]_i_3__0_n_0 ;
  wire [6:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4318" *) 
  (* RTL_RAM_NAME = "inst/bi_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({dout[32],mem_reg_n_33}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_2),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3__0
       (.I0(mem_reg_0),
        .I1(mem_reg_1),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'h0000FFFFFF7F0000)) 
    \raddr_reg[0]_i_1__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .I3(\raddr_reg[6]_i_2__0_n_0 ),
        .I4(pop),
        .I5(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h0EFFE000)) 
    \raddr_reg[1]_i_1__0 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\raddr_reg[6]_i_2__0_n_0 ),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[2]_i_1__0 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\raddr_reg[6]_i_2__0_n_0 ),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h0EEEFFFFE0000000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(\raddr_reg[3]_i_2__0_n_0 ),
        .I1(\raddr_reg[6]_i_2__0_n_0 ),
        .I2(raddr[2]),
        .I3(\raddr_reg[3]_i_3_n_0 ),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr_reg[3]_i_2__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[6]),
        .O(\raddr_reg[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr_reg[3]_i_3 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(\raddr_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[4]_i_1__0 
       (.I0(raddr[5]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2__0_n_0 ),
        .I3(data0[4]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \raddr_reg[4]_i_2__0 
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(data0[4]));
  LUT6 #(
    .INIT(64'hF700FFFFFF000000)) 
    \raddr_reg[5]_i_1__0 
       (.I0(raddr[4]),
        .I1(raddr[6]),
        .I2(\raddr_reg[6]_i_2__0_n_0 ),
        .I3(data0[5]),
        .I4(pop),
        .I5(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \raddr_reg[5]_i_2__0 
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(data0[5]));
  LUT6 #(
    .INIT(64'h55F7FFFFAA000000)) 
    \raddr_reg[6]_i_1__0 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(\raddr_reg[6]_i_2__0_n_0 ),
        .I3(\raddr_reg[6]_i_3__0_n_0 ),
        .I4(pop),
        .I5(raddr[6]),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'hBFBFFFBFFFBFFFBF)) 
    \raddr_reg[6]_i_2__0 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(raddr[5]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(\raddr_reg[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_3__0 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(\raddr_reg[6]_i_3__0_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_read
   (m_axi_bi_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \state_reg[0] ,
    din,
    m_axi_bi_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    push,
    RREADY_Dummy,
    ARVALID_Dummy,
    m_axi_bi_ARREADY,
    RBURST_READY_Dummy,
    m_axi_bi_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output [29:0]m_axi_bi_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [3:0]m_axi_bi_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input push;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input m_axi_bi_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_bi_RVALID;
  input [31:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire [29:0]m_axi_bi_ARADDR;
  wire [3:0]m_axi_bi_ARLEN;
  wire m_axi_bi_ARREADY;
  wire m_axi_bi_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .din(din),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_2),
        .full_n_reg_0(fifo_burst_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_fifo__parameterized1_8 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_burst_converter rreq_burst_conv
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_1),
        .m_axi_bi_ARADDR(m_axi_bi_ARADDR),
        .m_axi_bi_ARLEN(m_axi_bi_ARLEN),
        .m_axi_bi_ARREADY(m_axi_bi_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(ARREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (Q),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_2),
        .m_axi_bi_RVALID(m_axi_bi_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    next_req,
    E,
    p_15_in,
    D,
    Q,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    last_sect_reg,
    ARVALID_Dummy,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    m_axi_bi_ARREADY,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_5__0_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output next_req;
  output [0:0]E;
  output p_15_in;
  output [19:0]D;
  output [31:0]Q;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[49]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg;
  input ARVALID_Dummy;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input m_axi_bi_ARREADY;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_5__0_0 ;
  input [31:0]\data_p2_reg[63]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire ARVALID_Dummy;
  wire [19:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[49]_i_2__0_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[49]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [63:2]data_p2;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire last_sect_reg;
  wire load_p1;
  wire m_axi_bi_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__3_n_0;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total[19]_i_4__0_n_0 ;
  wire [19:0]\sect_total[19]_i_5__0_0 ;
  wire \sect_total[19]_i_5__0_n_0 ;
  wire \sect_total[19]_i_6__0_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1__0_n_0 ;
  wire \sect_total_reg[13]_i_1__0_n_1 ;
  wire \sect_total_reg[13]_i_1__0_n_2 ;
  wire \sect_total_reg[13]_i_1__0_n_3 ;
  wire \sect_total_reg[17]_i_1__0_n_0 ;
  wire \sect_total_reg[17]_i_1__0_n_1 ;
  wire \sect_total_reg[17]_i_1__0_n_2 ;
  wire \sect_total_reg[17]_i_1__0_n_3 ;
  wire \sect_total_reg[19]_i_2__0_n_3 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1__0_n_0 ;
  wire \sect_total_reg[1]_i_1__0_n_1 ;
  wire \sect_total_reg[1]_i_1__0_n_2 ;
  wire \sect_total_reg[1]_i_1__0_n_3 ;
  wire \sect_total_reg[1]_i_2__0_n_0 ;
  wire \sect_total_reg[1]_i_2__0_n_1 ;
  wire \sect_total_reg[1]_i_2__0_n_2 ;
  wire \sect_total_reg[1]_i_2__0_n_3 ;
  wire \sect_total_reg[1]_i_5__0_n_0 ;
  wire \sect_total_reg[1]_i_5__0_n_1 ;
  wire \sect_total_reg[1]_i_5__0_n_2 ;
  wire \sect_total_reg[1]_i_5__0_n_3 ;
  wire \sect_total_reg[5]_i_1__0_n_0 ;
  wire \sect_total_reg[5]_i_1__0_n_1 ;
  wire \sect_total_reg[5]_i_1__0_n_2 ;
  wire \sect_total_reg[5]_i_1__0_n_3 ;
  wire \sect_total_reg[9]_i_1__0_n_0 ;
  wire \sect_total_reg[9]_i_1__0_n_1 ;
  wire \sect_total_reg[9]_i_1__0_n_2 ;
  wire \sect_total_reg[9]_i_1__0_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [3:1]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(ARVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(ARVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[49]_i_1__0 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_2__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[49]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__0
       (.I0(Q[9]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__0
       (.I0(Q[8]),
        .I1(Q[31]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__0
       (.I0(Q[3]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__0
       (.I0(Q[2]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__0
       (.I0(Q[1]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__0
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h08)) 
    last_sect_i_1__0
       (.I0(ap_rst_n),
        .I1(last_sect_reg),
        .I2(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    req_handling_i_1__0
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(single_sect__18),
        .I3(req_handling_reg),
        .I4(p_15_in),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__3
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(m_axi_bi_ARREADY),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[19]_i_1__0 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1__0 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_total[19]_i_3__0 
       (.I0(\sect_total[19]_i_5__0_0 [1]),
        .I1(\sect_total[19]_i_5__0_0 [0]),
        .I2(\sect_total[19]_i_5__0_0 [3]),
        .I3(\sect_total[19]_i_5__0_0 [2]),
        .I4(\sect_total[19]_i_4__0_n_0 ),
        .I5(\sect_total[19]_i_5__0_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_4__0 
       (.I0(\sect_total[19]_i_5__0_0 [4]),
        .I1(\sect_total[19]_i_5__0_0 [5]),
        .I2(\sect_total[19]_i_5__0_0 [6]),
        .I3(\sect_total[19]_i_5__0_0 [7]),
        .I4(\sect_total[19]_i_5__0_0 [9]),
        .I5(\sect_total[19]_i_5__0_0 [8]),
        .O(\sect_total[19]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_total[19]_i_5__0 
       (.I0(\sect_total[19]_i_6__0_n_0 ),
        .I1(\sect_total[19]_i_5__0_0 [12]),
        .I2(\sect_total[19]_i_5__0_0 [13]),
        .I3(\sect_total[19]_i_5__0_0 [10]),
        .I4(\sect_total[19]_i_5__0_0 [11]),
        .O(\sect_total[19]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_6__0 
       (.I0(\sect_total[19]_i_5__0_0 [14]),
        .I1(\sect_total[19]_i_5__0_0 [15]),
        .I2(\sect_total[19]_i_5__0_0 [16]),
        .I3(\sect_total[19]_i_5__0_0 [17]),
        .I4(\sect_total[19]_i_5__0_0 [19]),
        .I5(\sect_total[19]_i_5__0_0 [18]),
        .O(\sect_total[19]_i_6__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1__0 
       (.CI(\sect_total_reg[9]_i_1__0_n_0 ),
        .CO({\sect_total_reg[13]_i_1__0_n_0 ,\sect_total_reg[13]_i_1__0_n_1 ,\sect_total_reg[13]_i_1__0_n_2 ,\sect_total_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [13:10]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1__0 
       (.CI(\sect_total_reg[13]_i_1__0_n_0 ),
        .CO({\sect_total_reg[17]_i_1__0_n_0 ,\sect_total_reg[17]_i_1__0_n_1 ,\sect_total_reg[17]_i_1__0_n_2 ,\sect_total_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [17:14]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[17]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED [3:2],\data_p1_reg[49]_0 [19:18]}),
        .S({1'b0,1'b0,Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1__0 
       (.CI(\sect_total_reg[1]_i_2__0_n_0 ),
        .CO({\sect_total_reg[1]_i_1__0_n_0 ,\sect_total_reg[1]_i_1__0_n_1 ,\sect_total_reg[1]_i_1__0_n_2 ,\sect_total_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[31],Q[31]}),
        .O({\data_p1_reg[49]_0 [1:0],\NLW_sect_total_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({Q[31],Q[31],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2__0 
       (.CI(\sect_total_reg[1]_i_5__0_n_0 ),
        .CO({\sect_total_reg[1]_i_2__0_n_0 ,\sect_total_reg[1]_i_2__0_n_1 ,\sect_total_reg[1]_i_2__0_n_2 ,\sect_total_reg[1]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31],Q[31]}),
        .O(\NLW_sect_total_reg[1]_i_2__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5__0 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5__0_n_0 ,\sect_total_reg[1]_i_5__0_n_1 ,\sect_total_reg[1]_i_5__0_n_2 ,\sect_total_reg[1]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[31],Q[31],Q[31:30]}),
        .O(\NLW_sect_total_reg[1]_i_5__0_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1__0 
       (.CI(\sect_total_reg[1]_i_1__0_n_0 ),
        .CO({\sect_total_reg[5]_i_1__0_n_0 ,\sect_total_reg[5]_i_1__0_n_1 ,\sect_total_reg[5]_i_1__0_n_2 ,\sect_total_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [5:2]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1__0 
       (.CI(\sect_total_reg[5]_i_1__0_n_0 ),
        .CO({\sect_total_reg[9]_i_1__0_n_0 ,\sect_total_reg[9]_i_1__0_n_1 ,\sect_total_reg[9]_i_1__0_n_2 ,\sect_total_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[49]_0 [9:6]),
        .S({Q[31],Q[31],Q[31],Q[31]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(ARVALID_Dummy),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized1
   (m_axi_bi_BREADY,
    m_axi_bi_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_bi_BREADY;
  input m_axi_bi_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__7_n_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1__2_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__7 
       (.I0(m_axi_bi_BREADY),
        .I1(m_axi_bi_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__7_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__7_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i___0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_bi_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1__2
       (.I0(m_axi_bi_BVALID),
        .I1(m_axi_bi_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(m_axi_bi_BREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_bi_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_bi_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_2__0_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_bi_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_bi_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_bi_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__0 
       (.I0(m_axi_bi_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1__0 
       (.I0(m_axi_bi_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__4
       (.I0(m_axi_bi_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_bi_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_bi_RVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl
   (pop,
    S,
    Q,
    \dout_reg[32]_0 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    push,
    in,
    \dout_reg[32]_1 ,
    \dout_reg[32]_2 ,
    \dout_reg[32]_3 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output [0:0]S;
  output [30:0]Q;
  output \dout_reg[32]_0 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input push;
  input [29:0]in;
  input \dout_reg[32]_1 ;
  input \dout_reg[32]_2 ;
  input \dout_reg[32]_3 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [30:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[32]_0 ;
  wire \dout_reg[32]_1 ;
  wire \dout_reg[32]_2 ;
  wire \dout_reg[32]_3 ;
  wire [29:0]in;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[32]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[32]_1 ),
        .A1(\dout_reg[32]_2 ),
        .A2(\dout_reg[32]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(Q[30]),
        .O(S));
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1__0
       (.I0(Q[30]),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .O(\dout_reg[32]_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_bi_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_srl__parameterized0
   (din,
    push_0,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    ap_rst_n_inv,
    pop,
    mem_reg,
    Q);
  output [0:0]din;
  input push_0;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input mem_reg;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire last_burst;
  wire mem_reg;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire ost_ctrl_info;
  wire pop;
  wire push_0;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\bi_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\bi_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__0
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(Q),
        .O(din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_write
   (m_axi_bi_BREADY,
    m_axi_bi_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_bi_BREADY;
  input m_axi_bi_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_bi_BREADY;
  wire m_axi_bi_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_bi_m_axi_reg_slice__parameterized1 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_bi_BREADY(m_axi_bi_BREADY),
        .m_axi_bi_BVALID(m_axi_bi_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi
   (ap_rst_n_inv,
    ca_AWREADY,
    ca_WREADY,
    ca_BVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    pop,
    m_axi_ca_WVALID,
    Q,
    m_axi_ca_AWVALID,
    empty_n_reg,
    \data_p1_reg[35] ,
    ap_clk,
    dout_vld_reg,
    ap_rst_n,
    push,
    WEBWE,
    pop_0,
    mOutPtr18_out,
    m_axi_ca_WREADY,
    m_axi_ca_BVALID,
    m_axi_ca_RVALID,
    m_axi_ca_AWREADY,
    in,
    E,
    din);
  output ap_rst_n_inv;
  output ca_AWREADY;
  output ca_WREADY;
  output ca_BVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output pop;
  output m_axi_ca_WVALID;
  output [36:0]Q;
  output m_axi_ca_AWVALID;
  output empty_n_reg;
  output [33:0]\data_p1_reg[35] ;
  input ap_clk;
  input dout_vld_reg;
  input ap_rst_n;
  input push;
  input [0:0]WEBWE;
  input pop_0;
  input mOutPtr18_out;
  input m_axi_ca_WREADY;
  input m_axi_ca_BVALID;
  input m_axi_ca_RVALID;
  input m_axi_ca_AWREADY;
  input [45:0]in;
  input [0:0]E;
  input [31:0]din;

  wire [31:2]AWADDR_Dummy;
  wire [18:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [36:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [31:0]WDATA_Dummy;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bus_write_n_45;
  wire bus_write_n_46;
  wire bus_write_n_47;
  wire bus_write_n_48;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire [33:0]\data_p1_reg[35] ;
  wire [31:0]din;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire [45:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_RVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire need_wrsp;
  wire p_4_in;
  wire pop;
  wire pop_0;
  wire push;
  wire resp_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_9;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire \wreq_burst_conv/rs_req/load_p2 ;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_read bus_read
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,AWADDR_Dummy}),
        .E(\wreq_burst_conv/rs_req/load_p2 ),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bus_write_n_46),
        .\data_p1_reg[35] (\data_p1_reg[35] ),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[36] (Q),
        .dout_vld_reg(pop),
        .dout_vld_reg_0(bus_write_n_47),
        .dout_vld_reg_1(store_unit_n_9),
        .empty_n_reg(bus_write_n_45),
        .empty_n_reg_0(bus_write_n_48),
        .last_resp(last_resp),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,AWADDR_Dummy}),
        .E(\wreq_burst_conv/rs_req/load_p2 ),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ca_AWREADY(ca_AWREADY),
        .ca_BVALID(ca_BVALID),
        .ca_WREADY(ca_WREADY),
        .din(din),
        .dout({strb_buf,WDATA_Dummy}),
        .dout_vld_reg(bus_write_n_45),
        .dout_vld_reg_0(dout_vld_reg),
        .empty_n_reg(store_unit_n_9),
        .empty_n_reg_0(empty_n_reg),
        .in(in),
        .last_resp(last_resp),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[4] (E),
        .mem_reg(bus_write_n_48),
        .mem_reg_0(bus_write_n_47),
        .mem_reg_1(bus_write_n_46),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .pop_0(pop_0),
        .push(push),
        .\raddr_reg_reg[0] (pop),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_burst_converter
   (SR,
    in,
    ost_ctrl_valid,
    s_ready_t_reg,
    AWVALID_Dummy_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    p_12_in,
    push,
    push_0,
    ost_ctrl_info,
    \sect_len_buf_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    ost_ctrl_ready,
    AWREADY_Dummy_1,
    \mOutPtr_reg[3] ,
    pop,
    AWVALID_Dummy,
    D,
    E);
  output [0:0]SR;
  output [33:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output AWVALID_Dummy_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output p_12_in;
  output push;
  output push_0;
  output ost_ctrl_info;
  output [3:0]\sect_len_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_ready;
  input AWREADY_Dummy_1;
  input \mOutPtr_reg[3] ;
  input pop;
  input AWVALID_Dummy;
  input [46:0]D;
  input [0:0]E;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [46:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_len;
  wire \could_multi_bursts.addr_buf[10]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1__1_n_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__1_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire [33:0]in;
  wire last_sect_buf;
  wire last_sect_i_10__1_n_0;
  wire last_sect_i_11__1_n_0;
  wire last_sect_i_12__1_n_0;
  wire last_sect_i_13__1_n_0;
  wire last_sect_i_2__1_n_0;
  wire last_sect_i_3__1_n_0;
  wire last_sect_i_4__1_n_0;
  wire last_sect_i_5__1_n_0;
  wire last_sect_i_6__1_n_0;
  wire last_sect_i_7__1_n_0;
  wire last_sect_i_8__1_n_0;
  wire last_sect_i_9__1_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire \mOutPtr_reg[3] ;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_12_in;
  wire p_15_in;
  wire [11:2]p_1_in;
  wire pop;
  wire push;
  wire push_0;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_11;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_67;
  wire rs_req_n_7;
  wire rs_req_n_8;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire [31:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__1_n_0 ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1__1_n_0 ;
  wire \sect_len_buf[1]_i_1__1_n_0 ;
  wire \sect_len_buf[2]_i_1__1_n_0 ;
  wire \sect_len_buf[3]_i_2_n_0 ;
  wire [3:0]\sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[1]_i_10_n_0 ;
  wire \sect_total[1]_i_11_n_0 ;
  wire \sect_total[1]_i_12_n_0 ;
  wire \sect_total[1]_i_13_n_0 ;
  wire \sect_total[1]_i_3_n_0 ;
  wire \sect_total[1]_i_4_n_0 ;
  wire \sect_total[1]_i_6_n_0 ;
  wire \sect_total[1]_i_7_n_0 ;
  wire \sect_total[1]_i_8_n_0 ;
  wire \sect_total[1]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2__1_n_0 ;
  wire \sect_total_buf[0]_i_3__1_n_0 ;
  wire \sect_total_buf[0]_i_4__1_n_0 ;
  wire \sect_total_buf[0]_i_5__1_n_0 ;
  wire \sect_total_buf[12]_i_2__1_n_0 ;
  wire \sect_total_buf[12]_i_3__1_n_0 ;
  wire \sect_total_buf[12]_i_4__1_n_0 ;
  wire \sect_total_buf[12]_i_5__1_n_0 ;
  wire \sect_total_buf[16]_i_2__1_n_0 ;
  wire \sect_total_buf[16]_i_3__1_n_0 ;
  wire \sect_total_buf[16]_i_4__1_n_0 ;
  wire \sect_total_buf[16]_i_5__1_n_0 ;
  wire \sect_total_buf[4]_i_2__1_n_0 ;
  wire \sect_total_buf[4]_i_3__1_n_0 ;
  wire \sect_total_buf[4]_i_4__1_n_0 ;
  wire \sect_total_buf[4]_i_5__1_n_0 ;
  wire \sect_total_buf[8]_i_2__1_n_0 ;
  wire \sect_total_buf[8]_i_3__1_n_0 ;
  wire \sect_total_buf[8]_i_4__1_n_0 ;
  wire \sect_total_buf[8]_i_5__1_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_end_from_4k1_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[11]),
        .Q(beat_len[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.addr_buf[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.addr_buf[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.addr_buf[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.addr_buf[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.addr_buf[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.addr_buf[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.addr_buf[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.addr_buf[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.addr_buf[18]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.addr_buf[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.addr_buf[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.addr_buf[18]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.addr_buf[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.addr_buf[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.addr_buf[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.addr_buf[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.addr_buf[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.addr_buf[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.addr_buf[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.addr_buf[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_2 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.addr_buf[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_3 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.addr_buf[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[6]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.addr_buf[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.addr_buf[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[6]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ),
        .Q(in[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[10]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[10]_i_2_n_0 ,\could_multi_bursts.addr_buf[10]_i_3_n_0 ,\could_multi_bursts.addr_buf[10]_i_4_n_0 ,\could_multi_bursts.addr_buf[10]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ),
        .Q(in[11]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ),
        .Q(in[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[14]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[14]_i_2_n_0 ,\could_multi_bursts.addr_buf[14]_i_3_n_0 ,\could_multi_bursts.addr_buf[14]_i_4_n_0 ,\could_multi_bursts.addr_buf[14]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ),
        .Q(in[15]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ),
        .Q(in[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[18]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[18]_i_2_n_0 ,\could_multi_bursts.addr_buf[18]_i_3_n_0 ,\could_multi_bursts.addr_buf[18]_i_4_n_0 ,\could_multi_bursts.addr_buf[18]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ),
        .Q(in[19]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ),
        .Q(in[20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[22]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[22]_i_2_n_0 ,\could_multi_bursts.addr_buf[22]_i_3_n_0 ,\could_multi_bursts.addr_buf[22]_i_4_n_0 ,\could_multi_bursts.addr_buf[22]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ),
        .Q(in[23]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ),
        .Q(in[24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[26]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[26]_i_2_n_0 ,\could_multi_bursts.addr_buf[26]_i_3_n_0 ,\could_multi_bursts.addr_buf[26]_i_4_n_0 ,\could_multi_bursts.addr_buf[26]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ),
        .Q(in[27]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[2]_i_2_n_0 ,\could_multi_bursts.addr_buf[2]_i_3_n_0 ,\could_multi_bursts.addr_buf[2]_i_4_n_0 ,\could_multi_bursts.addr_buf[2]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[2]_i_6_n_0 ,\could_multi_bursts.addr_buf[2]_i_7_n_0 ,\could_multi_bursts.addr_buf[2]_i_8_n_0 ,\could_multi_bursts.addr_buf[2]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ),
        .Q(in[28]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[30]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[30]_i_1_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[30]_i_2_n_0 ,\could_multi_bursts.addr_buf[30]_i_3_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ),
        .Q(in[3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ),
        .Q(in[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[6]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[6]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[6]_i_3_n_0 ,\could_multi_bursts.addr_buf[6]_i_4_n_0 ,\could_multi_bursts.addr_buf[6]_i_5_n_0 ,\could_multi_bursts.addr_buf[6]_i_6_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ),
        .Q(in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_step[6]_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy_0),
        .I3(AWREADY_Dummy_1),
        .O(ost_ctrl_valid));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_2 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(SR));
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1__1 
       (.I0(AWVALID_Dummy_0),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(AWREADY_Dummy_1),
        .O(\could_multi_bursts.burst_valid_i_1__1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__1_n_0 ),
        .Q(AWVALID_Dummy_0),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT5 #(
    .INIT(32'h10FF1000)) 
    \could_multi_bursts.last_loop_i_1__1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[2]),
        .I2(\could_multi_bursts.last_loop_i_2__1_n_0 ),
        .I3(p_15_in),
        .I4(\could_multi_bursts.last_loop_i_3__1_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.last_loop_i_2__1 
       (.I0(p_0_in[5]),
        .I1(p_0_in[3]),
        .I2(p_0_in[4]),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.last_loop_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3__1_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [0]),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [1]),
        .Q(in[31]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [2]),
        .Q(in[32]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [3]),
        .Q(in[33]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2__1 
       (.I0(beat_len[4]),
        .I1(single_sect__18),
        .I2(end_from_4k[4]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2__1 
       (.I0(beat_len[5]),
        .I1(single_sect__18),
        .I2(end_from_4k[5]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2__1 
       (.I0(beat_len[6]),
        .I1(single_sect__18),
        .I2(end_from_4k[6]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2__1 
       (.I0(beat_len[7]),
        .I1(single_sect__18),
        .I2(end_from_4k[7]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[4]_i_3__1 
       (.I0(beat_len[8]),
        .I1(single_sect__18),
        .I2(end_from_4k[8]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[8]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(req_handling_reg_n_0),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[5]_i_4__1 
       (.I0(beat_len[9]),
        .I1(single_sect__18),
        .I2(end_from_4k[9]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy_0),
        .I3(AWREADY_Dummy_1),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65}),
        .O(end_from_4k1[5:2]),
        .S({rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_58,rs_req_n_59,rs_req_n_60,rs_req_n_61}),
        .O(end_from_4k1[9:6]),
        .S({rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3:1],end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rs_req_n_57}),
        .O({NLW_end_from_4k1_carry__1_O_UNCONNECTED[3:2],end_from_4k1[11:10]}),
        .S({1'b0,1'b0,rs_req_n_96,rs_req_n_97}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10__1
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13__1_n_0),
        .O(last_sect_i_10__1_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11__1
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[3]),
        .O(last_sect_i_11__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12__1
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(last_sect_i_12__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13__1
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13__1_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    last_sect_i_2__1
       (.I0(last_sect_i_3__1_n_0),
        .I1(last_sect_i_4__1_n_0),
        .I2(last_sect_i_5__1_n_0),
        .I3(last_sect_i_6__1_n_0),
        .I4(p_15_in),
        .I5(last_sect_reg_n_0),
        .O(last_sect_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3__1
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_7__1_n_0),
        .O(last_sect_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    last_sect_i_4__1
       (.I0(last_sect_i_8__1_n_0),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[8]),
        .I4(sect_total[9]),
        .I5(sect_total_buf_reg[9]),
        .O(last_sect_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_5__1
       (.I0(last_sect_i_9__1_n_0),
        .I1(sect_total[17]),
        .I2(sect_total[16]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[17]),
        .I5(sect_total_buf_reg[16]),
        .O(last_sect_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_6__1
       (.I0(last_sect_i_10__1_n_0),
        .I1(sect_total[14]),
        .I2(sect_total[12]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[12]),
        .O(last_sect_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7__1
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_8__1
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_11__1_n_0),
        .O(last_sect_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9__1
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[18]),
        .I4(sect_total_buf_reg[18]),
        .I5(last_sect_i_12__1_n_0),
        .O(last_sect_i_9__1_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_2),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000088080000)) 
    \mOutPtr[3]_i_3__5 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy_0),
        .I3(AWREADY_Dummy_1),
        .I4(\mOutPtr_reg[3] ),
        .I5(pop),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[6][0]_srl7_i_1__2 
       (.I0(\mOutPtr_reg[3] ),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[6][0]_srl7_i_1__3 
       (.I0(AWREADY_Dummy_1),
        .I1(AWVALID_Dummy_0),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][0]_srl7_i_2__2 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][0]_srl7_i_2__3 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][1]_srl7_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][2]_srl7_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[6][3]_srl7_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [3]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_67),
        .Q(req_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice rs_req
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25}),
        .E(first_sect),
        .Q({p_1_in,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57,rs_req_n_58,rs_req_n_59,rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65}),
        .S({\sect_total[1]_i_10_n_0 ,\sect_total[1]_i_11_n_0 ,\sect_total[1]_i_12_n_0 ,\sect_total[1]_i_13_n_0 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_2),
        .\data_p1_reg[11]_0 ({rs_req_n_96,rs_req_n_97}),
        .\data_p1_reg[50]_0 (sect_total1),
        .\data_p1_reg[5]_0 ({rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91}),
        .\data_p1_reg[9]_0 ({rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95}),
        .\data_p2_reg[63]_0 (D),
        .\data_p2_reg[63]_1 (E),
        .last_sect_reg(last_sect_i_2__1_n_0),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_5__1_0 (sect_total),
        .\sect_total_buf_reg[0] (AWVALID_Dummy_0),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_0 ),
        .\sect_total_reg[1] ({\sect_total[1]_i_6_n_0 ,\sect_total[1]_i_7_n_0 ,\sect_total[1]_i_8_n_0 ,\sect_total[1]_i_9_n_0 }),
        .\sect_total_reg[1]_0 ({\sect_total[1]_i_3_n_0 ,\sect_total[1]_i_4_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_67));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(end_from_4k[1]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(beat_len[2]),
        .I1(single_sect__18),
        .I2(end_from_4k[2]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[3]_i_2 
       (.I0(beat_len[3]),
        .I1(single_sect__18),
        .I2(end_from_4k[3]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_10 
       (.I0(p_1_in[5]),
        .I1(rs_req_n_62),
        .O(\sect_total[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_11 
       (.I0(p_1_in[4]),
        .I1(rs_req_n_63),
        .O(\sect_total[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_12 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_64),
        .O(\sect_total[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_13 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_65),
        .O(\sect_total[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_3 
       (.I0(p_1_in[11]),
        .I1(rs_req_n_56),
        .O(\sect_total[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_4 
       (.I0(p_1_in[10]),
        .I1(rs_req_n_57),
        .O(\sect_total[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_6 
       (.I0(p_1_in[9]),
        .I1(rs_req_n_58),
        .O(\sect_total[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_7 
       (.I0(p_1_in[8]),
        .I1(rs_req_n_59),
        .O(\sect_total[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_8 
       (.I0(p_1_in[7]),
        .I1(rs_req_n_60),
        .O(\sect_total[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[1]_i_9 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_61),
        .O(\sect_total[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__1 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__1 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__1 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__1 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__1 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__1 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__1 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__1 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__1 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__1 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__1 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__1 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__1 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__1 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__1 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__1 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__1 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__1 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__1 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__1 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__1_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__1_n_0 ,\sect_total_buf_reg[0]_i_1__1_n_1 ,\sect_total_buf_reg[0]_i_1__1_n_2 ,\sect_total_buf_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__1_n_4 ,\sect_total_buf_reg[0]_i_1__1_n_5 ,\sect_total_buf_reg[0]_i_1__1_n_6 ,\sect_total_buf_reg[0]_i_1__1_n_7 }),
        .S({\sect_total_buf[0]_i_2__1_n_0 ,\sect_total_buf[0]_i_3__1_n_0 ,\sect_total_buf[0]_i_4__1_n_0 ,\sect_total_buf[0]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__1 
       (.CI(\sect_total_buf_reg[8]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__1_n_0 ,\sect_total_buf_reg[12]_i_1__1_n_1 ,\sect_total_buf_reg[12]_i_1__1_n_2 ,\sect_total_buf_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__1_n_4 ,\sect_total_buf_reg[12]_i_1__1_n_5 ,\sect_total_buf_reg[12]_i_1__1_n_6 ,\sect_total_buf_reg[12]_i_1__1_n_7 }),
        .S({\sect_total_buf[12]_i_2__1_n_0 ,\sect_total_buf[12]_i_3__1_n_0 ,\sect_total_buf[12]_i_4__1_n_0 ,\sect_total_buf[12]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__1 
       (.CI(\sect_total_buf_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__1_n_1 ,\sect_total_buf_reg[16]_i_1__1_n_2 ,\sect_total_buf_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__1_n_4 ,\sect_total_buf_reg[16]_i_1__1_n_5 ,\sect_total_buf_reg[16]_i_1__1_n_6 ,\sect_total_buf_reg[16]_i_1__1_n_7 }),
        .S({\sect_total_buf[16]_i_2__1_n_0 ,\sect_total_buf[16]_i_3__1_n_0 ,\sect_total_buf[16]_i_4__1_n_0 ,\sect_total_buf[16]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__1 
       (.CI(\sect_total_buf_reg[0]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__1_n_0 ,\sect_total_buf_reg[4]_i_1__1_n_1 ,\sect_total_buf_reg[4]_i_1__1_n_2 ,\sect_total_buf_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__1_n_4 ,\sect_total_buf_reg[4]_i_1__1_n_5 ,\sect_total_buf_reg[4]_i_1__1_n_6 ,\sect_total_buf_reg[4]_i_1__1_n_7 }),
        .S({\sect_total_buf[4]_i_2__1_n_0 ,\sect_total_buf[4]_i_3__1_n_0 ,\sect_total_buf[4]_i_4__1_n_0 ,\sect_total_buf[4]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__1 
       (.CI(\sect_total_buf_reg[4]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__1_n_0 ,\sect_total_buf_reg[8]_i_1__1_n_1 ,\sect_total_buf_reg[8]_i_1__1_n_2 ,\sect_total_buf_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__1_n_4 ,\sect_total_buf_reg[8]_i_1__1_n_5 ,\sect_total_buf_reg[8]_i_1__1_n_6 ,\sect_total_buf_reg[8]_i_1__1_n_7 }),
        .S({\sect_total_buf[8]_i_2__1_n_0 ,\sect_total_buf[8]_i_3__1_n_0 ,\sect_total_buf[8]_i_4__1_n_0 ,\sect_total_buf[8]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_57),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_52),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_51),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_50),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_49),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_48),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_47),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_46),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_45),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_44),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_43),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_42),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_41),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_40),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_39),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_38),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_37),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_36),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_58),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_65),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_64),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_63),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_62),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_61),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_60),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_59),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_58),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_57),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_56),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo
   (wreq_valid,
    ca_AWREADY,
    push_0,
    valid_length,
    Q,
    S,
    \dout_reg[38] ,
    \dout_reg[34] ,
    \dout_reg[46] ,
    \dout_reg[47] ,
    s_ready_t_reg,
    SR,
    ap_clk,
    ap_rst_n,
    push,
    wrsp_ready,
    \dout_reg[0] ,
    AWREADY_Dummy,
    in);
  output wreq_valid;
  output ca_AWREADY;
  output push_0;
  output valid_length;
  output [45:0]Q;
  output [3:0]S;
  output [3:0]\dout_reg[38] ;
  output [2:0]\dout_reg[34] ;
  output [3:0]\dout_reg[46] ;
  output [0:0]\dout_reg[47] ;
  output s_ready_t_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input push;
  input wrsp_ready;
  input \dout_reg[0] ;
  input AWREADY_Dummy;
  input [45:0]in;

  wire AWREADY_Dummy;
  wire [45:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ca_AWREADY;
  wire \dout_reg[0] ;
  wire [2:0]\dout_reg[34] ;
  wire [3:0]\dout_reg[38] ;
  wire [3:0]\dout_reg[46] ;
  wire [0:0]\dout_reg[47] ;
  wire dout_vld_i_1__7_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__7_n_0;
  wire [45:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire p_1_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire s_ready_t_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[34]_0 (\dout_reg[34] ),
        .\dout_reg[38]_0 (\dout_reg[38] ),
        .\dout_reg[46]_0 (\dout_reg[46] ),
        .\dout_reg[47]_0 (\dout_reg[47] ),
        .\dout_reg[47]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[47]_2 (\raddr_reg_n_0_[1] ),
        .in(in),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .s_ready_t_reg(s_ready_t_reg),
        .tmp_valid_reg(wreq_valid),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_0),
        .I1(AWREADY_Dummy),
        .I2(\dout_reg[0] ),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_0),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(ca_AWREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(ca_AWREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(pop),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h9D9D6240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hCC886CCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(empty_n_reg_n_0),
        .I3(push),
        .I4(pop),
        .O(\raddr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    ca_WREADY,
    empty_n_reg_0,
    dout,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    WEBWE,
    \raddr_reg_reg[0] ,
    mOutPtr18_out,
    \mOutPtr_reg[4]_0 ,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output WVALID_Dummy;
  output ca_WREADY;
  output empty_n_reg_0;
  output [35:0]dout;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [0:0]WEBWE;
  input \raddr_reg_reg[0] ;
  input mOutPtr18_out;
  input [0:0]\mOutPtr_reg[4]_0 ;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]din;

  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ca_WREADY;
  wire [31:0]din;
  wire [35:0]dout;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__8_n_0;
  wire full_n_i_2__8_n_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire [0:0]\mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [3:0]raddr;
  wire \raddr_reg_reg[0] ;
  wire [3:0]rnext;
  wire \waddr[0]_i_1__1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .SR(SR),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .din(din),
        .dout(dout),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .raddr(raddr),
        .\raddr_reg_reg[0]_0 (\raddr_reg_reg[0] ),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_0),
        .I1(\raddr_reg_reg[0] ),
        .I2(WEBWE),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_i_2__8_n_0),
        .I2(ca_WREADY),
        .I3(WEBWE),
        .I4(\raddr_reg_reg[0] ),
        .O(full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(ca_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[0]_i_1__1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_ready,
    E,
    full_n_reg_0,
    push__0,
    p_4_in,
    push,
    valid_length,
    ap_clk,
    SR,
    ap_rst_n,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg_0,
    Q,
    last_resp,
    pop_0,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_ready;
  output [0:0]E;
  output full_n_reg_0;
  output push__0;
  output p_4_in;
  input push;
  input valid_length;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg_0;
  input [0:0]Q;
  input last_resp;
  input pop_0;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__8_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__9_n_0;
  wire full_n_reg_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire need_wrsp;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire pop_0;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7}),
        .E(E),
        .Q({\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_3 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(Q),
        .dout_vld_reg_1(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_12),
        .full_n_reg(full_n_reg_0),
        .full_n_reg_0(full_n_i_2__9_n_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .p_4_in(p_4_in),
        .p_8_in(p_8_in),
        .pop(pop),
        .pop_0(pop_0),
        .push(push),
        .push__0(push__0),
        .s_ready_t_reg(U_fifo_srl_n_3),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_12),
        .Q(wrsp_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_0),
        .I1(pop),
        .I2(wrsp_ready),
        .I3(E),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_6),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_5),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[31]_i_1__1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1_6
   (last_resp,
    dout_vld_reg_0,
    ost_ctrl_ready,
    push,
    ost_ctrl_info,
    ap_clk,
    SR,
    ap_rst_n,
    ost_ctrl_valid,
    p_4_in,
    Q,
    wrsp_type,
    ursp_ready);
  output last_resp;
  output dout_vld_reg_0;
  output ost_ctrl_ready;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input ost_ctrl_valid;
  input p_4_in;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;

  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__13_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__15_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_2__8_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0_7 U_fifo_srl
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[0]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[0]_2 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_3),
        .full_n_reg(full_n_i_2__15_n_0),
        .full_n_reg_0(ost_ctrl_ready),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .pop(pop),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_3),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__13_n_0),
        .I1(pop),
        .I2(ost_ctrl_ready),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__15
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__15_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__11 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[3]_i_1__11 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(p_4_in),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__8 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[3]_i_3__6 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_4_in),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_0 ),
        .D(\mOutPtr[3]_i_2__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h07070707F8F8F888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(p_8_in),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h666698CC98CC98CC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7878E0F0E0F0E0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(p_8_in),
        .I4(empty_n_reg_n_0),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[2]_i_2__2 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_4_in),
        .I4(ost_ctrl_valid),
        .I5(ost_ctrl_ready),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized2
   (ca_BVALID,
    ursp_ready,
    empty_n_reg_0,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    push__0,
    pop_0,
    \mOutPtr_reg[0]_0 );
  output ca_BVALID;
  output ursp_ready;
  output empty_n_reg_0;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input push__0;
  input pop_0;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ca_BVALID;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__10_n_0;
  wire full_n_i_2__10_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire pop_0;
  wire push__0;
  wire ursp_ready;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(ca_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop_0),
        .I4(push__0),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_0),
        .I2(ursp_ready),
        .I3(push__0),
        .I4(pop_0),
        .O(full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_0),
        .Q(ursp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push__0),
        .I2(pop_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push__0),
        .I3(pop_0),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized3
   (full_n_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output full_n_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__15_n_0;
  wire dout_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__9_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__11_n_0;
  wire full_n_i_2__11_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[5]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_2__1_n_0 ;
  wire \mOutPtr[5]_i_3__1_n_0 ;
  wire \mOutPtr[6]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_2__1_n_0 ;
  wire \mOutPtr[7]_i_3__0_n_0 ;
  wire \mOutPtr[7]_i_5__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;

  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__15
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_n_0),
        .O(dout_vld_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__15_n_0),
        .Q(dout_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__9_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__9_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hDF55FFFFDF55DF55)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(full_n_i_2__11_n_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(dout_vld_reg_n_0),
        .I5(empty_n_reg_n_0),
        .O(full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(full_n_i_3__3_n_0),
        .O(full_n_i_2__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h6696999999999999)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[5]_i_1__1 
       (.I0(\mOutPtr[5]_i_2__1_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_3__1_n_0 ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3__1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[6]_i_1__1 
       (.I0(\mOutPtr[7]_i_3__0_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[7]_i_5__1_n_0 ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \mOutPtr[7]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .O(\mOutPtr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[7]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3__0_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[7]_i_5__1_n_0 ),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[7]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[7]_i_4__1 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_n_0),
        .I3(empty_n_reg_n_0),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[7]_i_5__1 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[7]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[5]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[6]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[7]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized4
   (burst_valid,
    full_n_reg_0,
    pop,
    dout_vld_reg_0,
    dout_vld_reg_1,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    dout_vld_reg_2,
    ap_rst_n_1,
    SR,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    AWREADY_Dummy_1,
    AWVALID_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    ost_ctrl_ready,
    p_12_in,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    \raddr_reg_reg[0] ,
    WLAST_Dummy_reg_0,
    push,
    in);
  output burst_valid;
  output full_n_reg_0;
  output pop;
  output dout_vld_reg_0;
  output dout_vld_reg_1;
  output WVALID_Dummy_reg;
  output ap_rst_n_0;
  output dout_vld_reg_2;
  output [0:0]ap_rst_n_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input ost_ctrl_ready;
  input p_12_in;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input \raddr_reg_reg[0] ;
  input WLAST_Dummy_reg_0;
  input push;
  input [3:0]in;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire burst_valid;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__10_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__12_n_0;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_2__7_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .E(pop),
        .Q(Q),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .\dout_reg[3]_0 (burst_valid),
        .\dout_reg[3]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[3]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[3]_3 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_3),
        .full_n_reg(U_fifo_srl_n_2),
        .full_n_reg_0(full_n_i_2__12_n_0),
        .in(in),
        .\mOutPtr_reg[0] (full_n_reg_0),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .O(dout_vld_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_3),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__10_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__7 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\mOutPtr[3]_i_2__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h8808FFFF)) 
    mem_reg_i_2__1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(ap_rst_n),
        .O(dout_vld_reg_2));
  LUT5 #(
    .INIT(32'h15155515)) 
    mem_reg_i_3__1
       (.I0(ap_rst_n),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(WLAST_Dummy_reg),
        .I4(WREADY_Dummy),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1__1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1__1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1__1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1__1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[3]_i_2__1 
       (.I0(burst_valid),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WVALID_Dummy),
        .I4(\raddr_reg_reg[0] ),
        .O(dout_vld_reg_0));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized5
   (req_fifo_valid,
    full_n_reg_0,
    Q,
    SR,
    ap_clk,
    ap_rst_n,
    AWVALID_Dummy_0,
    req_en__0,
    rs_req_ready,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output [33:0]Q;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWVALID_Dummy_0;
  input req_en__0;
  input rs_req_ready;
  input [33:0]in;

  wire AWVALID_Dummy_0;
  wire [33:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__12_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__11_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__13_n_0;
  wire full_n_i_2__13_n_0;
  wire full_n_reg_0;
  wire [33:0]in;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr[2]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_2__9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized3 U_fifo_srl
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[2]_0 (empty_n_reg_n_0),
        .\dout_reg[35]_0 (full_n_reg_0),
        .\dout_reg[35]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[35]_2 (\raddr_reg_n_0_[1] ),
        .\dout_reg[35]_3 (\raddr_reg_n_0_[2] ),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__12
       (.I0(empty_n_reg_n_0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_0),
        .Q(req_fifo_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__11_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(AWVALID_Dummy_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(full_n_i_2__13_n_0),
        .I2(AWVALID_Dummy_0),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__12 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(AWVALID_Dummy_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(AWVALID_Dummy_0),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__12_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[3]_i_1__12 
       (.I0(full_n_reg_0),
        .I1(AWVALID_Dummy_0),
        .I2(pop),
        .O(\mOutPtr[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__9 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[2]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__12_n_0 ),
        .D(\mOutPtr[3]_i_2__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(push),
        .I5(pop),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized6
   (full_n_reg_0,
    E,
    D,
    req_en__0,
    m_axi_ca_WVALID,
    WVALID_Dummy_reg,
    \dout_reg[36] ,
    empty_n_reg_0,
    empty_n_reg_1,
    dout_vld_reg_0,
    dout_vld_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[0] ,
    burst_valid,
    WVALID_Dummy,
    Q,
    flying_req_reg,
    flying_req_reg_0,
    m_axi_ca_WREADY,
    in,
    dout_vld_reg_2,
    req_fifo_valid,
    rs_req_ready);
  output full_n_reg_0;
  output [0:0]E;
  output [3:0]D;
  output req_en__0;
  output m_axi_ca_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[0] ;
  input burst_valid;
  input WVALID_Dummy;
  input [4:0]Q;
  input flying_req_reg;
  input flying_req_reg_0;
  input m_axi_ca_WREADY;
  input [36:0]in;
  input dout_vld_reg_2;
  input req_fifo_valid;
  input rs_req_ready;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_en__3;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_i_1__13_n_0;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__12_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__14_n_0;
  wire full_n_i_2__14_n_0;
  wire full_n_reg_0;
  wire [36:0]in;
  wire \last_cnt_reg[0] ;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr[2]_i_1__13_n_0 ;
  wire \mOutPtr[3]_i_1__13_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_2__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[3]_i_2_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .data_en__3(data_en__3),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[0] (\last_cnt_reg[0] ),
        .\last_cnt_reg[0]_0 (full_n_reg_0),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__13
       (.I0(empty_n_reg_n_0),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_ca_WREADY),
        .O(dout_vld_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__8
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__13_n_0),
        .Q(fifo_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__12_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(full_n_i_2__14_n_0),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__14
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__14_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__13 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__13_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__1 
       (.I0(\last_cnt_reg[0] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_ca_WVALID_INST_0
       (.I0(flying_req_reg),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_ca_WVALID));
  LUT6 #(
    .INIT(64'hA2AA2222FFFFFFFF)) 
    mem_reg_i_1__1
       (.I0(dout_vld_reg_2),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(burst_valid),
        .I5(ap_rst_n),
        .O(empty_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(\last_cnt_reg[0] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(empty_n_reg_n_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[3]_i_2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_load
   (RREADY_Dummy,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output RREADY_Dummy;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(RREADY_Dummy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_mem
   (rnext,
    dout,
    raddr,
    \raddr_reg_reg[0]_0 ,
    ap_clk,
    mem_reg_0,
    mem_reg_1,
    SR,
    mem_reg_2,
    Q,
    din,
    WEBWE);
  output [3:0]rnext;
  output [35:0]dout;
  input [3:0]raddr;
  input \raddr_reg_reg[0]_0 ;
  input ap_clk;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]SR;
  input mem_reg_2;
  input [3:0]Q;
  input [31:0]din;
  input [0:0]WEBWE;

  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]din;
  wire [35:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire \raddr_reg_reg[0]_0 ;
  wire [3:0]rnext;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "inst/ca_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_2),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1__1 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1__1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_read
   (s_ready_t_reg,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_ca_RVALID);
  output s_ready_t_reg;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_ca_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_RVALID;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_ca_RVALID(m_axi_ca_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice
   (s_ready_t_reg_0,
    SR,
    ap_rst_n_0,
    next_req,
    E,
    p_15_in,
    D,
    Q,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[50]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[11]_0 ,
    ap_clk,
    ap_rst_n,
    last_sect_reg,
    AWVALID_Dummy,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    AWREADY_Dummy_1,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_5__1_0 ,
    \data_p2_reg[63]_0 ,
    S,
    \sect_total_reg[1] ,
    \sect_total_reg[1]_0 ,
    \data_p2_reg[63]_1 );
  output s_ready_t_reg_0;
  output [0:0]SR;
  output ap_rst_n_0;
  output next_req;
  output [0:0]E;
  output p_15_in;
  output [19:0]D;
  output [39:0]Q;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[50]_0 ;
  output [3:0]\data_p1_reg[5]_0 ;
  output [3:0]\data_p1_reg[9]_0 ;
  output [1:0]\data_p1_reg[11]_0 ;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg;
  input AWVALID_Dummy;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input AWREADY_Dummy_1;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_5__1_0 ;
  input [46:0]\data_p2_reg[63]_0 ;
  input [3:0]S;
  input [3:0]\sect_total_reg[1] ;
  input [1:0]\sect_total_reg[1]_0 ;
  input [0:0]\data_p2_reg[63]_1 ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [19:0]D;
  wire [0:0]E;
  wire [39:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \data_p1[10]_i_1__3_n_0 ;
  wire \data_p1[11]_i_1__3_n_0 ;
  wire \data_p1[12]_i_1__3_n_0 ;
  wire \data_p1[13]_i_1__3_n_0 ;
  wire \data_p1[14]_i_1__3_n_0 ;
  wire \data_p1[15]_i_1__3_n_0 ;
  wire \data_p1[16]_i_1__3_n_0 ;
  wire \data_p1[17]_i_1__3_n_0 ;
  wire \data_p1[18]_i_1__3_n_0 ;
  wire \data_p1[19]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__3_n_0 ;
  wire \data_p1[21]_i_1__3_n_0 ;
  wire \data_p1[22]_i_1__3_n_0 ;
  wire \data_p1[23]_i_1__3_n_0 ;
  wire \data_p1[24]_i_1__3_n_0 ;
  wire \data_p1[25]_i_1__3_n_0 ;
  wire \data_p1[26]_i_1__3_n_0 ;
  wire \data_p1[27]_i_1__3_n_0 ;
  wire \data_p1[28]_i_1__3_n_0 ;
  wire \data_p1[29]_i_1__3_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__3_n_0 ;
  wire \data_p1[31]_i_1__3_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__3_n_0 ;
  wire \data_p1[50]_i_2_n_0 ;
  wire \data_p1[5]_i_1__3_n_0 ;
  wire \data_p1[6]_i_1__3_n_0 ;
  wire \data_p1[7]_i_1__3_n_0 ;
  wire \data_p1[8]_i_1__3_n_0 ;
  wire \data_p1[9]_i_1__3_n_0 ;
  wire [1:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[50]_0 ;
  wire [3:0]\data_p1_reg[5]_0 ;
  wire [3:0]\data_p1_reg[9]_0 ;
  wire [46:0]\data_p2_reg[63]_0 ;
  wire [0:0]\data_p2_reg[63]_1 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire last_sect_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire [18:12]p_1_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__5_n_0;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total[19]_i_4__1_n_0 ;
  wire [19:0]\sect_total[19]_i_5__1_0 ;
  wire \sect_total[19]_i_5__1_n_0 ;
  wire \sect_total[19]_i_6__1_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[13]_i_1__1_n_0 ;
  wire \sect_total_reg[13]_i_1__1_n_1 ;
  wire \sect_total_reg[13]_i_1__1_n_2 ;
  wire \sect_total_reg[13]_i_1__1_n_3 ;
  wire \sect_total_reg[17]_i_1__1_n_0 ;
  wire \sect_total_reg[17]_i_1__1_n_1 ;
  wire \sect_total_reg[17]_i_1__1_n_2 ;
  wire \sect_total_reg[17]_i_1__1_n_3 ;
  wire \sect_total_reg[19]_i_2__1_n_3 ;
  wire [3:0]\sect_total_reg[1] ;
  wire [1:0]\sect_total_reg[1]_0 ;
  wire \sect_total_reg[1]_i_1__1_n_0 ;
  wire \sect_total_reg[1]_i_1__1_n_1 ;
  wire \sect_total_reg[1]_i_1__1_n_2 ;
  wire \sect_total_reg[1]_i_1__1_n_3 ;
  wire \sect_total_reg[1]_i_2__1_n_0 ;
  wire \sect_total_reg[1]_i_2__1_n_1 ;
  wire \sect_total_reg[1]_i_2__1_n_2 ;
  wire \sect_total_reg[1]_i_2__1_n_3 ;
  wire \sect_total_reg[1]_i_5__1_n_0 ;
  wire \sect_total_reg[1]_i_5__1_n_1 ;
  wire \sect_total_reg[1]_i_5__1_n_2 ;
  wire \sect_total_reg[1]_i_5__1_n_3 ;
  wire \sect_total_reg[5]_i_1__1_n_0 ;
  wire \sect_total_reg[5]_i_1__1_n_1 ;
  wire \sect_total_reg[5]_i_1__1_n_2 ;
  wire \sect_total_reg[5]_i_1__1_n_3 ;
  wire \sect_total_reg[9]_i_1__1_n_0 ;
  wire \sect_total_reg[9]_i_1__1_n_1 ;
  wire \sect_total_reg[9]_i_1__1_n_2 ;
  wire \sect_total_reg[9]_i_1__1_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [3:1]\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED ;
  wire [1:0]\NLW_sect_total_reg[1]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[1]_i_5__1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(AWVALID_Dummy),
        .I1(next_req),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(next_req),
        .I2(AWVALID_Dummy),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__3 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__3 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__3 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__3 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__3 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__3 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__3 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__3 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__3 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__3 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__3 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__3 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__3 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__3 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__3 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__3 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__3 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__3 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__3 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__3 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__3 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__3 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [32]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [33]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [34]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [35]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__3 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [36]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [37]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [38]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [39]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [40]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [41]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [42]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [43]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [44]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [45]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__3 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[50]_i_1 
       (.I0(next_req),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [46]),
        .O(\data_p1[50]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__3 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__3 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__3 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__3 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1__3_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(p_1_in[14]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(p_1_in[15]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(p_1_in[16]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_2_n_0 ),
        .Q(p_1_in[18]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [32]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [33]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [34]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [35]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [36]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [37]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [38]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [39]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [40]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [41]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [42]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [43]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [44]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [45]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [46]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[63]_1 ),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(Q[37]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(Q[36]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__1
       (.I0(Q[5]),
        .I1(Q[35]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__1
       (.I0(Q[4]),
        .I1(Q[34]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__1
       (.I0(Q[9]),
        .I1(Q[39]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__1
       (.I0(Q[8]),
        .I1(Q[38]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__1
       (.I0(Q[3]),
        .I1(Q[33]),
        .O(\data_p1_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__1
       (.I0(Q[2]),
        .I1(Q[32]),
        .O(\data_p1_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__1
       (.I0(Q[1]),
        .I1(Q[31]),
        .O(\data_p1_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__1
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h08)) 
    last_sect_i_1__1
       (.I0(ap_rst_n),
        .I1(last_sect_reg),
        .I2(next_req),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    req_handling_i_1__1
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(single_sect__18),
        .I3(req_handling_reg),
        .I4(p_15_in),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__5
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_req),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__5_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[19]_i_1__1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(AWREADY_Dummy_1),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1__1 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_total[19]_i_3__1 
       (.I0(\sect_total[19]_i_5__1_0 [1]),
        .I1(\sect_total[19]_i_5__1_0 [0]),
        .I2(\sect_total[19]_i_5__1_0 [3]),
        .I3(\sect_total[19]_i_5__1_0 [2]),
        .I4(\sect_total[19]_i_4__1_n_0 ),
        .I5(\sect_total[19]_i_5__1_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_4__1 
       (.I0(\sect_total[19]_i_5__1_0 [4]),
        .I1(\sect_total[19]_i_5__1_0 [5]),
        .I2(\sect_total[19]_i_5__1_0 [6]),
        .I3(\sect_total[19]_i_5__1_0 [7]),
        .I4(\sect_total[19]_i_5__1_0 [9]),
        .I5(\sect_total[19]_i_5__1_0 [8]),
        .O(\sect_total[19]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_total[19]_i_5__1 
       (.I0(\sect_total[19]_i_6__1_n_0 ),
        .I1(\sect_total[19]_i_5__1_0 [12]),
        .I2(\sect_total[19]_i_5__1_0 [13]),
        .I3(\sect_total[19]_i_5__1_0 [10]),
        .I4(\sect_total[19]_i_5__1_0 [11]),
        .O(\sect_total[19]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_6__1 
       (.I0(\sect_total[19]_i_5__1_0 [14]),
        .I1(\sect_total[19]_i_5__1_0 [15]),
        .I2(\sect_total[19]_i_5__1_0 [16]),
        .I3(\sect_total[19]_i_5__1_0 [17]),
        .I4(\sect_total[19]_i_5__1_0 [19]),
        .I5(\sect_total[19]_i_5__1_0 [18]),
        .O(\sect_total[19]_i_6__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[13]_i_1__1 
       (.CI(\sect_total_reg[9]_i_1__1_n_0 ),
        .CO({\sect_total_reg[13]_i_1__1_n_0 ,\sect_total_reg[13]_i_1__1_n_1 ,\sect_total_reg[13]_i_1__1_n_2 ,\sect_total_reg[13]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[50]_0 [13:10]),
        .S({p_1_in[18],p_1_in[18],p_1_in[18],p_1_in[18]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[17]_i_1__1 
       (.CI(\sect_total_reg[13]_i_1__1_n_0 ),
        .CO({\sect_total_reg[17]_i_1__1_n_0 ,\sect_total_reg[17]_i_1__1_n_1 ,\sect_total_reg[17]_i_1__1_n_2 ,\sect_total_reg[17]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[50]_0 [17:14]),
        .S({p_1_in[18],p_1_in[18],p_1_in[18],p_1_in[18]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__1 
       (.CI(\sect_total_reg[17]_i_1__1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED [3:1],\sect_total_reg[19]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED [3:2],\data_p1_reg[50]_0 [19:18]}),
        .S({1'b0,1'b0,p_1_in[18],p_1_in[18]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_1__1 
       (.CI(\sect_total_reg[1]_i_2__1_n_0 ),
        .CO({\sect_total_reg[1]_i_1__1_n_0 ,\sect_total_reg[1]_i_1__1_n_1 ,\sect_total_reg[1]_i_1__1_n_2 ,\sect_total_reg[1]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[39:38]}),
        .O({\data_p1_reg[50]_0 [1:0],\NLW_sect_total_reg[1]_i_1__1_O_UNCONNECTED [1:0]}),
        .S({p_1_in[13:12],\sect_total_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_2__1 
       (.CI(\sect_total_reg[1]_i_5__1_n_0 ),
        .CO({\sect_total_reg[1]_i_2__1_n_0 ,\sect_total_reg[1]_i_2__1_n_1 ,\sect_total_reg[1]_i_2__1_n_2 ,\sect_total_reg[1]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[37:34]),
        .O(\NLW_sect_total_reg[1]_i_2__1_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[1]_i_5__1 
       (.CI(1'b0),
        .CO({\sect_total_reg[1]_i_5__1_n_0 ,\sect_total_reg[1]_i_5__1_n_1 ,\sect_total_reg[1]_i_5__1_n_2 ,\sect_total_reg[1]_i_5__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[33:30]),
        .O(\NLW_sect_total_reg[1]_i_5__1_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[5]_i_1__1 
       (.CI(\sect_total_reg[1]_i_1__1_n_0 ),
        .CO({\sect_total_reg[5]_i_1__1_n_0 ,\sect_total_reg[5]_i_1__1_n_1 ,\sect_total_reg[5]_i_1__1_n_2 ,\sect_total_reg[5]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[50]_0 [5:2]),
        .S(p_1_in[17:14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[9]_i_1__1 
       (.CI(\sect_total_reg[5]_i_1__1_n_0 ),
        .CO({\sect_total_reg[9]_i_1__1_n_0 ,\sect_total_reg[9]_i_1__1_n_1 ,\sect_total_reg[9]_i_1__1_n_2 ,\sect_total_reg[9]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[50]_0 [9:6]),
        .S({p_1_in[18],p_1_in[18],p_1_in[18],p_1_in[18]}));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__3 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_req),
        .I3(AWVALID_Dummy),
        .I4(req_valid),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__3 
       (.I0(req_valid),
        .I1(state),
        .I2(next_req),
        .I3(AWVALID_Dummy),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(req_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    \last_cnt_reg[4] ,
    m_axi_ca_AWVALID,
    \data_p1_reg[35]_0 ,
    SR,
    ap_clk,
    Q,
    D,
    req_en__0,
    req_fifo_valid,
    m_axi_ca_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[4] ;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input [33:0]D;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_ca_AWREADY;
  input [0:0]E;

  wire [33:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__4_n_0 ;
  wire \data_p1[11]_i_1__4_n_0 ;
  wire \data_p1[12]_i_1__4_n_0 ;
  wire \data_p1[13]_i_1__4_n_0 ;
  wire \data_p1[14]_i_1__4_n_0 ;
  wire \data_p1[15]_i_1__4_n_0 ;
  wire \data_p1[16]_i_1__4_n_0 ;
  wire \data_p1[17]_i_1__4_n_0 ;
  wire \data_p1[18]_i_1__4_n_0 ;
  wire \data_p1[19]_i_1__4_n_0 ;
  wire \data_p1[20]_i_1__4_n_0 ;
  wire \data_p1[21]_i_1__4_n_0 ;
  wire \data_p1[22]_i_1__4_n_0 ;
  wire \data_p1[23]_i_1__4_n_0 ;
  wire \data_p1[24]_i_1__4_n_0 ;
  wire \data_p1[25]_i_1__4_n_0 ;
  wire \data_p1[26]_i_1__4_n_0 ;
  wire \data_p1[27]_i_1__4_n_0 ;
  wire \data_p1[28]_i_1__4_n_0 ;
  wire \data_p1[29]_i_1__4_n_0 ;
  wire \data_p1[2]_i_1__4_n_0 ;
  wire \data_p1[30]_i_1__4_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1__2_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__4_n_0 ;
  wire \data_p1[4]_i_1__4_n_0 ;
  wire \data_p1[5]_i_1__4_n_0 ;
  wire \data_p1[6]_i_1__4_n_0 ;
  wire \data_p1[7]_i_1__4_n_0 ;
  wire \data_p1[8]_i_1__4_n_0 ;
  wire \data_p1[9]_i_1__4_n_0 ;
  wire [33:0]\data_p1_reg[35]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \last_cnt_reg[4] ;
  wire load_p1;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__8_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__6_n_0 ;
  wire \state[1]_i_1__6_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__8 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_ca_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__4 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__4 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__4 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__4 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__4 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__4 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__4 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__4 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__4 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__4 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__4 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__4 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__4 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__4 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__4 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__4 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__4 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__4 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__4 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__4 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__4 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__4 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[31]_i_1__4 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_ca_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__2 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__4 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__4 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__4 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__4 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__4 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__4 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__4 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__4_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_0 ),
        .Q(\data_p1_reg[35]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(\data_p1_reg[35]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[35]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__2_n_0 ),
        .Q(\data_p1_reg[35]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[35]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_0 ),
        .Q(\data_p1_reg[35]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__8
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__8_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__8_n_0),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_ca_AWREADY),
        .I5(m_axi_ca_AWVALID),
        .O(\state[0]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\last_cnt_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__6 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_ca_AWVALID),
        .I3(state),
        .I4(m_axi_ca_AWREADY),
        .O(\state[1]_i_1__6_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__6_n_0 ),
        .Q(m_axi_ca_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__6_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_4_in,
    m_axi_ca_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_4_in;
  input m_axi_ca_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_BVALID;
  wire [1:0]next__0;
  wire p_4_in;
  wire s_ready_t_i_1__6_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(m_axi_ca_BVALID),
        .I1(p_4_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(s_ready_t_reg_0),
        .I1(p_4_in),
        .I2(m_axi_ca_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__6
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_ca_BVALID),
        .I2(p_4_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__6_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__6_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__4 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_4_in),
        .I3(m_axi_ca_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__4 
       (.I0(Q),
        .I1(state),
        .I2(p_4_in),
        .I3(m_axi_ca_BVALID),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_ca_RVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_ca_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_ca_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__7_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__5_n_0 ;
  wire \state[1]_i_1__5_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(m_axi_ca_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_ca_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__7
       (.I0(m_axi_ca_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__7_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__7_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__5 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_ca_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__5 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_ca_RVALID),
        .O(\state[1]_i_1__5_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl
   (pop,
    push_0,
    valid_length,
    Q,
    S,
    \dout_reg[38]_0 ,
    \dout_reg[34]_0 ,
    \dout_reg[46]_0 ,
    \dout_reg[47]_0 ,
    s_ready_t_reg,
    wrsp_ready,
    \dout_reg[0]_0 ,
    AWREADY_Dummy,
    tmp_valid_reg,
    \dout_reg[0]_1 ,
    push,
    in,
    \dout_reg[47]_1 ,
    \dout_reg[47]_2 ,
    ap_clk,
    SR);
  output pop;
  output push_0;
  output valid_length;
  output [45:0]Q;
  output [3:0]S;
  output [3:0]\dout_reg[38]_0 ;
  output [2:0]\dout_reg[34]_0 ;
  output [3:0]\dout_reg[46]_0 ;
  output [0:0]\dout_reg[47]_0 ;
  output s_ready_t_reg;
  input wrsp_ready;
  input \dout_reg[0]_0 ;
  input AWREADY_Dummy;
  input tmp_valid_reg;
  input \dout_reg[0]_1 ;
  input push;
  input [45:0]in;
  input \dout_reg[47]_1 ;
  input \dout_reg[47]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [45:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [2:0]\dout_reg[34]_0 ;
  wire [3:0]\dout_reg[38]_0 ;
  wire [3:0]\dout_reg[46]_0 ;
  wire [0:0]\dout_reg[47]_0 ;
  wire \dout_reg[47]_1 ;
  wire \dout_reg[47]_2 ;
  wire [45:0]in;
  wire \mem_reg[2][0]_srl3_n_0 ;
  wire \mem_reg[2][10]_srl3_n_0 ;
  wire \mem_reg[2][11]_srl3_n_0 ;
  wire \mem_reg[2][12]_srl3_n_0 ;
  wire \mem_reg[2][13]_srl3_n_0 ;
  wire \mem_reg[2][14]_srl3_n_0 ;
  wire \mem_reg[2][15]_srl3_n_0 ;
  wire \mem_reg[2][16]_srl3_n_0 ;
  wire \mem_reg[2][17]_srl3_n_0 ;
  wire \mem_reg[2][18]_srl3_n_0 ;
  wire \mem_reg[2][19]_srl3_n_0 ;
  wire \mem_reg[2][1]_srl3_n_0 ;
  wire \mem_reg[2][20]_srl3_n_0 ;
  wire \mem_reg[2][21]_srl3_n_0 ;
  wire \mem_reg[2][22]_srl3_n_0 ;
  wire \mem_reg[2][23]_srl3_n_0 ;
  wire \mem_reg[2][24]_srl3_n_0 ;
  wire \mem_reg[2][25]_srl3_n_0 ;
  wire \mem_reg[2][26]_srl3_n_0 ;
  wire \mem_reg[2][27]_srl3_n_0 ;
  wire \mem_reg[2][28]_srl3_n_0 ;
  wire \mem_reg[2][29]_srl3_n_0 ;
  wire \mem_reg[2][2]_srl3_n_0 ;
  wire \mem_reg[2][32]_srl3_n_0 ;
  wire \mem_reg[2][33]_srl3_n_0 ;
  wire \mem_reg[2][34]_srl3_n_0 ;
  wire \mem_reg[2][35]_srl3_n_0 ;
  wire \mem_reg[2][36]_srl3_n_0 ;
  wire \mem_reg[2][37]_srl3_n_0 ;
  wire \mem_reg[2][38]_srl3_n_0 ;
  wire \mem_reg[2][39]_srl3_n_0 ;
  wire \mem_reg[2][3]_srl3_n_0 ;
  wire \mem_reg[2][40]_srl3_n_0 ;
  wire \mem_reg[2][41]_srl3_n_0 ;
  wire \mem_reg[2][42]_srl3_n_0 ;
  wire \mem_reg[2][43]_srl3_n_0 ;
  wire \mem_reg[2][44]_srl3_n_0 ;
  wire \mem_reg[2][45]_srl3_n_0 ;
  wire \mem_reg[2][46]_srl3_n_0 ;
  wire \mem_reg[2][47]_srl3_n_0 ;
  wire \mem_reg[2][4]_srl3_n_0 ;
  wire \mem_reg[2][5]_srl3_n_0 ;
  wire \mem_reg[2][6]_srl3_n_0 ;
  wire \mem_reg[2][7]_srl3_n_0 ;
  wire \mem_reg[2][8]_srl3_n_0 ;
  wire \mem_reg[2][9]_srl3_n_0 ;
  wire \mem_reg[6][0]_srl7_i_3_n_0 ;
  wire \mem_reg[6][0]_srl7_i_4_n_0 ;
  wire \mem_reg[6][0]_srl7_i_5_n_0 ;
  wire pop;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire tmp_valid_reg;
  wire valid_length;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[47]_i_1 
       (.I0(wrsp_ready),
        .I1(\dout_reg[0]_0 ),
        .I2(AWREADY_Dummy),
        .I3(tmp_valid_reg),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][0]_srl3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][10]_srl3_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][11]_srl3_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][12]_srl3_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][13]_srl3_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][14]_srl3_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][15]_srl3_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][16]_srl3_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][17]_srl3_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][18]_srl3_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][19]_srl3_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][1]_srl3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][20]_srl3_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][21]_srl3_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][22]_srl3_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][23]_srl3_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][24]_srl3_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][25]_srl3_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][26]_srl3_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][27]_srl3_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][28]_srl3_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][29]_srl3_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][2]_srl3_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][32]_srl3_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][33]_srl3_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][34]_srl3_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][35]_srl3_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][36]_srl3_n_0 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][37]_srl3_n_0 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][38]_srl3_n_0 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][39]_srl3_n_0 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][3]_srl3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][40]_srl3_n_0 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][41]_srl3_n_0 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][42]_srl3_n_0 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][43]_srl3_n_0 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][44]_srl3_n_0 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][45]_srl3_n_0 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][46]_srl3_n_0 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][47]_srl3_n_0 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][4]_srl3_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][5]_srl3_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][6]_srl3_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][7]_srl3_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][8]_srl3_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][9]_srl3_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][0]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[2][0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][10]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[2][10]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][11]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[2][11]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][12]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[2][12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][13]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[2][13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][14]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[2][14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][15]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[2][15]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][16]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[2][16]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][17]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[2][17]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][18]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[2][18]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][19]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[2][19]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][1]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[2][1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][20]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[2][20]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][21]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[2][21]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][22]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[2][22]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][23]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[2][23]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][24]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[2][24]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][25]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[2][25]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][26]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[2][26]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][27]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[2][27]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][28]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[2][28]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][29]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[2][29]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][2]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[2][2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][32]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[2][32]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][33]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[2][33]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][34]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[2][34]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][35]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[2][35]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][36]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[2][36]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][37]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[2][37]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][38]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[2][38]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][39]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[2][39]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][3]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[2][3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][40]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[2][40]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][41]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[2][41]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][42]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[2][42]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][43]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[2][43]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][44]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[2][44]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][45]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[2][45]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][46]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[2][46]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][47]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[2][47]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][4]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[2][4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][5]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[2][5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][6]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[2][6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][7]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[2][7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][8]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[2][8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][9]_srl3 
       (.A0(\dout_reg[47]_1 ),
        .A1(\dout_reg[47]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[2][9]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[6][0]_srl7_i_1__1 
       (.I0(AWREADY_Dummy),
        .I1(\dout_reg[0]_0 ),
        .I2(tmp_valid_reg),
        .I3(wrsp_ready),
        .O(push_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[6][0]_srl7_i_2__1 
       (.I0(\mem_reg[6][0]_srl7_i_3_n_0 ),
        .I1(Q[30]),
        .I2(Q[31]),
        .I3(Q[32]),
        .I4(Q[33]),
        .I5(\mem_reg[6][0]_srl7_i_4_n_0 ),
        .O(valid_length));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[6][0]_srl7_i_3 
       (.I0(Q[34]),
        .I1(Q[35]),
        .I2(Q[36]),
        .I3(Q[37]),
        .O(\mem_reg[6][0]_srl7_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[6][0]_srl7_i_4 
       (.I0(Q[41]),
        .I1(Q[40]),
        .I2(Q[39]),
        .I3(Q[38]),
        .I4(\mem_reg[6][0]_srl7_i_5_n_0 ),
        .O(\mem_reg[6][0]_srl7_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[6][0]_srl7_i_5 
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[44]),
        .I3(Q[45]),
        .O(\mem_reg[6][0]_srl7_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1
       (.I0(Q[36]),
        .O(\dout_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2
       (.I0(Q[35]),
        .O(\dout_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3
       (.I0(Q[34]),
        .O(\dout_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4
       (.I0(Q[33]),
        .O(\dout_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1
       (.I0(Q[40]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2
       (.I0(Q[39]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3
       (.I0(Q[38]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4
       (.I0(Q[37]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1
       (.I0(Q[44]),
        .O(\dout_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2
       (.I0(Q[43]),
        .O(\dout_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3
       (.I0(Q[42]),
        .O(\dout_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4
       (.I0(Q[41]),
        .O(\dout_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_1
       (.I0(Q[45]),
        .O(\dout_reg[47]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__1
       (.I0(Q[32]),
        .O(\dout_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(Q[31]),
        .O(\dout_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3
       (.I0(Q[30]),
        .O(\dout_reg[34]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hF4444444)) 
    tmp_valid_i_1__1
       (.I0(AWREADY_Dummy),
        .I1(\dout_reg[0]_0 ),
        .I2(tmp_valid_reg),
        .I3(wrsp_ready),
        .I4(valid_length),
        .O(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_0,
    s_ready_t_reg,
    p_8_in,
    D,
    p_12_in,
    full_n_reg,
    push__0,
    p_4_in,
    empty_n_reg,
    push,
    valid_length,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg_0,
    E,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    Q,
    dout_vld_reg,
    wrsp_valid,
    dout_vld_reg_0,
    last_resp,
    pop_0,
    dout_vld_reg_1,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_0;
  output [0:0]s_ready_t_reg;
  output p_8_in;
  output [2:0]D;
  output p_12_in;
  output full_n_reg;
  output push__0;
  output p_4_in;
  output empty_n_reg;
  input push;
  input valid_length;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg_0;
  input [0:0]E;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input [3:0]Q;
  input dout_vld_reg;
  input wrsp_valid;
  input [0:0]dout_vld_reg_0;
  input last_resp;
  input pop_0;
  input dout_vld_reg_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire pop_0;
  wire push;
  wire push__0;
  wire [0:0]s_ready_t_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_0),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__9
       (.I0(dout_vld_reg_1),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(E),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h77F7F7F788080808)) 
    \mOutPtr[0]_i_2 
       (.I0(dout_vld_reg),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(last_resp),
        .I5(pop_0),
        .O(full_n_reg));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__7 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_12_in),
        .I3(Q[2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[2]_i_2 
       (.I0(dout_vld_reg),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(last_resp),
        .O(push__0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[3]_i_1__7 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_12_in),
        .I4(Q[3]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[3]_i_3__4 
       (.I0(\mOutPtr_reg[0] ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\\ca_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_1 ),
        .A1(\dout_reg[0]_2 ),
        .A2(\dout_reg[0]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[2]_i_2__1 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(p_8_in));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(p_4_in));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized0_7
   (last_resp,
    pop,
    ap_rst_n_0,
    empty_n_reg,
    push,
    ost_ctrl_info,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    ost_ctrl_valid,
    full_n_reg_0,
    wrsp_type,
    ursp_ready,
    Q,
    dout_vld_reg,
    dout_vld_reg_0);
  output last_resp;
  output pop;
  output ap_rst_n_0;
  output empty_n_reg;
  input push;
  input ost_ctrl_info;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input ost_ctrl_valid;
  input full_n_reg_0;
  input wrsp_type;
  input ursp_ready;
  input [0:0]Q;
  input dout_vld_reg;
  input dout_vld_reg_0;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire pop;
  wire push;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__2 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(Q),
        .I4(dout_vld_reg),
        .I5(dout_vld_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__14
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg),
        .I2(Q),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[0]_0 ),
        .A1(\dout_reg[0]_1 ),
        .A2(\dout_reg[0]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized2
   (ap_rst_n_0,
    E,
    full_n_reg,
    empty_n_reg,
    WVALID_Dummy_reg,
    ap_rst_n_1,
    ap_rst_n,
    full_n_reg_0,
    ost_ctrl_valid,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy_1,
    AWVALID_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    ost_ctrl_ready,
    \dout_reg[3]_0 ,
    dout_vld_reg,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    WLAST_Dummy_reg_0,
    push,
    in,
    \dout_reg[3]_1 ,
    \dout_reg[3]_2 ,
    \dout_reg[3]_3 ,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]full_n_reg;
  output empty_n_reg;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_1;
  input ap_rst_n;
  input full_n_reg_0;
  input ost_ctrl_valid;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input ost_ctrl_ready;
  input \dout_reg[3]_0 ;
  input dout_vld_reg;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input WLAST_Dummy_reg_0;
  input push;
  input [3:0]in;
  input \dout_reg[3]_1 ;
  input \dout_reg[3]_2 ;
  input \dout_reg[3]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \dout[3]_i_3_n_0 ;
  wire \dout[3]_i_4_n_0 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire \dout_reg[3]_3 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mem_reg[6][0]_srl7_n_0 ;
  wire \mem_reg[6][1]_srl7_n_0 ;
  wire \mem_reg[6][2]_srl7_n_0 ;
  wire \mem_reg[6][3]_srl7_n_0 ;
  wire next_burst;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(\dout_reg[3]_0 ),
        .I2(dout_vld_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2 
       (.I0(\dout[3]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(\dout_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(\dout_reg_n_0_[1] ),
        .I5(\dout[3]_i_4_n_0 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(WVALID_Dummy),
        .I3(\dout_reg[3]_0 ),
        .I4(WLAST_Dummy_reg),
        .I5(WREADY_Dummy),
        .O(\dout[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\dout_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\dout[3]_i_4_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[6][0]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[6][1]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[6][2]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[6][3]_srl7_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__11
       (.I0(dout_vld_reg),
        .I1(\dout_reg[3]_0 ),
        .I2(next_burst),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(ost_ctrl_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(E),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h75FFFFFF8A000000)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg[0] ),
        .I1(AWREADY_Dummy_1),
        .I2(AWVALID_Dummy_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(ost_ctrl_ready),
        .I5(E),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][0]_srl7 
       (.A0(\dout_reg[3]_1 ),
        .A1(\dout_reg[3]_2 ),
        .A2(\dout_reg[3]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[6][0]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][1]_srl7 
       (.A0(\dout_reg[3]_1 ),
        .A1(\dout_reg[3]_2 ),
        .A2(\dout_reg[3]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[6][1]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][2]_srl7 
       (.A0(\dout_reg[3]_1 ),
        .A1(\dout_reg[3]_2 ),
        .A2(\dout_reg[3]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[6][2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][3]_srl7 
       (.A0(\dout_reg[3]_1 ),
        .A1(\dout_reg[3]_2 ),
        .A2(\dout_reg[3]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[6][3]_srl7_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized3
   (pop,
    push,
    Q,
    req_en__0,
    rs_req_ready,
    req_fifo_valid,
    \dout_reg[2]_0 ,
    \dout_reg[35]_0 ,
    AWVALID_Dummy_0,
    in,
    \dout_reg[35]_1 ,
    \dout_reg[35]_2 ,
    \dout_reg[35]_3 ,
    ap_clk,
    SR);
  output pop;
  output push;
  output [33:0]Q;
  input req_en__0;
  input rs_req_ready;
  input req_fifo_valid;
  input \dout_reg[2]_0 ;
  input \dout_reg[35]_0 ;
  input AWVALID_Dummy_0;
  input [33:0]in;
  input \dout_reg[35]_1 ;
  input \dout_reg[35]_2 ;
  input \dout_reg[35]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire AWVALID_Dummy_0;
  wire [33:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[35]_0 ;
  wire \dout_reg[35]_1 ;
  wire \dout_reg[35]_2 ;
  wire \dout_reg[35]_3 ;
  wire [33:0]in;
  wire \mem_reg[6][10]_srl7_n_0 ;
  wire \mem_reg[6][11]_srl7_n_0 ;
  wire \mem_reg[6][12]_srl7_n_0 ;
  wire \mem_reg[6][13]_srl7_n_0 ;
  wire \mem_reg[6][14]_srl7_n_0 ;
  wire \mem_reg[6][15]_srl7_n_0 ;
  wire \mem_reg[6][16]_srl7_n_0 ;
  wire \mem_reg[6][17]_srl7_n_0 ;
  wire \mem_reg[6][18]_srl7_n_0 ;
  wire \mem_reg[6][19]_srl7_n_0 ;
  wire \mem_reg[6][20]_srl7_n_0 ;
  wire \mem_reg[6][21]_srl7_n_0 ;
  wire \mem_reg[6][22]_srl7_n_0 ;
  wire \mem_reg[6][23]_srl7_n_0 ;
  wire \mem_reg[6][24]_srl7_n_0 ;
  wire \mem_reg[6][25]_srl7_n_0 ;
  wire \mem_reg[6][26]_srl7_n_0 ;
  wire \mem_reg[6][27]_srl7_n_0 ;
  wire \mem_reg[6][28]_srl7_n_0 ;
  wire \mem_reg[6][29]_srl7_n_0 ;
  wire \mem_reg[6][2]_srl7_n_0 ;
  wire \mem_reg[6][30]_srl7_n_0 ;
  wire \mem_reg[6][31]_srl7_n_0 ;
  wire \mem_reg[6][32]_srl7_n_0 ;
  wire \mem_reg[6][33]_srl7_n_0 ;
  wire \mem_reg[6][34]_srl7_n_0 ;
  wire \mem_reg[6][35]_srl7_n_0 ;
  wire \mem_reg[6][3]_srl7_n_0 ;
  wire \mem_reg[6][4]_srl7_n_0 ;
  wire \mem_reg[6][5]_srl7_n_0 ;
  wire \mem_reg[6][6]_srl7_n_0 ;
  wire \mem_reg[6][7]_srl7_n_0 ;
  wire \mem_reg[6][8]_srl7_n_0 ;
  wire \mem_reg[6][9]_srl7_n_0 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[35]_i_1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .I3(\dout_reg[2]_0 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][10]_srl7_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][11]_srl7_n_0 ),
        .Q(Q[9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][12]_srl7_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][13]_srl7_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][14]_srl7_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][15]_srl7_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][16]_srl7_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][17]_srl7_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][18]_srl7_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][19]_srl7_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][20]_srl7_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][21]_srl7_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][22]_srl7_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][23]_srl7_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][24]_srl7_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][25]_srl7_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][26]_srl7_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][27]_srl7_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][28]_srl7_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][29]_srl7_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][2]_srl7_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][30]_srl7_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][31]_srl7_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][32]_srl7_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][33]_srl7_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][34]_srl7_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][35]_srl7_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][3]_srl7_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][4]_srl7_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][5]_srl7_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][6]_srl7_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][7]_srl7_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][8]_srl7_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[6][9]_srl7_n_0 ),
        .Q(Q[7]),
        .R(SR));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][10]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[6][10]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][11]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[6][11]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][12]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[6][12]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][13]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[6][13]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][14]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[6][14]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][15]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[6][15]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][16]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][16]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[6][16]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][17]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][17]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[6][17]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][18]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][18]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[6][18]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][19]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][19]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[6][19]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][20]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][20]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[6][20]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][21]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][21]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[6][21]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][22]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][22]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[6][22]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][23]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][23]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[6][23]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][24]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][24]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[6][24]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][25]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][25]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[6][25]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][26]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][26]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[6][26]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][27]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][27]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[6][27]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][28]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][28]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[6][28]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][29]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][29]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[6][29]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][2]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[6][2]_srl7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[6][2]_srl7_i_1 
       (.I0(\dout_reg[35]_0 ),
        .I1(AWVALID_Dummy_0),
        .O(push));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][30]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][30]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[6][30]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][31]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][31]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[6][31]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][32]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][32]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[6][32]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][33]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][33]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[6][33]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][34]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][34]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[6][34]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][35]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][35]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[6][35]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][3]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[6][3]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][4]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[6][4]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][5]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[6][5]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][6]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[6][6]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][7]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[6][7]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][8]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[6][8]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[6][9]_srl7 
       (.A0(\dout_reg[35]_1 ),
        .A1(\dout_reg[35]_2 ),
        .A2(\dout_reg[35]_3 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[6][9]_srl7_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_ca_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_srl__parameterized4
   (D,
    req_en__0,
    pop,
    data_en__3,
    WVALID_Dummy_reg,
    push,
    \dout_reg[36]_0 ,
    dout_vld_reg,
    dout_vld_reg_0,
    Q,
    flying_req_reg,
    flying_req_reg_0,
    m_axi_ca_WREADY,
    fifo_valid,
    \dout_reg[0]_0 ,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[36]_1 ,
    ap_clk,
    SR);
  output [3:0]D;
  output req_en__0;
  output pop;
  output data_en__3;
  output [0:0]WVALID_Dummy_reg;
  output push;
  output [36:0]\dout_reg[36]_0 ;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  input [4:0]Q;
  input flying_req_reg;
  input flying_req_reg_0;
  input m_axi_ca_WREADY;
  input fifo_valid;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input [3:0]\dout_reg[36]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire data_en__3;
  wire \dout_reg[0]_0 ;
  wire [36:0]\dout_reg[36]_0 ;
  wire [3:0]\dout_reg[36]_1 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_0 ;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire m_axi_ca_WREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[35]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[31]_i_1 
       (.I0(m_axi_ca_WREADY),
        .I1(flying_req_reg),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[36]),
        .I1(push),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[0] ),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_ca_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(\last_cnt[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_ca_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\last_cnt_reg[0]_0 ),
        .I1(\last_cnt_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB3BBB0)) 
    \state[0]_i_2 
       (.I0(p_8_in),
        .I1(flying_req_reg),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(flying_req_reg_0),
        .O(req_en__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_store
   (wrsp_type,
    ca_AWREADY,
    WVALID_Dummy,
    ca_WREADY,
    ca_BVALID,
    ursp_ready,
    AWVALID_Dummy,
    E,
    p_4_in,
    empty_n_reg,
    empty_n_reg_0,
    D,
    dout,
    ap_clk,
    SR,
    dout_vld_reg,
    dout_vld_reg_0,
    ap_rst_n,
    push,
    WEBWE,
    \raddr_reg_reg[0] ,
    pop_0,
    AWREADY_Dummy,
    mOutPtr18_out,
    Q,
    last_resp,
    need_wrsp,
    in,
    \mOutPtr_reg[4] ,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output wrsp_type;
  output ca_AWREADY;
  output WVALID_Dummy;
  output ca_WREADY;
  output ca_BVALID;
  output ursp_ready;
  output AWVALID_Dummy;
  output [0:0]E;
  output p_4_in;
  output empty_n_reg;
  output empty_n_reg_0;
  output [46:0]D;
  output [35:0]dout;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg;
  input dout_vld_reg_0;
  input ap_rst_n;
  input push;
  input [0:0]WEBWE;
  input \raddr_reg_reg[0] ;
  input pop_0;
  input AWREADY_Dummy;
  input mOutPtr18_out;
  input [0:0]Q;
  input last_resp;
  input need_wrsp;
  input [45:0]in;
  input [0:0]\mOutPtr_reg[4] ;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]din;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [46:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire [31:0]din;
  wire [35:0]dout;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wrsp_n_3;
  wire [45:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire [0:0]\mOutPtr_reg[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire need_wrsp;
  wire next_wreq;
  wire p_4_in;
  wire pop_0;
  wire push;
  wire push_0;
  wire push__0;
  wire \raddr_reg_reg[0] ;
  wire [18:2]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__2_n_0;
  wire tmp_len0_carry__2_n_1;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__3_n_3;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire ursp_ready;
  wire valid_length;
  wire [15:0]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [0:0]NLW_tmp_len0_carry_O_UNCONNECTED;
  wire [3:1]NLW_tmp_len0_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry__3_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized0 buff_wdata
       (.SR(SR),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ca_WREADY(ca_WREADY),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4] ),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .\raddr_reg_reg[0] (\raddr_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1__1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q({wreq_len,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49}),
        .S({fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ca_AWREADY(ca_AWREADY),
        .\dout_reg[0] (AWVALID_Dummy),
        .\dout_reg[34] ({fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60}),
        .\dout_reg[38] ({fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57}),
        .\dout_reg[46] ({fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64}),
        .\dout_reg[47] (fifo_wreq_n_65),
        .in(in),
        .push(push),
        .push_0(push_0),
        .s_ready_t_reg(fifo_wreq_n_66),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(next_wreq),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(ursp_ready),
        .full_n_reg_0(fifo_wrsp_n_3),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .pop_0(pop_0),
        .push(push_0),
        .push__0(push__0),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(D[7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({wreq_len[2:0],1'b0}),
        .O({tmp_len0[4:2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,1'b1}));
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[6:3]),
        .O(tmp_len0[8:5]),
        .S({fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57}));
  CARRY4 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[10:7]),
        .O(tmp_len0[12:9]),
        .S({fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53}));
  CARRY4 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CO({tmp_len0_carry__2_n_0,tmp_len0_carry__2_n_1,tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[14:11]),
        .O(tmp_len0[16:13]),
        .S({fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64}));
  CARRY4 tmp_len0_carry__3
       (.CI(tmp_len0_carry__2_n_0),
        .CO({NLW_tmp_len0_carry__3_CO_UNCONNECTED[3:1],tmp_len0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,wreq_len[15]}),
        .O({NLW_tmp_len0_carry__3_O_UNCONNECTED[3:2],tmp_len0[18:17]}),
        .S({1'b0,1'b0,1'b1,fifo_wreq_n_65}));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[10]),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[11]),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[12]),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[13]),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[14]),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[15]),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[16]),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[17]),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[18]),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[2]),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[3]),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[4]),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[5]),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[8]),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[9]),
        .Q(D[37]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_66),
        .Q(AWVALID_Dummy),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized2 user_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ca_BVALID(ca_BVALID),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg_0),
        .\mOutPtr_reg[0]_0 (fifo_wrsp_n_3),
        .pop_0(pop_0),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_throttle
   (AWREADY_Dummy_1,
    WREADY_Dummy,
    E,
    m_axi_ca_WVALID,
    \dout_reg[36] ,
    empty_n_reg,
    empty_n_reg_0,
    m_axi_ca_AWVALID,
    \data_p1_reg[35] ,
    SR,
    ap_clk,
    ap_rst_n,
    AWVALID_Dummy_0,
    \last_cnt_reg[0]_0 ,
    burst_valid,
    WVALID_Dummy,
    m_axi_ca_WREADY,
    \dout_reg[36]_0 ,
    dout_vld_reg,
    m_axi_ca_AWREADY,
    in,
    dout);
  output AWREADY_Dummy_1;
  output WREADY_Dummy;
  output [0:0]E;
  output m_axi_ca_WVALID;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg;
  output empty_n_reg_0;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWVALID_Dummy_0;
  input \last_cnt_reg[0]_0 ;
  input burst_valid;
  input WVALID_Dummy;
  input m_axi_ca_WREADY;
  input \dout_reg[36]_0 ;
  input dout_vld_reg;
  input m_axi_ca_AWREADY;
  input [33:0]in;
  input [35:0]dout;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire [0:0]E;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_fifo_n_2;
  wire data_fifo_n_3;
  wire data_fifo_n_4;
  wire data_fifo_n_49;
  wire data_fifo_n_5;
  wire data_fifo_n_8;
  wire [33:0]\data_p1_reg[35] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire flying_req_reg_n_0;
  wire [33:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_2;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_3;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_4;
  wire req_fifo_n_5;
  wire req_fifo_n_6;
  wire req_fifo_n_7;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_1;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_2,data_fifo_n_3,data_fifo_n_4,data_fifo_n_5}),
        .E(E),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(data_fifo_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\dout_reg[36] (\dout_reg[36] ),
        .dout_vld_reg_0(load_p2),
        .dout_vld_reg_1(data_fifo_n_49),
        .dout_vld_reg_2(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .flying_req_reg(flying_req_reg_n_0),
        .flying_req_reg_0(rs_req_n_1),
        .full_n_reg_0(WREADY_Dummy),
        .in({\dout_reg[36]_0 ,dout}),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_49),
        .Q(flying_req_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_5),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_4),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_3),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_8),
        .D(data_fifo_n_2),
        .Q(last_cnt_reg[4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized5 req_fifo
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(AWREADY_Dummy_1),
        .in(in),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35}),
        .E(load_p2),
        .Q(last_cnt_reg[4:3]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[35]_0 (\data_p1_reg[35] ),
        .\last_cnt_reg[4] (rs_req_n_1),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_write
   (SR,
    last_resp,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    dout_vld_reg,
    Q,
    m_axi_ca_WVALID,
    \dout_reg[36] ,
    empty_n_reg,
    ap_rst_n_0,
    dout_vld_reg_0,
    empty_n_reg_0,
    m_axi_ca_AWVALID,
    \data_p1_reg[35] ,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    dout_vld_reg_1,
    AWVALID_Dummy,
    p_4_in,
    m_axi_ca_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_ca_BVALID,
    D,
    m_axi_ca_AWREADY,
    dout,
    E);
  output [0:0]SR;
  output last_resp;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output dout_vld_reg;
  output [0:0]Q;
  output m_axi_ca_WVALID;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg;
  output ap_rst_n_0;
  output dout_vld_reg_0;
  output empty_n_reg_0;
  output m_axi_ca_AWVALID;
  output [33:0]\data_p1_reg[35] ;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input dout_vld_reg_1;
  input AWVALID_Dummy;
  input p_4_in;
  input m_axi_ca_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_ca_BVALID;
  input [46:0]D;
  input m_axi_ca_AWREADY;
  input [35:0]dout;
  input [0:0]E;

  wire [31:2]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [46:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire [33:0]\data_p1_reg[35] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_burst_n_1;
  wire fifo_burst_n_4;
  wire fifo_burst_n_5;
  wire fifo_burst_n_8;
  wire last_resp;
  wire \len_cnt[7]_i_4_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_ca_AWREADY;
  wire m_axi_ca_AWVALID;
  wire m_axi_ca_BVALID;
  wire m_axi_ca_WREADY;
  wire m_axi_ca_WVALID;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire [3:0]ost_ctrl_len;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [7:0]p_0_in;
  wire p_12_in;
  wire p_3_in;
  wire p_4_in;
  wire pop;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire ursp_ready;
  wire wreq_burst_conv_n_38;
  wire wrsp_type;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_5),
        .Q(WLAST_Dummy_reg_n_0),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_4),
        .Q(WVALID_Dummy_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_0),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(fifo_burst_n_8),
        .burst_valid(burst_valid),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(fifo_burst_n_4),
        .dout_vld_reg_2(dout_vld_reg_0),
        .full_n_reg_0(fifo_burst_n_1),
        .in(ost_ctrl_len),
        .\mOutPtr_reg[0]_0 (wreq_burst_conv_n_38),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_12_in(p_12_in),
        .pop(pop),
        .push(push_0),
        .\raddr_reg_reg[0] (dout_vld_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_fifo__parameterized1_6 fifo_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(need_wrsp),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_4_in(p_4_in),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_ca_BVALID(m_axi_ca_BVALID),
        .p_4_in(p_4_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_burst_converter wreq_burst_conv
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .D(D),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.sect_handling_reg_0 (wreq_burst_conv_n_38),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\mOutPtr_reg[3] (fifo_burst_n_1),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_12_in(p_12_in),
        .pop(pop),
        .push(push_0),
        .push_0(push),
        .s_ready_t_reg(AWREADY_Dummy),
        .\sect_len_buf_reg[3]_0 (ost_ctrl_len));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_ca_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .E(p_3_in),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\data_p1_reg[35] (\data_p1_reg[35] ),
        .dout(dout),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (WLAST_Dummy_reg_n_0),
        .dout_vld_reg(dout_vld_reg_1),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_0),
        .m_axi_ca_AWREADY(m_axi_ca_AWREADY),
        .m_axi_ca_AWVALID(m_axi_ca_AWVALID),
        .m_axi_ca_WREADY(m_axi_ca_WREADY),
        .m_axi_ca_WVALID(m_axi_ca_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_control_s_axi
   (s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    Q,
    \int_addr_b0_reg[31]_0 ,
    \int_addr_c0_reg[31]_0 ,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_WVALID,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARADDR);
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [30:0]Q;
  output [30:0]\int_addr_b0_reg[31]_0 ;
  output [30:0]\int_addr_c0_reg[31]_0 ;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input s_axi_control_WVALID;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input [5:0]s_axi_control_ARADDR;

  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [30:0]Q;
  wire [0:0]addr_a0;
  wire [0:0]addr_b0;
  wire [0:0]addr_c0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire int_addr_a0;
  wire [31:0]int_addr_a00;
  wire \int_addr_a0[31]_i_3_n_0 ;
  wire int_addr_b0;
  wire [31:0]int_addr_b00;
  wire [30:0]\int_addr_b0_reg[31]_0 ;
  wire int_addr_c0;
  wire [31:0]int_addr_c00;
  wire \int_addr_c0[31]_i_3_n_0 ;
  wire [30:0]\int_addr_c0_reg[31]_0 ;
  wire [31:0]rdata;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8F888FBB)) 
    \FSM_onehot_wstate[1]_i_1__0 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[2]_i_1__0 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hD5C0)) 
    \FSM_onehot_wstate[3]_i_1__0 
       (.I0(s_axi_control_BREADY),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1__0_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_a0),
        .O(int_addr_a00[0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[9]),
        .O(int_addr_a00[10]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[10]),
        .O(int_addr_a00[11]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[11]),
        .O(int_addr_a00[12]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[12]),
        .O(int_addr_a00[13]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[13]),
        .O(int_addr_a00[14]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[14]),
        .O(int_addr_a00[15]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[15]),
        .O(int_addr_a00[16]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[16]),
        .O(int_addr_a00[17]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[17]),
        .O(int_addr_a00[18]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[18]),
        .O(int_addr_a00[19]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[0]),
        .O(int_addr_a00[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[19]),
        .O(int_addr_a00[20]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[20]),
        .O(int_addr_a00[21]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[21]),
        .O(int_addr_a00[22]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[22]),
        .O(int_addr_a00[23]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[23]),
        .O(int_addr_a00[24]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[24]),
        .O(int_addr_a00[25]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[25]),
        .O(int_addr_a00[26]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[26]),
        .O(int_addr_a00[27]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[27]),
        .O(int_addr_a00[28]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[28]),
        .O(int_addr_a00[29]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[1]),
        .O(int_addr_a00[2]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[29]),
        .O(int_addr_a00[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_addr_a0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_addr_a0[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_a0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[30]),
        .O(int_addr_a00[31]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_addr_a0[31]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_addr_a0[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[2]),
        .O(int_addr_a00[3]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[3]),
        .O(int_addr_a00[4]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[4]),
        .O(int_addr_a00[5]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[5]),
        .O(int_addr_a00[6]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[6]),
        .O(int_addr_a00[7]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[7]),
        .O(int_addr_a00[8]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_a0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[8]),
        .O(int_addr_a00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[0]),
        .Q(addr_a0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[10]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[11]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[12]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[13]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[14]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[15]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[16]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[17]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[18]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[19]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[1]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[20]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[21]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[22]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[23]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[24]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[25]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[26]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[27]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[28]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[29]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[30]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[31]),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[3]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[4]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[5]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[6]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[7]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[8]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_a0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_a0),
        .D(int_addr_a00[9]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_b0),
        .O(int_addr_b00[0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[31]_0 [9]),
        .O(int_addr_b00[10]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[31]_0 [10]),
        .O(int_addr_b00[11]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[31]_0 [11]),
        .O(int_addr_b00[12]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[31]_0 [12]),
        .O(int_addr_b00[13]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[31]_0 [13]),
        .O(int_addr_b00[14]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[31]_0 [14]),
        .O(int_addr_b00[15]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[31]_0 [15]),
        .O(int_addr_b00[16]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[31]_0 [16]),
        .O(int_addr_b00[17]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[31]_0 [17]),
        .O(int_addr_b00[18]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[31]_0 [18]),
        .O(int_addr_b00[19]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[31]_0 [0]),
        .O(int_addr_b00[1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[31]_0 [19]),
        .O(int_addr_b00[20]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[31]_0 [20]),
        .O(int_addr_b00[21]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[31]_0 [21]),
        .O(int_addr_b00[22]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_b0_reg[31]_0 [22]),
        .O(int_addr_b00[23]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[31]_0 [23]),
        .O(int_addr_b00[24]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[31]_0 [24]),
        .O(int_addr_b00[25]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[31]_0 [25]),
        .O(int_addr_b00[26]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[31]_0 [26]),
        .O(int_addr_b00[27]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[31]_0 [27]),
        .O(int_addr_b00[28]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[31]_0 [28]),
        .O(int_addr_b00[29]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[31]_0 [1]),
        .O(int_addr_b00[2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[31]_0 [29]),
        .O(int_addr_b00[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_addr_b0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\int_addr_a0[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_b0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_b0_reg[31]_0 [30]),
        .O(int_addr_b00[31]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[31]_0 [2]),
        .O(int_addr_b00[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[31]_0 [3]),
        .O(int_addr_b00[4]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[31]_0 [4]),
        .O(int_addr_b00[5]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[31]_0 [5]),
        .O(int_addr_b00[6]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_b0_reg[31]_0 [6]),
        .O(int_addr_b00[7]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[31]_0 [7]),
        .O(int_addr_b00[8]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_b0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_b0_reg[31]_0 [8]),
        .O(int_addr_b00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[0]),
        .Q(addr_b0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[10]),
        .Q(\int_addr_b0_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[11]),
        .Q(\int_addr_b0_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[12]),
        .Q(\int_addr_b0_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[13]),
        .Q(\int_addr_b0_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[14]),
        .Q(\int_addr_b0_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[15]),
        .Q(\int_addr_b0_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[16]),
        .Q(\int_addr_b0_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[17]),
        .Q(\int_addr_b0_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[18]),
        .Q(\int_addr_b0_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[19]),
        .Q(\int_addr_b0_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[1]),
        .Q(\int_addr_b0_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[20]),
        .Q(\int_addr_b0_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[21]),
        .Q(\int_addr_b0_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[22]),
        .Q(\int_addr_b0_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[23]),
        .Q(\int_addr_b0_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[24]),
        .Q(\int_addr_b0_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[25]),
        .Q(\int_addr_b0_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[26]),
        .Q(\int_addr_b0_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[27]),
        .Q(\int_addr_b0_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[28]),
        .Q(\int_addr_b0_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[29]),
        .Q(\int_addr_b0_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[2]),
        .Q(\int_addr_b0_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[30]),
        .Q(\int_addr_b0_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[31]),
        .Q(\int_addr_b0_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[3]),
        .Q(\int_addr_b0_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[4]),
        .Q(\int_addr_b0_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[5]),
        .Q(\int_addr_b0_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[6]),
        .Q(\int_addr_b0_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[7]),
        .Q(\int_addr_b0_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[8]),
        .Q(\int_addr_b0_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_b0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_b0),
        .D(int_addr_b00[9]),
        .Q(\int_addr_b0_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(addr_c0),
        .O(int_addr_c00[0]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [9]),
        .O(int_addr_c00[10]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [10]),
        .O(int_addr_c00[11]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [11]),
        .O(int_addr_c00[12]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [12]),
        .O(int_addr_c00[13]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [13]),
        .O(int_addr_c00[14]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [14]),
        .O(int_addr_c00[15]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [15]),
        .O(int_addr_c00[16]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [16]),
        .O(int_addr_c00[17]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [17]),
        .O(int_addr_c00[18]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [18]),
        .O(int_addr_c00[19]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [0]),
        .O(int_addr_c00[1]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [19]),
        .O(int_addr_c00[20]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [20]),
        .O(int_addr_c00[21]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [21]),
        .O(int_addr_c00[22]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_addr_c0_reg[31]_0 [22]),
        .O(int_addr_c00[23]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [23]),
        .O(int_addr_c00[24]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [24]),
        .O(int_addr_c00[25]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [25]),
        .O(int_addr_c00[26]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [26]),
        .O(int_addr_c00[27]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [27]),
        .O(int_addr_c00[28]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [28]),
        .O(int_addr_c00[29]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [1]),
        .O(int_addr_c00[2]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [29]),
        .O(int_addr_c00[30]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \int_addr_c0[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_addr_c0[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_addr_c0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_addr_c0_reg[31]_0 [30]),
        .O(int_addr_c00[31]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \int_addr_c0[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[0] ),
        .O(\int_addr_c0[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [2]),
        .O(int_addr_c00[3]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [3]),
        .O(int_addr_c00[4]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [4]),
        .O(int_addr_c00[5]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [5]),
        .O(int_addr_c00[6]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_addr_c0_reg[31]_0 [6]),
        .O(int_addr_c00[7]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [7]),
        .O(int_addr_c00[8]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_addr_c0[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_addr_c0_reg[31]_0 [8]),
        .O(int_addr_c00[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[0] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[0]),
        .Q(addr_c0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[10] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[10]),
        .Q(\int_addr_c0_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[11] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[11]),
        .Q(\int_addr_c0_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[12] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[12]),
        .Q(\int_addr_c0_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[13] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[13]),
        .Q(\int_addr_c0_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[14] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[14]),
        .Q(\int_addr_c0_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[15] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[15]),
        .Q(\int_addr_c0_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[16] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[16]),
        .Q(\int_addr_c0_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[17] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[17]),
        .Q(\int_addr_c0_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[18] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[18]),
        .Q(\int_addr_c0_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[19] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[19]),
        .Q(\int_addr_c0_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[1] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[1]),
        .Q(\int_addr_c0_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[20] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[20]),
        .Q(\int_addr_c0_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[21] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[21]),
        .Q(\int_addr_c0_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[22] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[22]),
        .Q(\int_addr_c0_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[23] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[23]),
        .Q(\int_addr_c0_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[24] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[24]),
        .Q(\int_addr_c0_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[25] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[25]),
        .Q(\int_addr_c0_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[26] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[26]),
        .Q(\int_addr_c0_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[27] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[27]),
        .Q(\int_addr_c0_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[28] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[28]),
        .Q(\int_addr_c0_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[29] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[29]),
        .Q(\int_addr_c0_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[2] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[2]),
        .Q(\int_addr_c0_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[30] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[30]),
        .Q(\int_addr_c0_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[31] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[31]),
        .Q(\int_addr_c0_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[3] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[3]),
        .Q(\int_addr_c0_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[4] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[4]),
        .Q(\int_addr_c0_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[5] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[5]),
        .Q(\int_addr_c0_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[6] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[6]),
        .Q(\int_addr_c0_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[7] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[7]),
        .Q(\int_addr_c0_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[8] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[8]),
        .Q(\int_addr_c0_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_addr_c0_reg[9] 
       (.C(ap_clk),
        .CE(int_addr_c0),
        .D(int_addr_c00[9]),
        .Q(\int_addr_c0_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(addr_a0),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(addr_b0),
        .I4(addr_c0),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[9]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [9]),
        .I4(\int_addr_c0_reg[31]_0 [9]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[10]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [10]),
        .I4(\int_addr_c0_reg[31]_0 [10]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[11]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [11]),
        .I4(\int_addr_c0_reg[31]_0 [11]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[12]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [12]),
        .I4(\int_addr_c0_reg[31]_0 [12]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[13]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [13]),
        .I4(\int_addr_c0_reg[31]_0 [13]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[14]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [14]),
        .I4(\int_addr_c0_reg[31]_0 [14]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[15]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [15]),
        .I4(\int_addr_c0_reg[31]_0 [15]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[16]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [16]),
        .I4(\int_addr_c0_reg[31]_0 [16]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[17]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [17]),
        .I4(\int_addr_c0_reg[31]_0 [17]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[18]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [18]),
        .I4(\int_addr_c0_reg[31]_0 [18]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [0]),
        .I4(\int_addr_c0_reg[31]_0 [0]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[19]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [19]),
        .I4(\int_addr_c0_reg[31]_0 [19]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[20]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [20]),
        .I4(\int_addr_c0_reg[31]_0 [20]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[21]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [21]),
        .I4(\int_addr_c0_reg[31]_0 [21]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[22]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [22]),
        .I4(\int_addr_c0_reg[31]_0 [22]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[23]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [23]),
        .I4(\int_addr_c0_reg[31]_0 [23]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[24]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [24]),
        .I4(\int_addr_c0_reg[31]_0 [24]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[25]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [25]),
        .I4(\int_addr_c0_reg[31]_0 [25]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[26]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [26]),
        .I4(\int_addr_c0_reg[31]_0 [26]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[27]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [27]),
        .I4(\int_addr_c0_reg[31]_0 [27]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[28]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [28]),
        .I4(\int_addr_c0_reg[31]_0 [28]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [1]),
        .I4(\int_addr_c0_reg[31]_0 [1]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[29]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [29]),
        .I4(\int_addr_c0_reg[31]_0 [29]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[30]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [30]),
        .I4(\int_addr_c0_reg[31]_0 [30]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [2]),
        .I4(\int_addr_c0_reg[31]_0 [2]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[3]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [3]),
        .I4(\int_addr_c0_reg[31]_0 [3]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[4]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [4]),
        .I4(\int_addr_c0_reg[31]_0 [4]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [5]),
        .I4(\int_addr_c0_reg[31]_0 [5]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [6]),
        .I4(\int_addr_c0_reg[31]_0 [6]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [7]),
        .I4(\int_addr_c0_reg[31]_0 [7]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_1__0 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(Q[8]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_addr_b0_reg[31]_0 [8]),
        .I4(\int_addr_c0_reg[31]_0 [8]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__2 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w15_d2_S
   (lshr_ln130_cast_loc_channel_empty_n,
    push,
    ap_sync_channel_write_lshr_ln130_cast_loc_channel,
    \SRL_SIG_reg[1][14] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel,
    ap_done_reg,
    Block_entry89_proc_U0_ap_ready,
    Loop_VITIS_LOOP_133_1_proc_U0_ap_ready,
    D);
  output lshr_ln130_cast_loc_channel_empty_n;
  output push;
  output ap_sync_channel_write_lshr_ln130_cast_loc_channel;
  output [14:0]\SRL_SIG_reg[1][14] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel;
  input ap_done_reg;
  input Block_entry89_proc_U0_ap_ready;
  input Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  input [14:0]D;

  wire Block_entry89_proc_U0_ap_ready;
  wire [14:0]D;
  wire Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  wire [14:0]\SRL_SIG_reg[1][14] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_lshr_ln130_cast_loc_channel;
  wire ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel;
  wire empty_n_i_1__0_n_0;
  wire full_n_i_1__17_n_0;
  wire full_n_i_2__17_n_0;
  wire lshr_ln130_cast_loc_channel_empty_n;
  wire lshr_ln130_cast_loc_channel_full_n;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w15_d2_S_ShiftReg_5 U_shell_top_fifo_w15_d2_S_ShiftReg
       (.Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .D(D),
        .E(push),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel(ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel),
        .bound_reg_800_reg(\mOutPtr_reg_n_0_[0] ),
        .bound_reg_800_reg_0(\mOutPtr_reg_n_0_[2] ),
        .lshr_ln130_cast_loc_channel_full_n(lshr_ln130_cast_loc_channel_full_n));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel),
        .I1(lshr_ln130_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(Block_entry89_proc_U0_ap_ready),
        .O(ap_sync_channel_write_lshr_ln130_cast_loc_channel));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I5(lshr_ln130_cast_loc_channel_empty_n),
        .O(empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(lshr_ln130_cast_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__17
       (.I0(full_n_i_2__17_n_0),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(lshr_ln130_cast_loc_channel_full_n),
        .O(full_n_i_1__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__17
       (.I0(lshr_ln130_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push),
        .O(full_n_i_2__17_n_0));
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__5
       (.I0(lshr_ln130_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__17_n_0),
        .Q(lshr_ln130_cast_loc_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(lshr_ln130_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(lshr_ln130_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I4(lshr_ln130_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w15_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w15_d2_S_0
   (lshr_ln131_cast_loc_channel_empty_n,
    lshr_ln131_cast_loc_channel_full_n,
    \ap_CS_fsm_reg[2] ,
    \SRL_SIG_reg[1][14] ,
    B,
    \i_fu_180_reg[0] ,
    ap_sync_channel_write_lshr_ln131_cast_loc_channel,
    Loop_VITIS_LOOP_133_1_proc_U0_ap_start,
    \j_fu_176_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    \trunc_ln141_reg_823_reg[13] ,
    \j_fu_176_reg[0]_i_2 ,
    out,
    \mOutPtr_reg[0]_0 ,
    ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel,
    ap_done_reg,
    Block_entry89_proc_U0_ap_ready,
    lshr_ln130_cast_loc_channel_empty_n,
    m_cast_loc_channel_empty_n,
    ap_start,
    \ap_CS_fsm_reg[0] ,
    Loop_VITIS_LOOP_133_1_proc_U0_ap_ready,
    D);
  output lshr_ln131_cast_loc_channel_empty_n;
  output lshr_ln131_cast_loc_channel_full_n;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]\SRL_SIG_reg[1][14] ;
  output [14:0]B;
  output [0:0]\i_fu_180_reg[0] ;
  output ap_sync_channel_write_lshr_ln131_cast_loc_channel;
  output Loop_VITIS_LOOP_133_1_proc_U0_ap_start;
  output [0:0]\j_fu_176_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\trunc_ln141_reg_823_reg[13] ;
  input [14:0]\j_fu_176_reg[0]_i_2 ;
  input [0:0]out;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel;
  input ap_done_reg;
  input Block_entry89_proc_U0_ap_ready;
  input lshr_ln130_cast_loc_channel_empty_n;
  input m_cast_loc_channel_empty_n;
  input ap_start;
  input \ap_CS_fsm_reg[0] ;
  input Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  input [14:0]D;

  wire [14:0]B;
  wire Block_entry89_proc_U0_ap_ready;
  wire [14:0]D;
  wire Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  wire Loop_VITIS_LOOP_133_1_proc_U0_ap_start;
  wire [0:0]\SRL_SIG_reg[1][14] ;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_lshr_ln131_cast_loc_channel;
  wire ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel;
  wire empty_n_i_1__1_n_0;
  wire full_n_i_1__18_n_0;
  wire full_n_i_2__18_n_0;
  wire [0:0]\i_fu_180_reg[0] ;
  wire \j_fu_176[0]_i_14_n_0 ;
  wire [0:0]\j_fu_176_reg[0] ;
  wire [14:0]\j_fu_176_reg[0]_i_2 ;
  wire lshr_ln130_cast_loc_channel_empty_n;
  wire lshr_ln131_cast_loc_channel_empty_n;
  wire lshr_ln131_cast_loc_channel_full_n;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire m_cast_loc_channel_empty_n;
  wire [0:0]out;
  wire push;
  wire [0:0]\trunc_ln141_reg_823_reg[13] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w15_d2_S_ShiftReg U_shell_top_fifo_w15_d2_S_ShiftReg
       (.B(B),
        .Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .CO(\SRL_SIG_reg[1][14] ),
        .D(D),
        .\SRL_SIG_reg[0][14]_0 (lshr_ln131_cast_loc_channel_full_n),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel(ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel),
        .bound_reg_800_reg(\mOutPtr_reg_n_0_[0] ),
        .bound_reg_800_reg_0(\mOutPtr_reg_n_0_[2] ),
        .\i_fu_180_reg[0] (\i_fu_180_reg[0] ),
        .\j_fu_176[0]_i_4_0 (\j_fu_176[0]_i_14_n_0 ),
        .\j_fu_176_reg[0] (\j_fu_176_reg[0] ),
        .\j_fu_176_reg[0]_i_2_0 (\j_fu_176_reg[0]_i_2 ),
        .out(out),
        .push(push),
        .\trunc_ln141_reg_823_reg[13] (\trunc_ln141_reg_823_reg[13] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(lshr_ln131_cast_loc_channel_empty_n),
        .I1(lshr_ln130_cast_loc_channel_empty_n),
        .I2(m_cast_loc_channel_empty_n),
        .I3(ap_start),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(Loop_VITIS_LOOP_133_1_proc_U0_ap_start));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel),
        .I1(lshr_ln131_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(Block_entry89_proc_U0_ap_ready),
        .O(ap_sync_channel_write_lshr_ln131_cast_loc_channel));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I5(lshr_ln131_cast_loc_channel_empty_n),
        .O(empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(lshr_ln131_cast_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__18
       (.I0(full_n_i_2__18_n_0),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(lshr_ln131_cast_loc_channel_full_n),
        .O(full_n_i_1__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__18
       (.I0(lshr_ln131_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\trunc_ln141_reg_823_reg[13] ),
        .I3(push),
        .O(full_n_i_2__18_n_0));
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__6
       (.I0(lshr_ln131_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\trunc_ln141_reg_823_reg[13] ),
        .I3(push),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_0),
        .Q(lshr_ln131_cast_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_176[0]_i_14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(\j_fu_176[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(lshr_ln131_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\trunc_ln141_reg_823_reg[13] ),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(\trunc_ln141_reg_823_reg[13] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(lshr_ln131_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I4(lshr_ln131_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w15_d2_S_ShiftReg
   (\ap_CS_fsm_reg[2] ,
    CO,
    B,
    \i_fu_180_reg[0] ,
    push,
    \j_fu_176_reg[0] ,
    \trunc_ln141_reg_823_reg[13] ,
    bound_reg_800_reg,
    bound_reg_800_reg_0,
    \j_fu_176_reg[0]_i_2_0 ,
    \j_fu_176[0]_i_4_0 ,
    out,
    ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel,
    \SRL_SIG_reg[0][14]_0 ,
    ap_done_reg,
    Block_entry89_proc_U0_ap_ready,
    D,
    ap_clk);
  output \ap_CS_fsm_reg[2] ;
  output [0:0]CO;
  output [14:0]B;
  output [0:0]\i_fu_180_reg[0] ;
  output push;
  output [0:0]\j_fu_176_reg[0] ;
  input [0:0]\trunc_ln141_reg_823_reg[13] ;
  input bound_reg_800_reg;
  input bound_reg_800_reg_0;
  input [14:0]\j_fu_176_reg[0]_i_2_0 ;
  input \j_fu_176[0]_i_4_0 ;
  input [0:0]out;
  input ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel;
  input \SRL_SIG_reg[0][14]_0 ;
  input ap_done_reg;
  input Block_entry89_proc_U0_ap_ready;
  input [14:0]D;
  input ap_clk;

  wire [14:0]B;
  wire Block_entry89_proc_U0_ap_ready;
  wire [0:0]CO;
  wire [14:0]D;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel;
  wire bound_reg_800_reg;
  wire bound_reg_800_reg_0;
  wire [0:0]\i_fu_180_reg[0] ;
  wire \j_fu_176[0]_i_10_n_0 ;
  wire \j_fu_176[0]_i_11_n_0 ;
  wire \j_fu_176[0]_i_12_n_0 ;
  wire \j_fu_176[0]_i_13_n_0 ;
  wire \j_fu_176[0]_i_4_0 ;
  wire \j_fu_176[0]_i_4_n_0 ;
  wire \j_fu_176[0]_i_5_n_0 ;
  wire \j_fu_176[0]_i_6_n_0 ;
  wire \j_fu_176[0]_i_7_n_0 ;
  wire \j_fu_176[0]_i_8_n_0 ;
  wire \j_fu_176[0]_i_9_n_0 ;
  wire [0:0]\j_fu_176_reg[0] ;
  wire [14:0]\j_fu_176_reg[0]_i_2_0 ;
  wire \j_fu_176_reg[0]_i_3_n_0 ;
  wire \j_fu_176_reg[0]_i_3_n_1 ;
  wire \j_fu_176_reg[0]_i_3_n_2 ;
  wire \j_fu_176_reg[0]_i_3_n_3 ;
  wire [0:0]out;
  wire push;
  wire [0:0]\trunc_ln141_reg_823_reg[13] ;
  wire [3:1]\NLW_j_fu_176_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_j_fu_176_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_j_fu_176_reg[0]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel),
        .I1(\SRL_SIG_reg[0][14]_0 ),
        .I2(ap_done_reg),
        .I3(Block_entry89_proc_U0_ap_ready),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_1
       (.I0(\SRL_SIG_reg_n_0_[1][14] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][14] ),
        .O(B[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_10
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_11
       (.I0(\SRL_SIG_reg_n_0_[1][4] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][4] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_12
       (.I0(\SRL_SIG_reg_n_0_[1][3] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][3] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_13
       (.I0(\SRL_SIG_reg_n_0_[1][2] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][2] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_14
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_15
       (.I0(\SRL_SIG_reg_n_0_[1][0] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_2
       (.I0(\SRL_SIG_reg_n_0_[1][13] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][13] ),
        .O(B[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_3
       (.I0(\SRL_SIG_reg_n_0_[1][12] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][12] ),
        .O(B[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_4
       (.I0(\SRL_SIG_reg_n_0_[1][11] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][11] ),
        .O(B[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][10] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][10] ),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][9] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][9] ),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][8] ),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][7] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][7] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_9
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][6] ),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_176[0]_i_1 
       (.I0(CO),
        .I1(\j_fu_176_reg[0]_i_2_0 [0]),
        .O(\j_fu_176_reg[0] ));
  LUT6 #(
    .INIT(64'h8882228244411141)) 
    \j_fu_176[0]_i_10 
       (.I0(\j_fu_176_reg[0]_i_2_0 [10]),
        .I1(\j_fu_176_reg[0]_i_2_0 [9]),
        .I2(\SRL_SIG_reg_n_0_[0][9] ),
        .I3(\j_fu_176[0]_i_4_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][9] ),
        .I5(B[10]),
        .O(\j_fu_176[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8882228244411141)) 
    \j_fu_176[0]_i_11 
       (.I0(\j_fu_176_reg[0]_i_2_0 [7]),
        .I1(\j_fu_176_reg[0]_i_2_0 [6]),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(\j_fu_176[0]_i_4_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][6] ),
        .I5(B[7]),
        .O(\j_fu_176[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8882228244411141)) 
    \j_fu_176[0]_i_12 
       (.I0(\j_fu_176_reg[0]_i_2_0 [4]),
        .I1(\j_fu_176_reg[0]_i_2_0 [3]),
        .I2(\SRL_SIG_reg_n_0_[0][3] ),
        .I3(\j_fu_176[0]_i_4_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][3] ),
        .I5(B[4]),
        .O(\j_fu_176[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8882228244411141)) 
    \j_fu_176[0]_i_13 
       (.I0(\j_fu_176_reg[0]_i_2_0 [1]),
        .I1(\j_fu_176_reg[0]_i_2_0 [0]),
        .I2(\SRL_SIG_reg_n_0_[0][0] ),
        .I3(\j_fu_176[0]_i_4_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][0] ),
        .I5(B[1]),
        .O(\j_fu_176[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \j_fu_176[0]_i_4 
       (.I0(\SRL_SIG_reg_n_0_[1][14] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][14] ),
        .I4(\j_fu_176[0]_i_9_n_0 ),
        .I5(\j_fu_176_reg[0]_i_2_0 [14]),
        .O(\j_fu_176[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \j_fu_176[0]_i_5 
       (.I0(\SRL_SIG_reg_n_0_[1][11] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][11] ),
        .I4(\j_fu_176[0]_i_10_n_0 ),
        .I5(\j_fu_176_reg[0]_i_2_0 [11]),
        .O(\j_fu_176[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \j_fu_176[0]_i_6 
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][8] ),
        .I4(\j_fu_176[0]_i_11_n_0 ),
        .I5(\j_fu_176_reg[0]_i_2_0 [8]),
        .O(\j_fu_176[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \j_fu_176[0]_i_7 
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .I4(\j_fu_176[0]_i_12_n_0 ),
        .I5(\j_fu_176_reg[0]_i_2_0 [5]),
        .O(\j_fu_176[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \j_fu_176[0]_i_8 
       (.I0(\SRL_SIG_reg_n_0_[1][2] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][2] ),
        .I4(\j_fu_176[0]_i_13_n_0 ),
        .I5(\j_fu_176_reg[0]_i_2_0 [2]),
        .O(\j_fu_176[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8882228244411141)) 
    \j_fu_176[0]_i_9 
       (.I0(\j_fu_176_reg[0]_i_2_0 [13]),
        .I1(\j_fu_176_reg[0]_i_2_0 [12]),
        .I2(\SRL_SIG_reg_n_0_[0][12] ),
        .I3(\j_fu_176[0]_i_4_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][12] ),
        .I5(B[13]),
        .O(\j_fu_176[0]_i_9_n_0 ));
  CARRY4 \j_fu_176_reg[0]_i_2 
       (.CI(\j_fu_176_reg[0]_i_3_n_0 ),
        .CO({\NLW_j_fu_176_reg[0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_fu_176_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\j_fu_176[0]_i_4_n_0 }));
  CARRY4 \j_fu_176_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_fu_176_reg[0]_i_3_n_0 ,\j_fu_176_reg[0]_i_3_n_1 ,\j_fu_176_reg[0]_i_3_n_2 ,\j_fu_176_reg[0]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_fu_176_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\j_fu_176[0]_i_5_n_0 ,\j_fu_176[0]_i_6_n_0 ,\j_fu_176[0]_i_7_n_0 ,\j_fu_176[0]_i_8_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln133_1_reg_838_reg_i_14
       (.I0(CO),
        .I1(out),
        .O(\i_fu_180_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln141_reg_823[13]_i_1 
       (.I0(CO),
        .I1(\trunc_ln141_reg_823_reg[13] ),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w15_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w15_d2_S_ShiftReg_5
   (E,
    \SRL_SIG_reg[1][14]_0 ,
    ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel,
    lshr_ln130_cast_loc_channel_full_n,
    ap_done_reg,
    Block_entry89_proc_U0_ap_ready,
    bound_reg_800_reg,
    bound_reg_800_reg_0,
    D,
    ap_clk);
  output [0:0]E;
  output [14:0]\SRL_SIG_reg[1][14]_0 ;
  input ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel;
  input lshr_ln130_cast_loc_channel_full_n;
  input ap_done_reg;
  input Block_entry89_proc_U0_ap_ready;
  input bound_reg_800_reg;
  input bound_reg_800_reg_0;
  input [14:0]D;
  input ap_clk;

  wire Block_entry89_proc_U0_ap_ready;
  wire [14:0]D;
  wire [0:0]E;
  wire [14:0]\SRL_SIG_reg[1][14]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel;
  wire bound_reg_800_reg;
  wire bound_reg_800_reg_0;
  wire lshr_ln130_cast_loc_channel_full_n;

  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel),
        .I1(lshr_ln130_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(Block_entry89_proc_U0_ap_ready),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_16
       (.I0(\SRL_SIG_reg_n_0_[1][14] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][14] ),
        .O(\SRL_SIG_reg[1][14]_0 [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_17
       (.I0(\SRL_SIG_reg_n_0_[1][13] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][13] ),
        .O(\SRL_SIG_reg[1][14]_0 [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_18
       (.I0(\SRL_SIG_reg_n_0_[1][12] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][12] ),
        .O(\SRL_SIG_reg[1][14]_0 [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_19
       (.I0(\SRL_SIG_reg_n_0_[1][11] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][11] ),
        .O(\SRL_SIG_reg[1][14]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_20
       (.I0(\SRL_SIG_reg_n_0_[1][10] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][10] ),
        .O(\SRL_SIG_reg[1][14]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_21
       (.I0(\SRL_SIG_reg_n_0_[1][9] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][9] ),
        .O(\SRL_SIG_reg[1][14]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_22
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][8] ),
        .O(\SRL_SIG_reg[1][14]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_23
       (.I0(\SRL_SIG_reg_n_0_[1][7] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][7] ),
        .O(\SRL_SIG_reg[1][14]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_24
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][6] ),
        .O(\SRL_SIG_reg[1][14]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_25
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .O(\SRL_SIG_reg[1][14]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_26
       (.I0(\SRL_SIG_reg_n_0_[1][4] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][4] ),
        .O(\SRL_SIG_reg[1][14]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_27
       (.I0(\SRL_SIG_reg_n_0_[1][3] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][3] ),
        .O(\SRL_SIG_reg[1][14]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_28
       (.I0(\SRL_SIG_reg_n_0_[1][2] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][2] ),
        .O(\SRL_SIG_reg[1][14]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_29
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][1] ),
        .O(\SRL_SIG_reg[1][14]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    bound_reg_800_reg_i_30
       (.I0(\SRL_SIG_reg_n_0_[1][0] ),
        .I1(bound_reg_800_reg),
        .I2(bound_reg_800_reg_0),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .O(\SRL_SIG_reg[1][14]_0 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w16_d2_S
   (sub27_cast_loc_channel_empty_n,
    sub27_cast_loc_channel_full_n,
    \int_a0_p_reg[1] ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 ,
    ap_idle,
    ap_sync_channel_write_sub27_cast_loc_channel,
    ap_rst_n_inv,
    ap_clk,
    out,
    \select_ln133_2_reg_813_reg[15]_i_3 ,
    \trunc_ln133_reg_818_reg[0] ,
    \trunc_ln133_reg_818_reg[1] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    int_ap_idle_reg,
    sub55_loc_channel_empty_n,
    sub37_cast_loc_channel_empty_n,
    ap_sync_reg_channel_write_sub27_cast_loc_channel,
    ap_done_reg,
    Block_entry89_proc_U0_ap_ready,
    lshr_ln131_cast_loc_channel_empty_n,
    lshr_ln130_cast_loc_channel_empty_n,
    m_cast_loc_channel_empty_n,
    ap_start,
    ap_sync_reg_Block_entry89_proc_U0_ap_ready,
    Loop_VITIS_LOOP_133_1_proc_U0_ap_ready,
    D);
  output sub27_cast_loc_channel_empty_n;
  output sub27_cast_loc_channel_full_n;
  output [1:0]\int_a0_p_reg[1] ;
  output [0:0]\SRL_SIG_reg[0][15] ;
  output [0:0]\SRL_SIG_reg[0][15]_0 ;
  output ap_idle;
  output ap_sync_channel_write_sub27_cast_loc_channel;
  input ap_rst_n_inv;
  input ap_clk;
  input [14:0]out;
  input [13:0]\select_ln133_2_reg_813_reg[15]_i_3 ;
  input [0:0]\trunc_ln133_reg_818_reg[0] ;
  input [1:0]\trunc_ln133_reg_818_reg[1] ;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input int_ap_idle_reg;
  input sub55_loc_channel_empty_n;
  input sub37_cast_loc_channel_empty_n;
  input ap_sync_reg_channel_write_sub27_cast_loc_channel;
  input ap_done_reg;
  input Block_entry89_proc_U0_ap_ready;
  input lshr_ln131_cast_loc_channel_empty_n;
  input lshr_ln130_cast_loc_channel_empty_n;
  input m_cast_loc_channel_empty_n;
  input ap_start;
  input ap_sync_reg_Block_entry89_proc_U0_ap_ready;
  input Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  input [14:0]D;

  wire Block_entry89_proc_U0_ap_ready;
  wire [14:0]D;
  wire Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  wire [0:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]\SRL_SIG_reg[0][15]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_sub27_cast_loc_channel;
  wire ap_sync_reg_Block_entry89_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_sub27_cast_loc_channel;
  wire empty_n_i_1__2_n_0;
  wire full_n_i_1__19_n_0;
  wire full_n_i_2__19_n_0;
  wire [1:0]\int_a0_p_reg[1] ;
  wire int_ap_idle_i_2_n_0;
  wire int_ap_idle_reg;
  wire lshr_ln130_cast_loc_channel_empty_n;
  wire lshr_ln131_cast_loc_channel_empty_n;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire m_cast_loc_channel_empty_n;
  wire [14:0]out;
  wire push;
  wire \select_ln133_2_reg_813[15]_i_33_n_0 ;
  wire [13:0]\select_ln133_2_reg_813_reg[15]_i_3 ;
  wire sub27_cast_loc_channel_empty_n;
  wire sub27_cast_loc_channel_full_n;
  wire sub37_cast_loc_channel_empty_n;
  wire sub55_loc_channel_empty_n;
  wire [0:0]\trunc_ln133_reg_818_reg[0] ;
  wire [1:0]\trunc_ln133_reg_818_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w16_d2_S_ShiftReg_3 U_shell_top_fifo_w16_d2_S_ShiftReg
       (.Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][15]_2 (sub27_cast_loc_channel_full_n),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_sub27_cast_loc_channel(ap_sync_reg_channel_write_sub27_cast_loc_channel),
        .\int_a0_p_reg[1] (\int_a0_p_reg[1] ),
        .out(out),
        .push(push),
        .\select_ln133_2_reg_813[15]_i_21_0 (\select_ln133_2_reg_813[15]_i_33_n_0 ),
        .\select_ln133_2_reg_813_reg[15]_i_3_0 (\select_ln133_2_reg_813_reg[15]_i_3 ),
        .\select_ln133_2_reg_813_reg[15]_i_5_0 (\mOutPtr_reg_n_0_[0] ),
        .\select_ln133_2_reg_813_reg[15]_i_5_1 (\mOutPtr_reg_n_0_[2] ),
        .\trunc_ln133_reg_818_reg[0] (\trunc_ln133_reg_818_reg[0] ),
        .\trunc_ln133_reg_818_reg[1] (\trunc_ln133_reg_818_reg[1] ));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_sub27_cast_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_sub27_cast_loc_channel),
        .I1(sub27_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(Block_entry89_proc_U0_ap_ready),
        .O(ap_sync_channel_write_sub27_cast_loc_channel));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I5(sub27_cast_loc_channel_empty_n),
        .O(empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(sub27_cast_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__19
       (.I0(full_n_i_2__19_n_0),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(sub27_cast_loc_channel_full_n),
        .O(full_n_i_1__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__19
       (.I0(sub27_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push),
        .O(full_n_i_2__19_n_0));
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__7
       (.I0(sub27_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_0),
        .Q(sub27_cast_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0008)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(int_ap_idle_reg),
        .I2(sub55_loc_channel_empty_n),
        .I3(sub37_cast_loc_channel_empty_n),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0001000100000001)) 
    int_ap_idle_i_2
       (.I0(sub27_cast_loc_channel_empty_n),
        .I1(lshr_ln131_cast_loc_channel_empty_n),
        .I2(lshr_ln130_cast_loc_channel_empty_n),
        .I3(m_cast_loc_channel_empty_n),
        .I4(ap_start),
        .I5(ap_sync_reg_Block_entry89_proc_U0_ap_ready),
        .O(int_ap_idle_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(sub27_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(sub27_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I4(sub27_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln133_2_reg_813[15]_i_33 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(\select_ln133_2_reg_813[15]_i_33_n_0 ));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w16_d2_S_1
   (sub37_cast_loc_channel_empty_n,
    \SRL_SIG_reg[0][15] ,
    ap_sync_channel_write_sub37_cast_loc_channel,
    ap_sync_reg_channel_write_sub37_cast_loc_channel_reg,
    ap_rst_n_inv,
    ap_clk,
    \icmp_ln141_reg_828_reg[0] ,
    \icmp_ln141_reg_828_reg[0]_0 ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_sync_reg_channel_write_sub37_cast_loc_channel,
    ap_done_reg,
    Block_entry89_proc_U0_ap_ready,
    ap_sync_reg_channel_write_sub27_cast_loc_channel,
    sub27_cast_loc_channel_full_n,
    Loop_VITIS_LOOP_133_1_proc_U0_ap_ready,
    D);
  output sub37_cast_loc_channel_empty_n;
  output [0:0]\SRL_SIG_reg[0][15] ;
  output ap_sync_channel_write_sub37_cast_loc_channel;
  output ap_sync_reg_channel_write_sub37_cast_loc_channel_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\icmp_ln141_reg_828_reg[0] ;
  input [14:0]\icmp_ln141_reg_828_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input ap_sync_reg_channel_write_sub37_cast_loc_channel;
  input ap_done_reg;
  input Block_entry89_proc_U0_ap_ready;
  input ap_sync_reg_channel_write_sub27_cast_loc_channel;
  input sub27_cast_loc_channel_full_n;
  input Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  input [14:0]D;

  wire Block_entry89_proc_U0_ap_ready;
  wire [14:0]D;
  wire Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  wire [0:0]\SRL_SIG_reg[0][15] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_sub37_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub27_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub37_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub37_cast_loc_channel_reg;
  wire empty_n_i_1__3_n_0;
  wire full_n_i_1__20_n_0;
  wire full_n_i_2__20_n_0;
  wire \icmp_ln141_reg_828[0]_i_29_n_0 ;
  wire [0:0]\icmp_ln141_reg_828_reg[0] ;
  wire [14:0]\icmp_ln141_reg_828_reg[0]_0 ;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire push;
  wire sub27_cast_loc_channel_full_n;
  wire sub37_cast_loc_channel_empty_n;
  wire sub37_cast_loc_channel_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w16_d2_S_ShiftReg U_shell_top_fifo_w16_d2_S_ShiftReg
       (.Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_sub37_cast_loc_channel(ap_sync_reg_channel_write_sub37_cast_loc_channel),
        .\icmp_ln141_reg_828[0]_i_4_0 (\icmp_ln141_reg_828[0]_i_29_n_0 ),
        .\icmp_ln141_reg_828_reg[0] (\icmp_ln141_reg_828_reg[0] ),
        .\icmp_ln141_reg_828_reg[0]_0 (\icmp_ln141_reg_828_reg[0]_0 ),
        .\icmp_ln141_reg_828_reg[0]_1 (\mOutPtr_reg_n_0_[2] ),
        .\icmp_ln141_reg_828_reg[0]_2 (\mOutPtr_reg_n_0_[0] ),
        .push(push),
        .sub37_cast_loc_channel_full_n(sub37_cast_loc_channel_full_n));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_sub37_cast_loc_channel_i_2
       (.I0(ap_sync_reg_channel_write_sub37_cast_loc_channel),
        .I1(sub37_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(Block_entry89_proc_U0_ap_ready),
        .O(ap_sync_channel_write_sub37_cast_loc_channel));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_sync_reg_channel_write_sub37_cast_loc_channel_i_5
       (.I0(ap_sync_reg_channel_write_sub37_cast_loc_channel),
        .I1(sub37_cast_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_sub27_cast_loc_channel),
        .I3(sub27_cast_loc_channel_full_n),
        .I4(ap_done_reg),
        .I5(Block_entry89_proc_U0_ap_ready),
        .O(ap_sync_reg_channel_write_sub37_cast_loc_channel_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I5(sub37_cast_loc_channel_empty_n),
        .O(empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(sub37_cast_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__20
       (.I0(full_n_i_2__20_n_0),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(sub37_cast_loc_channel_full_n),
        .O(full_n_i_1__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__20
       (.I0(sub37_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push),
        .O(full_n_i_2__20_n_0));
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__8
       (.I0(sub37_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__20_n_0),
        .Q(sub37_cast_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln141_reg_828[0]_i_29 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(\icmp_ln141_reg_828[0]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(sub37_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(sub37_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I4(sub37_cast_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w16_d2_S_ShiftReg
   (\SRL_SIG_reg[0][15]_0 ,
    push,
    \icmp_ln141_reg_828_reg[0] ,
    \icmp_ln141_reg_828_reg[0]_0 ,
    \icmp_ln141_reg_828[0]_i_4_0 ,
    \icmp_ln141_reg_828_reg[0]_1 ,
    \icmp_ln141_reg_828_reg[0]_2 ,
    ap_sync_reg_channel_write_sub37_cast_loc_channel,
    sub37_cast_loc_channel_full_n,
    ap_done_reg,
    Block_entry89_proc_U0_ap_ready,
    D,
    ap_clk);
  output [0:0]\SRL_SIG_reg[0][15]_0 ;
  output push;
  input [0:0]\icmp_ln141_reg_828_reg[0] ;
  input [14:0]\icmp_ln141_reg_828_reg[0]_0 ;
  input \icmp_ln141_reg_828[0]_i_4_0 ;
  input \icmp_ln141_reg_828_reg[0]_1 ;
  input \icmp_ln141_reg_828_reg[0]_2 ;
  input ap_sync_reg_channel_write_sub37_cast_loc_channel;
  input sub37_cast_loc_channel_full_n;
  input ap_done_reg;
  input Block_entry89_proc_U0_ap_ready;
  input [14:0]D;
  input ap_clk;

  wire Block_entry89_proc_U0_ap_ready;
  wire [14:0]D;
  wire [0:0]\SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_sub37_cast_loc_channel;
  wire \icmp_ln141_reg_828[0]_i_12_n_0 ;
  wire \icmp_ln141_reg_828[0]_i_16_n_0 ;
  wire \icmp_ln141_reg_828[0]_i_20_n_0 ;
  wire \icmp_ln141_reg_828[0]_i_24_n_0 ;
  wire \icmp_ln141_reg_828[0]_i_28_n_0 ;
  wire \icmp_ln141_reg_828[0]_i_3_n_0 ;
  wire \icmp_ln141_reg_828[0]_i_4_0 ;
  wire \icmp_ln141_reg_828[0]_i_4_n_0 ;
  wire \icmp_ln141_reg_828[0]_i_5_n_0 ;
  wire \icmp_ln141_reg_828[0]_i_6_n_0 ;
  wire \icmp_ln141_reg_828[0]_i_7_n_0 ;
  wire \icmp_ln141_reg_828[0]_i_8_n_0 ;
  wire [0:0]\icmp_ln141_reg_828_reg[0] ;
  wire [14:0]\icmp_ln141_reg_828_reg[0]_0 ;
  wire \icmp_ln141_reg_828_reg[0]_1 ;
  wire \icmp_ln141_reg_828_reg[0]_2 ;
  wire \icmp_ln141_reg_828_reg[0]_i_1_n_3 ;
  wire \icmp_ln141_reg_828_reg[0]_i_2_n_0 ;
  wire \icmp_ln141_reg_828_reg[0]_i_2_n_1 ;
  wire \icmp_ln141_reg_828_reg[0]_i_2_n_2 ;
  wire \icmp_ln141_reg_828_reg[0]_i_2_n_3 ;
  wire push;
  wire [15:0]sub37_cast_loc_channel_dout;
  wire sub37_cast_loc_channel_full_n;
  wire [3:2]\NLW_icmp_ln141_reg_828_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_reg_828_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln141_reg_828_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(ap_sync_reg_channel_write_sub37_cast_loc_channel),
        .I1(sub37_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(Block_entry89_proc_U0_ap_ready),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_10 
       (.I0(\SRL_SIG_reg_n_0_[1][12] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][12] ),
        .O(sub37_cast_loc_channel_dout[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_11 
       (.I0(\SRL_SIG_reg_n_0_[1][13] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][13] ),
        .O(sub37_cast_loc_channel_dout[13]));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \icmp_ln141_reg_828[0]_i_12 
       (.I0(\icmp_ln141_reg_828_reg[0]_0 [13]),
        .I1(\SRL_SIG_reg_n_0_[0][12] ),
        .I2(\icmp_ln141_reg_828[0]_i_4_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .I4(\icmp_ln141_reg_828_reg[0]_0 [12]),
        .I5(sub37_cast_loc_channel_dout[13]),
        .O(\icmp_ln141_reg_828[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_13 
       (.I0(\SRL_SIG_reg_n_0_[1][11] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][11] ),
        .O(sub37_cast_loc_channel_dout[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_14 
       (.I0(\SRL_SIG_reg_n_0_[1][9] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][9] ),
        .O(sub37_cast_loc_channel_dout[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_15 
       (.I0(\SRL_SIG_reg_n_0_[1][10] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][10] ),
        .O(sub37_cast_loc_channel_dout[10]));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \icmp_ln141_reg_828[0]_i_16 
       (.I0(\icmp_ln141_reg_828_reg[0]_0 [10]),
        .I1(\SRL_SIG_reg_n_0_[0][9] ),
        .I2(\icmp_ln141_reg_828[0]_i_4_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .I4(\icmp_ln141_reg_828_reg[0]_0 [9]),
        .I5(sub37_cast_loc_channel_dout[10]),
        .O(\icmp_ln141_reg_828[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_17 
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][8] ),
        .O(sub37_cast_loc_channel_dout[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_18 
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][6] ),
        .O(sub37_cast_loc_channel_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_19 
       (.I0(\SRL_SIG_reg_n_0_[1][7] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][7] ),
        .O(sub37_cast_loc_channel_dout[7]));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \icmp_ln141_reg_828[0]_i_20 
       (.I0(\icmp_ln141_reg_828_reg[0]_0 [7]),
        .I1(\SRL_SIG_reg_n_0_[0][6] ),
        .I2(\icmp_ln141_reg_828[0]_i_4_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .I4(\icmp_ln141_reg_828_reg[0]_0 [6]),
        .I5(sub37_cast_loc_channel_dout[7]),
        .O(\icmp_ln141_reg_828[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_21 
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .O(sub37_cast_loc_channel_dout[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_22 
       (.I0(\SRL_SIG_reg_n_0_[1][3] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][3] ),
        .O(sub37_cast_loc_channel_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_23 
       (.I0(\SRL_SIG_reg_n_0_[1][4] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][4] ),
        .O(sub37_cast_loc_channel_dout[4]));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \icmp_ln141_reg_828[0]_i_24 
       (.I0(\icmp_ln141_reg_828_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg_n_0_[0][3] ),
        .I2(\icmp_ln141_reg_828[0]_i_4_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .I4(\icmp_ln141_reg_828_reg[0]_0 [3]),
        .I5(sub37_cast_loc_channel_dout[4]),
        .O(\icmp_ln141_reg_828[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_25 
       (.I0(\SRL_SIG_reg_n_0_[1][2] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][2] ),
        .O(sub37_cast_loc_channel_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_26 
       (.I0(\SRL_SIG_reg_n_0_[1][0] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .O(sub37_cast_loc_channel_dout[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_27 
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][1] ),
        .O(sub37_cast_loc_channel_dout[1]));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \icmp_ln141_reg_828[0]_i_28 
       (.I0(\icmp_ln141_reg_828_reg[0]_0 [1]),
        .I1(\SRL_SIG_reg_n_0_[0][0] ),
        .I2(\icmp_ln141_reg_828[0]_i_4_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .I4(\icmp_ln141_reg_828_reg[0]_0 [0]),
        .I5(sub37_cast_loc_channel_dout[1]),
        .O(\icmp_ln141_reg_828[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \icmp_ln141_reg_828[0]_i_3 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\icmp_ln141_reg_828_reg[0]_1 ),
        .I2(\icmp_ln141_reg_828_reg[0]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\icmp_ln141_reg_828[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h01AA010001550100)) 
    \icmp_ln141_reg_828[0]_i_4 
       (.I0(sub37_cast_loc_channel_dout[15]),
        .I1(sub37_cast_loc_channel_dout[12]),
        .I2(sub37_cast_loc_channel_dout[13]),
        .I3(\icmp_ln141_reg_828_reg[0] ),
        .I4(\icmp_ln141_reg_828[0]_i_12_n_0 ),
        .I5(\icmp_ln141_reg_828_reg[0]_0 [14]),
        .O(\icmp_ln141_reg_828[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h01AA010001550100)) 
    \icmp_ln141_reg_828[0]_i_5 
       (.I0(sub37_cast_loc_channel_dout[11]),
        .I1(sub37_cast_loc_channel_dout[9]),
        .I2(sub37_cast_loc_channel_dout[10]),
        .I3(\icmp_ln141_reg_828_reg[0] ),
        .I4(\icmp_ln141_reg_828[0]_i_16_n_0 ),
        .I5(\icmp_ln141_reg_828_reg[0]_0 [11]),
        .O(\icmp_ln141_reg_828[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h01AA010001550100)) 
    \icmp_ln141_reg_828[0]_i_6 
       (.I0(sub37_cast_loc_channel_dout[8]),
        .I1(sub37_cast_loc_channel_dout[6]),
        .I2(sub37_cast_loc_channel_dout[7]),
        .I3(\icmp_ln141_reg_828_reg[0] ),
        .I4(\icmp_ln141_reg_828[0]_i_20_n_0 ),
        .I5(\icmp_ln141_reg_828_reg[0]_0 [8]),
        .O(\icmp_ln141_reg_828[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h01AA010001550100)) 
    \icmp_ln141_reg_828[0]_i_7 
       (.I0(sub37_cast_loc_channel_dout[5]),
        .I1(sub37_cast_loc_channel_dout[3]),
        .I2(sub37_cast_loc_channel_dout[4]),
        .I3(\icmp_ln141_reg_828_reg[0] ),
        .I4(\icmp_ln141_reg_828[0]_i_24_n_0 ),
        .I5(\icmp_ln141_reg_828_reg[0]_0 [5]),
        .O(\icmp_ln141_reg_828[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h01AA010001550100)) 
    \icmp_ln141_reg_828[0]_i_8 
       (.I0(sub37_cast_loc_channel_dout[2]),
        .I1(sub37_cast_loc_channel_dout[0]),
        .I2(sub37_cast_loc_channel_dout[1]),
        .I3(\icmp_ln141_reg_828_reg[0] ),
        .I4(\icmp_ln141_reg_828[0]_i_28_n_0 ),
        .I5(\icmp_ln141_reg_828_reg[0]_0 [2]),
        .O(\icmp_ln141_reg_828[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln141_reg_828[0]_i_9 
       (.I0(\SRL_SIG_reg_n_0_[1][14] ),
        .I1(\icmp_ln141_reg_828_reg[0]_2 ),
        .I2(\icmp_ln141_reg_828_reg[0]_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][15] ),
        .O(sub37_cast_loc_channel_dout[15]));
  CARRY4 \icmp_ln141_reg_828_reg[0]_i_1 
       (.CI(\icmp_ln141_reg_828_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln141_reg_828_reg[0]_i_1_CO_UNCONNECTED [3:2],\SRL_SIG_reg[0][15]_0 ,\icmp_ln141_reg_828_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln141_reg_828_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln141_reg_828[0]_i_3_n_0 ,\icmp_ln141_reg_828[0]_i_4_n_0 }));
  CARRY4 \icmp_ln141_reg_828_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln141_reg_828_reg[0]_i_2_n_0 ,\icmp_ln141_reg_828_reg[0]_i_2_n_1 ,\icmp_ln141_reg_828_reg[0]_i_2_n_2 ,\icmp_ln141_reg_828_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln141_reg_828_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln141_reg_828[0]_i_5_n_0 ,\icmp_ln141_reg_828[0]_i_6_n_0 ,\icmp_ln141_reg_828[0]_i_7_n_0 ,\icmp_ln141_reg_828[0]_i_8_n_0 }));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w16_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w16_d2_S_ShiftReg_3
   (\int_a0_p_reg[1] ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    push,
    \select_ln133_2_reg_813_reg[15]_i_5_0 ,
    \select_ln133_2_reg_813_reg[15]_i_5_1 ,
    out,
    \select_ln133_2_reg_813[15]_i_21_0 ,
    \select_ln133_2_reg_813_reg[15]_i_3_0 ,
    \trunc_ln133_reg_818_reg[0] ,
    \trunc_ln133_reg_818_reg[1] ,
    ap_sync_reg_channel_write_sub27_cast_loc_channel,
    \SRL_SIG_reg[0][15]_2 ,
    ap_done_reg,
    Block_entry89_proc_U0_ap_ready,
    D,
    ap_clk);
  output [1:0]\int_a0_p_reg[1] ;
  output [0:0]\SRL_SIG_reg[0][15]_0 ;
  output [0:0]\SRL_SIG_reg[0][15]_1 ;
  output push;
  input \select_ln133_2_reg_813_reg[15]_i_5_0 ;
  input \select_ln133_2_reg_813_reg[15]_i_5_1 ;
  input [14:0]out;
  input \select_ln133_2_reg_813[15]_i_21_0 ;
  input [13:0]\select_ln133_2_reg_813_reg[15]_i_3_0 ;
  input [0:0]\trunc_ln133_reg_818_reg[0] ;
  input [1:0]\trunc_ln133_reg_818_reg[1] ;
  input ap_sync_reg_channel_write_sub27_cast_loc_channel;
  input \SRL_SIG_reg[0][15]_2 ;
  input ap_done_reg;
  input Block_entry89_proc_U0_ap_ready;
  input [14:0]D;
  input ap_clk;

  wire Block_entry89_proc_U0_ap_ready;
  wire [14:0]D;
  wire [0:0]\SRL_SIG_reg[0][15]_0 ;
  wire [0:0]\SRL_SIG_reg[0][15]_1 ;
  wire \SRL_SIG_reg[0][15]_2 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_sub27_cast_loc_channel;
  wire [1:0]\int_a0_p_reg[1] ;
  wire [14:0]out;
  wire push;
  wire \select_ln133_2_reg_813[15]_i_10_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_11_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_16_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_17_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_18_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_19_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_20_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_21_0 ;
  wire \select_ln133_2_reg_813[15]_i_21_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_22_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_23_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_24_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_25_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_26_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_27_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_28_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_29_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_30_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_31_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_34_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_35_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_36_n_0 ;
  wire \select_ln133_2_reg_813[15]_i_37_n_0 ;
  wire \select_ln133_2_reg_813_reg[15]_i_15_n_0 ;
  wire \select_ln133_2_reg_813_reg[15]_i_15_n_1 ;
  wire \select_ln133_2_reg_813_reg[15]_i_15_n_2 ;
  wire \select_ln133_2_reg_813_reg[15]_i_15_n_3 ;
  wire [13:0]\select_ln133_2_reg_813_reg[15]_i_3_0 ;
  wire \select_ln133_2_reg_813_reg[15]_i_3_n_3 ;
  wire \select_ln133_2_reg_813_reg[15]_i_5_0 ;
  wire \select_ln133_2_reg_813_reg[15]_i_5_1 ;
  wire \select_ln133_2_reg_813_reg[15]_i_5_n_3 ;
  wire \select_ln133_2_reg_813_reg[15]_i_9_n_0 ;
  wire \select_ln133_2_reg_813_reg[15]_i_9_n_1 ;
  wire \select_ln133_2_reg_813_reg[15]_i_9_n_2 ;
  wire \select_ln133_2_reg_813_reg[15]_i_9_n_3 ;
  wire [13:1]sub27_cast_loc_channel_dout;
  wire [0:0]\trunc_ln133_reg_818_reg[0] ;
  wire [1:0]\trunc_ln133_reg_818_reg[1] ;
  wire [3:0]\NLW_select_ln133_2_reg_813_reg[15]_i_15_O_UNCONNECTED ;
  wire [3:2]\NLW_select_ln133_2_reg_813_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln133_2_reg_813_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_select_ln133_2_reg_813_reg[15]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln133_2_reg_813_reg[15]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln133_2_reg_813_reg[15]_i_9_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(ap_sync_reg_channel_write_sub27_cast_loc_channel),
        .I1(\SRL_SIG_reg[0][15]_2 ),
        .I2(ap_done_reg),
        .I3(Block_entry89_proc_U0_ap_ready),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4575)) 
    \select_ln133_2_reg_813[15]_i_10 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\select_ln133_2_reg_813[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \select_ln133_2_reg_813[15]_i_11 
       (.I0(\SRL_SIG_reg_n_0_[1][14] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][15] ),
        .I4(\select_ln133_2_reg_813[15]_i_22_n_0 ),
        .I5(\select_ln133_2_reg_813_reg[15]_i_3_0 [13]),
        .O(\select_ln133_2_reg_813[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \select_ln133_2_reg_813[15]_i_16 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\select_ln133_2_reg_813[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \select_ln133_2_reg_813[15]_i_17 
       (.I0(\SRL_SIG_reg_n_0_[1][14] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][15] ),
        .I4(\select_ln133_2_reg_813[15]_i_27_n_0 ),
        .I5(out[14]),
        .O(\select_ln133_2_reg_813[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \select_ln133_2_reg_813[15]_i_18 
       (.I0(\SRL_SIG_reg_n_0_[1][11] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][11] ),
        .I4(\select_ln133_2_reg_813[15]_i_28_n_0 ),
        .I5(\select_ln133_2_reg_813_reg[15]_i_3_0 [10]),
        .O(\select_ln133_2_reg_813[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \select_ln133_2_reg_813[15]_i_19 
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][8] ),
        .I4(\select_ln133_2_reg_813[15]_i_29_n_0 ),
        .I5(\select_ln133_2_reg_813_reg[15]_i_3_0 [7]),
        .O(\select_ln133_2_reg_813[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \select_ln133_2_reg_813[15]_i_20 
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .I4(\select_ln133_2_reg_813[15]_i_30_n_0 ),
        .I5(\select_ln133_2_reg_813_reg[15]_i_3_0 [4]),
        .O(\select_ln133_2_reg_813[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \select_ln133_2_reg_813[15]_i_21 
       (.I0(\SRL_SIG_reg_n_0_[1][2] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][2] ),
        .I4(\select_ln133_2_reg_813[15]_i_31_n_0 ),
        .I5(\select_ln133_2_reg_813_reg[15]_i_3_0 [1]),
        .O(\select_ln133_2_reg_813[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \select_ln133_2_reg_813[15]_i_22 
       (.I0(sub27_cast_loc_channel_dout[13]),
        .I1(\SRL_SIG_reg_n_0_[0][12] ),
        .I2(\select_ln133_2_reg_813[15]_i_21_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .I4(\select_ln133_2_reg_813_reg[15]_i_3_0 [11]),
        .I5(\select_ln133_2_reg_813_reg[15]_i_3_0 [12]),
        .O(\select_ln133_2_reg_813[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \select_ln133_2_reg_813[15]_i_23 
       (.I0(\SRL_SIG_reg_n_0_[1][11] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][11] ),
        .I4(\select_ln133_2_reg_813[15]_i_34_n_0 ),
        .I5(out[11]),
        .O(\select_ln133_2_reg_813[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \select_ln133_2_reg_813[15]_i_24 
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][8] ),
        .I4(\select_ln133_2_reg_813[15]_i_35_n_0 ),
        .I5(out[8]),
        .O(\select_ln133_2_reg_813[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \select_ln133_2_reg_813[15]_i_25 
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .I4(\select_ln133_2_reg_813[15]_i_36_n_0 ),
        .I5(out[5]),
        .O(\select_ln133_2_reg_813[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFB08000004F70000)) 
    \select_ln133_2_reg_813[15]_i_26 
       (.I0(\SRL_SIG_reg_n_0_[1][2] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][2] ),
        .I4(\select_ln133_2_reg_813[15]_i_37_n_0 ),
        .I5(out[2]),
        .O(\select_ln133_2_reg_813[15]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \select_ln133_2_reg_813[15]_i_27 
       (.I0(out[13]),
        .I1(\SRL_SIG_reg_n_0_[0][12] ),
        .I2(\select_ln133_2_reg_813[15]_i_21_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .I4(out[12]),
        .I5(sub27_cast_loc_channel_dout[13]),
        .O(\select_ln133_2_reg_813[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \select_ln133_2_reg_813[15]_i_28 
       (.I0(sub27_cast_loc_channel_dout[10]),
        .I1(\SRL_SIG_reg_n_0_[0][9] ),
        .I2(\select_ln133_2_reg_813[15]_i_21_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .I4(\select_ln133_2_reg_813_reg[15]_i_3_0 [8]),
        .I5(\select_ln133_2_reg_813_reg[15]_i_3_0 [9]),
        .O(\select_ln133_2_reg_813[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \select_ln133_2_reg_813[15]_i_29 
       (.I0(sub27_cast_loc_channel_dout[7]),
        .I1(\SRL_SIG_reg_n_0_[0][6] ),
        .I2(\select_ln133_2_reg_813[15]_i_21_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .I4(\select_ln133_2_reg_813_reg[15]_i_3_0 [5]),
        .I5(\select_ln133_2_reg_813_reg[15]_i_3_0 [6]),
        .O(\select_ln133_2_reg_813[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \select_ln133_2_reg_813[15]_i_30 
       (.I0(sub27_cast_loc_channel_dout[4]),
        .I1(\SRL_SIG_reg_n_0_[0][3] ),
        .I2(\select_ln133_2_reg_813[15]_i_21_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .I4(\select_ln133_2_reg_813_reg[15]_i_3_0 [2]),
        .I5(\select_ln133_2_reg_813_reg[15]_i_3_0 [3]),
        .O(\select_ln133_2_reg_813[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h202A8A8010154540)) 
    \select_ln133_2_reg_813[15]_i_31 
       (.I0(\select_ln133_2_reg_813_reg[15]_i_3_0 [0]),
        .I1(\SRL_SIG_reg_n_0_[1][0] ),
        .I2(\select_ln133_2_reg_813[15]_i_21_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .I4(out[0]),
        .I5(sub27_cast_loc_channel_dout[1]),
        .O(\select_ln133_2_reg_813[15]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \select_ln133_2_reg_813[15]_i_32 
       (.I0(\SRL_SIG_reg_n_0_[1][13] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][13] ),
        .O(sub27_cast_loc_channel_dout[13]));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \select_ln133_2_reg_813[15]_i_34 
       (.I0(out[10]),
        .I1(\SRL_SIG_reg_n_0_[0][9] ),
        .I2(\select_ln133_2_reg_813[15]_i_21_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .I4(out[9]),
        .I5(sub27_cast_loc_channel_dout[10]),
        .O(\select_ln133_2_reg_813[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \select_ln133_2_reg_813[15]_i_35 
       (.I0(out[7]),
        .I1(\SRL_SIG_reg_n_0_[0][6] ),
        .I2(\select_ln133_2_reg_813[15]_i_21_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .I4(out[6]),
        .I5(sub27_cast_loc_channel_dout[7]),
        .O(\select_ln133_2_reg_813[15]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \select_ln133_2_reg_813[15]_i_36 
       (.I0(out[4]),
        .I1(\SRL_SIG_reg_n_0_[0][3] ),
        .I2(\select_ln133_2_reg_813[15]_i_21_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .I4(out[3]),
        .I5(sub27_cast_loc_channel_dout[4]),
        .O(\select_ln133_2_reg_813[15]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hA80802A254040151)) 
    \select_ln133_2_reg_813[15]_i_37 
       (.I0(out[1]),
        .I1(\SRL_SIG_reg_n_0_[0][0] ),
        .I2(\select_ln133_2_reg_813[15]_i_21_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .I4(out[0]),
        .I5(sub27_cast_loc_channel_dout[1]),
        .O(\select_ln133_2_reg_813[15]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \select_ln133_2_reg_813[15]_i_38 
       (.I0(\SRL_SIG_reg_n_0_[1][10] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][10] ),
        .O(sub27_cast_loc_channel_dout[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \select_ln133_2_reg_813[15]_i_39 
       (.I0(\SRL_SIG_reg_n_0_[1][7] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][7] ),
        .O(sub27_cast_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \select_ln133_2_reg_813[15]_i_40 
       (.I0(\SRL_SIG_reg_n_0_[1][4] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][4] ),
        .O(sub27_cast_loc_channel_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \select_ln133_2_reg_813[15]_i_41 
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(\select_ln133_2_reg_813_reg[15]_i_5_0 ),
        .I2(\select_ln133_2_reg_813_reg[15]_i_5_1 ),
        .I3(\SRL_SIG_reg_n_0_[0][1] ),
        .O(sub27_cast_loc_channel_dout[1]));
  CARRY4 \select_ln133_2_reg_813_reg[15]_i_15 
       (.CI(1'b0),
        .CO({\select_ln133_2_reg_813_reg[15]_i_15_n_0 ,\select_ln133_2_reg_813_reg[15]_i_15_n_1 ,\select_ln133_2_reg_813_reg[15]_i_15_n_2 ,\select_ln133_2_reg_813_reg[15]_i_15_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln133_2_reg_813_reg[15]_i_15_O_UNCONNECTED [3:0]),
        .S({\select_ln133_2_reg_813[15]_i_23_n_0 ,\select_ln133_2_reg_813[15]_i_24_n_0 ,\select_ln133_2_reg_813[15]_i_25_n_0 ,\select_ln133_2_reg_813[15]_i_26_n_0 }));
  CARRY4 \select_ln133_2_reg_813_reg[15]_i_3 
       (.CI(\select_ln133_2_reg_813_reg[15]_i_9_n_0 ),
        .CO({\NLW_select_ln133_2_reg_813_reg[15]_i_3_CO_UNCONNECTED [3:2],\SRL_SIG_reg[0][15]_0 ,\select_ln133_2_reg_813_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln133_2_reg_813_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\select_ln133_2_reg_813[15]_i_10_n_0 ,\select_ln133_2_reg_813[15]_i_11_n_0 }));
  CARRY4 \select_ln133_2_reg_813_reg[15]_i_5 
       (.CI(\select_ln133_2_reg_813_reg[15]_i_15_n_0 ),
        .CO({\NLW_select_ln133_2_reg_813_reg[15]_i_5_CO_UNCONNECTED [3:2],\SRL_SIG_reg[0][15]_1 ,\select_ln133_2_reg_813_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln133_2_reg_813_reg[15]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\select_ln133_2_reg_813[15]_i_16_n_0 ,\select_ln133_2_reg_813[15]_i_17_n_0 }));
  CARRY4 \select_ln133_2_reg_813_reg[15]_i_9 
       (.CI(1'b0),
        .CO({\select_ln133_2_reg_813_reg[15]_i_9_n_0 ,\select_ln133_2_reg_813_reg[15]_i_9_n_1 ,\select_ln133_2_reg_813_reg[15]_i_9_n_2 ,\select_ln133_2_reg_813_reg[15]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln133_2_reg_813_reg[15]_i_9_O_UNCONNECTED [3:0]),
        .S({\select_ln133_2_reg_813[15]_i_18_n_0 ,\select_ln133_2_reg_813[15]_i_19_n_0 ,\select_ln133_2_reg_813[15]_i_20_n_0 ,\select_ln133_2_reg_813[15]_i_21_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \trunc_ln133_reg_818[0]_i_1 
       (.I0(\SRL_SIG_reg[0][15]_0 ),
        .I1(\trunc_ln133_reg_818_reg[0] ),
        .I2(\trunc_ln133_reg_818_reg[1] [0]),
        .I3(\SRL_SIG_reg[0][15]_1 ),
        .O(\int_a0_p_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \trunc_ln133_reg_818[1]_i_1 
       (.I0(\SRL_SIG_reg[0][15]_0 ),
        .I1(\trunc_ln133_reg_818_reg[0] ),
        .I2(\trunc_ln133_reg_818_reg[1] [1]),
        .I3(\SRL_SIG_reg[0][15]_1 ),
        .O(\int_a0_p_reg[1] [1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S
   (m_cast_loc_channel_empty_n,
    \SRL_SIG_reg[1][0] ,
    m_cast_loc_channel_dout,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[1][12] ,
    O,
    \SRL_SIG_reg[1][1] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][15] ,
    \and_ln20_1_reg_2051_reg[0]_i_14 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    A,
    \SRL_SIG_reg[1][15]_1 ,
    D,
    \add_ln25_12_reg_2155[15]_i_9 ,
    CO,
    DI,
    \SRL_SIG_reg[1][5] ,
    \SRL_SIG_reg[1][9] ,
    \SRL_SIG_reg[1][13] ,
    shl_ln25_mid2_reg_860_reg,
    \int_m_reg[14] ,
    S,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[0][0] ,
    ap_sync_reg_channel_write_m_cast_loc_channel_reg,
    ap_sync_channel_write_m_cast_loc_channel,
    \t_2_reg_2014_reg[0] ,
    \SRL_SIG_reg[1][15]_2 ,
    ap_rst_n_inv,
    ap_clk,
    \add_ln25_12_reg_2155_reg[3] ,
    \add_ln25_12_reg_2155_reg[7] ,
    \add_ln25_12_reg_2155_reg[11] ,
    \add_ln25_12_reg_2155_reg[15] ,
    \trunc_ln25_1_reg_2145_reg[22]_i_2 ,
    P,
    \add_ln25_12_reg_2155_reg[3]_0 ,
    \add_ln25_12_reg_2155_reg[19] ,
    ap_sig_allocacmp_t_2,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_sync_reg_channel_write_m_cast_loc_channel,
    ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel,
    lshr_ln131_cast_loc_channel_full_n,
    ap_done_reg,
    Block_entry89_proc_U0_ap_ready,
    Loop_VITIS_LOOP_133_1_proc_U0_ap_ready,
    \SRL_SIG_reg[0][15] );
  output m_cast_loc_channel_empty_n;
  output [3:0]\SRL_SIG_reg[1][0] ;
  output [15:0]m_cast_loc_channel_dout;
  output [3:0]\SRL_SIG_reg[1][8] ;
  output [3:0]\SRL_SIG_reg[1][12] ;
  output [3:0]O;
  output [3:0]\SRL_SIG_reg[1][1] ;
  output [3:0]\SRL_SIG_reg[1][7] ;
  output [3:0]\SRL_SIG_reg[1][11] ;
  output [3:0]\SRL_SIG_reg[1][15] ;
  output [0:0]\and_ln20_1_reg_2051_reg[0]_i_14 ;
  output [3:0]\SRL_SIG_reg[1][0]_0 ;
  output [3:0]\SRL_SIG_reg[1][8]_0 ;
  output [3:0]\SRL_SIG_reg[1][12]_0 ;
  output [3:0]\SRL_SIG_reg[1][15]_0 ;
  output [15:0]A;
  output [0:0]\SRL_SIG_reg[1][15]_1 ;
  output [17:0]D;
  output [15:0]\add_ln25_12_reg_2155[15]_i_9 ;
  output [0:0]CO;
  output [1:0]DI;
  output [3:0]\SRL_SIG_reg[1][5] ;
  output [3:0]\SRL_SIG_reg[1][9] ;
  output [3:0]\SRL_SIG_reg[1][13] ;
  output [1:0]shl_ln25_mid2_reg_860_reg;
  output [0:0]\int_m_reg[14] ;
  output [0:0]S;
  output [1:0]\SRL_SIG_reg[1][1]_0 ;
  output [0:0]\SRL_SIG_reg[0][0] ;
  output ap_sync_reg_channel_write_m_cast_loc_channel_reg;
  output ap_sync_channel_write_m_cast_loc_channel;
  output [0:0]\t_2_reg_2014_reg[0] ;
  output [0:0]\SRL_SIG_reg[1][15]_2 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]\add_ln25_12_reg_2155_reg[3] ;
  input [3:0]\add_ln25_12_reg_2155_reg[7] ;
  input [3:0]\add_ln25_12_reg_2155_reg[11] ;
  input [3:0]\add_ln25_12_reg_2155_reg[15] ;
  input [15:0]\trunc_ln25_1_reg_2145_reg[22]_i_2 ;
  input [15:0]P;
  input [0:0]\add_ln25_12_reg_2155_reg[3]_0 ;
  input [15:0]\add_ln25_12_reg_2155_reg[19] ;
  input [1:0]ap_sig_allocacmp_t_2;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input ap_sync_reg_channel_write_m_cast_loc_channel;
  input ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel;
  input lshr_ln131_cast_loc_channel_full_n;
  input ap_done_reg;
  input Block_entry89_proc_U0_ap_ready;
  input Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  input [15:0]\SRL_SIG_reg[0][15] ;

  wire [15:0]A;
  wire Block_entry89_proc_U0_ap_ready;
  wire [0:0]CO;
  wire [17:0]D;
  wire [1:0]DI;
  wire Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  wire [3:0]O;
  wire [15:0]P;
  wire [0:0]S;
  wire [0:0]\SRL_SIG_reg[0][0] ;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [3:0]\SRL_SIG_reg[1][0] ;
  wire [3:0]\SRL_SIG_reg[1][0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][11] ;
  wire [3:0]\SRL_SIG_reg[1][12] ;
  wire [3:0]\SRL_SIG_reg[1][12]_0 ;
  wire [3:0]\SRL_SIG_reg[1][13] ;
  wire [3:0]\SRL_SIG_reg[1][15] ;
  wire [3:0]\SRL_SIG_reg[1][15]_0 ;
  wire [0:0]\SRL_SIG_reg[1][15]_1 ;
  wire [0:0]\SRL_SIG_reg[1][15]_2 ;
  wire [3:0]\SRL_SIG_reg[1][1] ;
  wire [1:0]\SRL_SIG_reg[1][1]_0 ;
  wire [3:0]\SRL_SIG_reg[1][5] ;
  wire [3:0]\SRL_SIG_reg[1][7] ;
  wire [3:0]\SRL_SIG_reg[1][8] ;
  wire [3:0]\SRL_SIG_reg[1][8]_0 ;
  wire [3:0]\SRL_SIG_reg[1][9] ;
  wire [15:0]\add_ln25_12_reg_2155[15]_i_9 ;
  wire [3:0]\add_ln25_12_reg_2155_reg[11] ;
  wire [3:0]\add_ln25_12_reg_2155_reg[15] ;
  wire [15:0]\add_ln25_12_reg_2155_reg[19] ;
  wire [1:0]\add_ln25_12_reg_2155_reg[3] ;
  wire [0:0]\add_ln25_12_reg_2155_reg[3]_0 ;
  wire [3:0]\add_ln25_12_reg_2155_reg[7] ;
  wire \add_ln25_7_reg_2150[16]_i_10_n_0 ;
  wire [0:0]\and_ln20_1_reg_2051_reg[0]_i_14 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire [1:0]ap_sig_allocacmp_t_2;
  wire ap_sync_channel_write_m_cast_loc_channel;
  wire ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel;
  wire ap_sync_reg_channel_write_m_cast_loc_channel;
  wire ap_sync_reg_channel_write_m_cast_loc_channel_reg;
  wire empty_n_i_1_n_0;
  wire full_n_i_1__16_n_0;
  wire full_n_i_2__16_n_0;
  wire [0:0]\int_m_reg[14] ;
  wire lshr_ln131_cast_loc_channel_full_n;
  wire [2:0]mOutPtr;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [15:0]m_cast_loc_channel_dout;
  wire m_cast_loc_channel_empty_n;
  wire m_cast_loc_channel_full_n;
  wire push;
  wire [1:0]shl_ln25_mid2_reg_860_reg;
  wire [0:0]\t_2_reg_2014_reg[0] ;
  wire [15:0]\trunc_ln25_1_reg_2145_reg[22]_i_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_ShiftReg_4 U_shell_top_fifo_w17_d2_S_ShiftReg
       (.A({A[15],A[0]}),
        .Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .CO(\SRL_SIG_reg[1][15]_1 ),
        .D(D),
        .DI(DI),
        .O(O),
        .P(P),
        .S(S),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (m_cast_loc_channel_dout[0]),
        .\SRL_SIG_reg[1][0]_2 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_3 (A[3:1]),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][12]_1 (\SRL_SIG_reg[1][12]_0 ),
        .\SRL_SIG_reg[1][12]_2 (A[11:8]),
        .\SRL_SIG_reg[1][13]_0 (\SRL_SIG_reg[1][13] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][15]_1 (\SRL_SIG_reg[1][15]_0 ),
        .\SRL_SIG_reg[1][15]_2 (A[14:12]),
        .\SRL_SIG_reg[1][15]_3 (\SRL_SIG_reg[1][15]_2 ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .\SRL_SIG_reg[1][1]_1 (\SRL_SIG_reg[1][1]_0 ),
        .\SRL_SIG_reg[1][5]_0 (\SRL_SIG_reg[1][5] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][8]_1 (\SRL_SIG_reg[1][8]_0 ),
        .\SRL_SIG_reg[1][8]_2 (A[7:4]),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .\add_ln25_12_reg_2155[15]_i_9 (\add_ln25_12_reg_2155[15]_i_9 ),
        .\add_ln25_12_reg_2155[15]_i_9_0 (CO),
        .\add_ln25_12_reg_2155_reg[11] (\add_ln25_12_reg_2155_reg[11] ),
        .\add_ln25_12_reg_2155_reg[15] (\add_ln25_12_reg_2155_reg[15] ),
        .\add_ln25_12_reg_2155_reg[19] (\add_ln25_12_reg_2155_reg[19] ),
        .\add_ln25_12_reg_2155_reg[3] (\add_ln25_12_reg_2155_reg[3] ),
        .\add_ln25_12_reg_2155_reg[3]_0 (\add_ln25_12_reg_2155_reg[3]_0 ),
        .\add_ln25_12_reg_2155_reg[7] (\add_ln25_12_reg_2155_reg[7] ),
        .\add_ln25_7_reg_2150_reg[4] (\add_ln25_7_reg_2150[16]_i_10_n_0 ),
        .\and_ln20_1_reg_2051_reg[0]_i_14_0 (\and_ln20_1_reg_2051_reg[0]_i_14 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sig_allocacmp_t_2(ap_sig_allocacmp_t_2),
        .ap_sync_reg_channel_write_m_cast_loc_channel(ap_sync_reg_channel_write_m_cast_loc_channel),
        .\int_m_reg[14] (\int_m_reg[14] ),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}),
        .m_cast_loc_channel_dout(m_cast_loc_channel_dout[15:1]),
        .m_cast_loc_channel_full_n(m_cast_loc_channel_full_n),
        .push(push),
        .shl_ln25_mid2_reg_860_reg(shl_ln25_mid2_reg_860_reg),
        .\t_2_reg_2014_reg[0] (\t_2_reg_2014_reg[0] ),
        .\trunc_ln25_1_reg_2145_reg[22]_i_2 (\trunc_ln25_1_reg_2145_reg[22]_i_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln25_7_reg_2150[16]_i_10 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\add_ln25_7_reg_2150[16]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_m_cast_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_m_cast_loc_channel),
        .I1(m_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(Block_entry89_proc_U0_ap_ready),
        .O(ap_sync_channel_write_m_cast_loc_channel));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_sync_reg_channel_write_sub37_cast_loc_channel_i_4
       (.I0(ap_sync_reg_channel_write_m_cast_loc_channel),
        .I1(m_cast_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_lshr_ln131_cast_loc_channel),
        .I3(lshr_ln131_cast_loc_channel_full_n),
        .I4(ap_done_reg),
        .I5(Block_entry89_proc_U0_ap_ready),
        .O(ap_sync_reg_channel_write_m_cast_loc_channel_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I5(m_cast_loc_channel_empty_n),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(m_cast_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__16
       (.I0(full_n_i_2__16_n_0),
        .I1(mOutPtr16_out),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[2]),
        .I5(m_cast_loc_channel_full_n),
        .O(full_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__16
       (.I0(m_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push),
        .O(full_n_i_2__16_n_0));
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__4
       (.I0(m_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_0),
        .Q(m_cast_loc_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(m_cast_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(m_cast_loc_channel_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I4(m_cast_loc_channel_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w17_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_2
   (sub55_loc_channel_empty_n,
    CO,
    ap_sync_reg_channel_write_sub55_loc_channel,
    ap_sync_reg_channel_write_sub55_loc_channel_reg,
    ap_sync_channel_write_sub55_loc_channel,
    ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_sig_allocacmp_t_2,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    Block_entry89_proc_U0_ap_ready,
    ap_done_reg,
    ap_rst_n,
    \SRL_SIG_reg[0][16] ,
    push,
    ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel,
    ap_sync_reg_channel_write_sub55_loc_channel_reg_0,
    ap_sync_reg_channel_write_sub55_loc_channel_reg_1,
    \indvar_flatten_fu_184_reg[0] ,
    sub27_cast_loc_channel_empty_n,
    sub37_cast_loc_channel_empty_n,
    Loop_VITIS_LOOP_133_1_proc_U0_ap_ready,
    D);
  output sub55_loc_channel_empty_n;
  output [0:0]CO;
  output ap_sync_reg_channel_write_sub55_loc_channel;
  output ap_sync_reg_channel_write_sub55_loc_channel_reg;
  output ap_sync_channel_write_sub55_loc_channel;
  output ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]ap_sig_allocacmp_t_2;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input Block_entry89_proc_U0_ap_ready;
  input ap_done_reg;
  input ap_rst_n;
  input \SRL_SIG_reg[0][16] ;
  input push;
  input ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel;
  input ap_sync_reg_channel_write_sub55_loc_channel_reg_0;
  input ap_sync_reg_channel_write_sub55_loc_channel_reg_1;
  input \indvar_flatten_fu_184_reg[0] ;
  input sub27_cast_loc_channel_empty_n;
  input sub37_cast_loc_channel_empty_n;
  input Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  input [16:0]D;

  wire Block_entry89_proc_U0_ap_ready;
  wire [0:0]CO;
  wire [16:0]D;
  wire Loop_VITIS_LOOP_133_1_proc_U0_ap_ready;
  wire \SRL_SIG_reg[0][16] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]ap_sig_allocacmp_t_2;
  wire ap_sync_channel_write_sub55_loc_channel;
  wire ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg;
  wire ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel;
  wire ap_sync_reg_channel_write_sub55_loc_channel;
  wire ap_sync_reg_channel_write_sub55_loc_channel_reg;
  wire ap_sync_reg_channel_write_sub55_loc_channel_reg_0;
  wire ap_sync_reg_channel_write_sub55_loc_channel_reg_1;
  wire empty_n_i_1__4_n_0;
  wire full_n_i_1__21_n_0;
  wire full_n_i_2__21_n_0;
  wire \icmp_ln143_reg_2022[0]_i_22_n_0 ;
  wire \indvar_flatten_fu_184_reg[0] ;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire push;
  wire push_0;
  wire sub27_cast_loc_channel_empty_n;
  wire sub37_cast_loc_channel_empty_n;
  wire sub55_loc_channel_empty_n;
  wire sub55_loc_channel_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_ShiftReg U_shell_top_fifo_w17_d2_S_ShiftReg
       (.Block_entry89_proc_U0_ap_ready(Block_entry89_proc_U0_ap_ready),
        .CO(CO),
        .D(D),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sig_allocacmp_t_2(ap_sig_allocacmp_t_2),
        .\icmp_ln143_reg_2022_reg[0] (\mOutPtr_reg_n_0_[2] ),
        .\icmp_ln143_reg_2022_reg[0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\icmp_ln143_reg_2022_reg[0]_i_5_0 (\icmp_ln143_reg_2022[0]_i_22_n_0 ),
        .push_0(push_0),
        .sub55_loc_channel_full_n(sub55_loc_channel_full_n));
  LUT4 #(
    .INIT(16'h54FF)) 
    ap_sync_reg_channel_write_sub37_cast_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_sub55_loc_channel_reg),
        .I1(Block_entry89_proc_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .O(ap_sync_reg_channel_write_sub55_loc_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF111F)) 
    ap_sync_reg_channel_write_sub37_cast_loc_channel_i_3
       (.I0(push_0),
        .I1(\SRL_SIG_reg[0][16] ),
        .I2(push),
        .I3(ap_sync_reg_channel_write_lshr_ln130_cast_loc_channel),
        .I4(ap_sync_reg_channel_write_sub55_loc_channel_reg_0),
        .I5(ap_sync_reg_channel_write_sub55_loc_channel_reg_1),
        .O(ap_sync_reg_channel_write_sub55_loc_channel_reg));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_sub55_loc_channel_i_1
       (.I0(\SRL_SIG_reg[0][16] ),
        .I1(sub55_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(Block_entry89_proc_U0_ap_ready),
        .O(ap_sync_channel_write_sub55_loc_channel));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF00FF00)) 
    empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push_0),
        .I4(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I5(sub55_loc_channel_empty_n),
        .O(empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_0),
        .Q(sub55_loc_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAAAAA2)) 
    full_n_i_1__21
       (.I0(full_n_i_2__21_n_0),
        .I1(mOutPtr16_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(sub55_loc_channel_full_n),
        .O(full_n_i_1__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__21
       (.I0(sub55_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push_0),
        .O(full_n_i_2__21_n_0));
  LUT4 #(
    .INIT(16'h7F00)) 
    full_n_i_3__9
       (.I0(sub55_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push_0),
        .O(mOutPtr16_out));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__21_n_0),
        .Q(sub55_loc_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln143_reg_2022[0]_i_22 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(\icmp_ln143_reg_2022[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \j_fu_176[14]_i_3 
       (.I0(\indvar_flatten_fu_184_reg[0] ),
        .I1(sub55_loc_channel_empty_n),
        .I2(sub27_cast_loc_channel_empty_n),
        .I3(sub37_cast_loc_channel_empty_n),
        .O(ap_sync_reg_Loop_VITIS_LOOP_133_1_proc_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(sub55_loc_channel_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(push_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push_0),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(sub55_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push_0),
        .I3(Loop_VITIS_LOOP_133_1_proc_U0_ap_ready),
        .I4(sub55_loc_channel_empty_n),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_ShiftReg
   (CO,
    push_0,
    ap_sig_allocacmp_t_2,
    \icmp_ln143_reg_2022_reg[0]_i_5_0 ,
    \icmp_ln143_reg_2022_reg[0] ,
    \icmp_ln143_reg_2022_reg[0]_0 ,
    \SRL_SIG_reg[0][16]_0 ,
    sub55_loc_channel_full_n,
    ap_done_reg,
    Block_entry89_proc_U0_ap_ready,
    D,
    ap_clk);
  output [0:0]CO;
  output push_0;
  input [15:0]ap_sig_allocacmp_t_2;
  input \icmp_ln143_reg_2022_reg[0]_i_5_0 ;
  input \icmp_ln143_reg_2022_reg[0] ;
  input \icmp_ln143_reg_2022_reg[0]_0 ;
  input \SRL_SIG_reg[0][16]_0 ;
  input sub55_loc_channel_full_n;
  input ap_done_reg;
  input Block_entry89_proc_U0_ap_ready;
  input [16:0]D;
  input ap_clk;

  wire Block_entry89_proc_U0_ap_ready;
  wire [0:0]CO;
  wire [16:0]D;
  wire \SRL_SIG_reg[0][16]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire [15:0]ap_sig_allocacmp_t_2;
  wire \icmp_ln143_reg_2022[0]_i_10_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_11_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_12_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_13_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_14_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_15_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_16_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_17_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_18_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_19_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_20_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_21_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_4_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_6_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_7_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_8_n_0 ;
  wire \icmp_ln143_reg_2022[0]_i_9_n_0 ;
  wire \icmp_ln143_reg_2022_reg[0] ;
  wire \icmp_ln143_reg_2022_reg[0]_0 ;
  wire \icmp_ln143_reg_2022_reg[0]_i_2_n_0 ;
  wire \icmp_ln143_reg_2022_reg[0]_i_2_n_1 ;
  wire \icmp_ln143_reg_2022_reg[0]_i_2_n_2 ;
  wire \icmp_ln143_reg_2022_reg[0]_i_2_n_3 ;
  wire \icmp_ln143_reg_2022_reg[0]_i_5_0 ;
  wire \icmp_ln143_reg_2022_reg[0]_i_5_n_0 ;
  wire \icmp_ln143_reg_2022_reg[0]_i_5_n_1 ;
  wire \icmp_ln143_reg_2022_reg[0]_i_5_n_2 ;
  wire \icmp_ln143_reg_2022_reg[0]_i_5_n_3 ;
  wire push_0;
  wire [16:1]sub55_loc_channel_dout;
  wire sub55_loc_channel_full_n;
  wire [3:1]\NLW_icmp_ln143_reg_2022_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln143_reg_2022_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln143_reg_2022_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln143_reg_2022_reg[0]_i_5_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\SRL_SIG_reg[0][16]_0 ),
        .I1(sub55_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(Block_entry89_proc_U0_ap_ready),
        .O(push_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push_0),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \icmp_ln143_reg_2022[0]_i_10 
       (.I0(sub55_loc_channel_dout[14]),
        .I1(ap_sig_allocacmp_t_2[14]),
        .I2(ap_sig_allocacmp_t_2[15]),
        .I3(\SRL_SIG_reg_n_0_[0][15] ),
        .I4(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\icmp_ln143_reg_2022[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \icmp_ln143_reg_2022[0]_i_11 
       (.I0(sub55_loc_channel_dout[12]),
        .I1(ap_sig_allocacmp_t_2[12]),
        .I2(ap_sig_allocacmp_t_2[13]),
        .I3(\SRL_SIG_reg_n_0_[0][13] ),
        .I4(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\icmp_ln143_reg_2022[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \icmp_ln143_reg_2022[0]_i_12 
       (.I0(sub55_loc_channel_dout[10]),
        .I1(ap_sig_allocacmp_t_2[10]),
        .I2(ap_sig_allocacmp_t_2[11]),
        .I3(\SRL_SIG_reg_n_0_[0][11] ),
        .I4(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\icmp_ln143_reg_2022[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \icmp_ln143_reg_2022[0]_i_13 
       (.I0(sub55_loc_channel_dout[8]),
        .I1(ap_sig_allocacmp_t_2[8]),
        .I2(ap_sig_allocacmp_t_2[9]),
        .I3(\SRL_SIG_reg_n_0_[0][9] ),
        .I4(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\icmp_ln143_reg_2022[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7775557511100010)) 
    \icmp_ln143_reg_2022[0]_i_14 
       (.I0(ap_sig_allocacmp_t_2[7]),
        .I1(ap_sig_allocacmp_t_2[6]),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][6] ),
        .I5(sub55_loc_channel_dout[7]),
        .O(\icmp_ln143_reg_2022[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h7775557511100010)) 
    \icmp_ln143_reg_2022[0]_i_15 
       (.I0(ap_sig_allocacmp_t_2[5]),
        .I1(ap_sig_allocacmp_t_2[4]),
        .I2(\SRL_SIG_reg_n_0_[0][4] ),
        .I3(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][4] ),
        .I5(sub55_loc_channel_dout[5]),
        .O(\icmp_ln143_reg_2022[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7775557511100010)) 
    \icmp_ln143_reg_2022[0]_i_16 
       (.I0(ap_sig_allocacmp_t_2[3]),
        .I1(ap_sig_allocacmp_t_2[2]),
        .I2(\SRL_SIG_reg_n_0_[0][2] ),
        .I3(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][2] ),
        .I5(sub55_loc_channel_dout[3]),
        .O(\icmp_ln143_reg_2022[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7775557511100010)) 
    \icmp_ln143_reg_2022[0]_i_17 
       (.I0(ap_sig_allocacmp_t_2[1]),
        .I1(ap_sig_allocacmp_t_2[0]),
        .I2(\SRL_SIG_reg_n_0_[0][0] ),
        .I3(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][0] ),
        .I5(sub55_loc_channel_dout[1]),
        .O(\icmp_ln143_reg_2022[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \icmp_ln143_reg_2022[0]_i_18 
       (.I0(sub55_loc_channel_dout[6]),
        .I1(ap_sig_allocacmp_t_2[6]),
        .I2(ap_sig_allocacmp_t_2[7]),
        .I3(\SRL_SIG_reg_n_0_[0][7] ),
        .I4(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\icmp_ln143_reg_2022[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \icmp_ln143_reg_2022[0]_i_19 
       (.I0(sub55_loc_channel_dout[4]),
        .I1(ap_sig_allocacmp_t_2[4]),
        .I2(ap_sig_allocacmp_t_2[5]),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .I4(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\icmp_ln143_reg_2022[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \icmp_ln143_reg_2022[0]_i_20 
       (.I0(sub55_loc_channel_dout[2]),
        .I1(ap_sig_allocacmp_t_2[2]),
        .I2(ap_sig_allocacmp_t_2[3]),
        .I3(\SRL_SIG_reg_n_0_[0][3] ),
        .I4(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\icmp_ln143_reg_2022[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \icmp_ln143_reg_2022[0]_i_21 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I2(\SRL_SIG_reg_n_0_[1][0] ),
        .I3(ap_sig_allocacmp_t_2[0]),
        .I4(ap_sig_allocacmp_t_2[1]),
        .I5(sub55_loc_channel_dout[1]),
        .O(\icmp_ln143_reg_2022[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_23 
       (.I0(\SRL_SIG_reg_n_0_[1][15] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][15] ),
        .O(sub55_loc_channel_dout[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_24 
       (.I0(\SRL_SIG_reg_n_0_[1][13] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][13] ),
        .O(sub55_loc_channel_dout[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_25 
       (.I0(\SRL_SIG_reg_n_0_[1][11] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][11] ),
        .O(sub55_loc_channel_dout[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_26 
       (.I0(\SRL_SIG_reg_n_0_[1][9] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][9] ),
        .O(sub55_loc_channel_dout[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_27 
       (.I0(\SRL_SIG_reg_n_0_[1][14] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][14] ),
        .O(sub55_loc_channel_dout[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_28 
       (.I0(\SRL_SIG_reg_n_0_[1][12] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][12] ),
        .O(sub55_loc_channel_dout[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_29 
       (.I0(\SRL_SIG_reg_n_0_[1][10] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][10] ),
        .O(sub55_loc_channel_dout[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_3 
       (.I0(\SRL_SIG_reg_n_0_[1][16] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][16] ),
        .O(sub55_loc_channel_dout[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_30 
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][8] ),
        .O(sub55_loc_channel_dout[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_31 
       (.I0(\SRL_SIG_reg_n_0_[1][7] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][7] ),
        .O(sub55_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_32 
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .O(sub55_loc_channel_dout[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_33 
       (.I0(\SRL_SIG_reg_n_0_[1][3] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][3] ),
        .O(sub55_loc_channel_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_34 
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][1] ),
        .O(sub55_loc_channel_dout[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_35 
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][6] ),
        .O(sub55_loc_channel_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_36 
       (.I0(\SRL_SIG_reg_n_0_[1][4] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][4] ),
        .O(sub55_loc_channel_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln143_reg_2022[0]_i_37 
       (.I0(\SRL_SIG_reg_n_0_[1][2] ),
        .I1(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I2(\icmp_ln143_reg_2022_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[0][2] ),
        .O(sub55_loc_channel_dout[2]));
  LUT4 #(
    .INIT(16'h4575)) 
    \icmp_ln143_reg_2022[0]_i_4 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\icmp_ln143_reg_2022_reg[0] ),
        .I2(\icmp_ln143_reg_2022_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\icmp_ln143_reg_2022[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7775557511100010)) 
    \icmp_ln143_reg_2022[0]_i_6 
       (.I0(ap_sig_allocacmp_t_2[15]),
        .I1(ap_sig_allocacmp_t_2[14]),
        .I2(\SRL_SIG_reg_n_0_[0][14] ),
        .I3(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][14] ),
        .I5(sub55_loc_channel_dout[15]),
        .O(\icmp_ln143_reg_2022[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7775557511100010)) 
    \icmp_ln143_reg_2022[0]_i_7 
       (.I0(ap_sig_allocacmp_t_2[13]),
        .I1(ap_sig_allocacmp_t_2[12]),
        .I2(\SRL_SIG_reg_n_0_[0][12] ),
        .I3(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][12] ),
        .I5(sub55_loc_channel_dout[13]),
        .O(\icmp_ln143_reg_2022[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7775557511100010)) 
    \icmp_ln143_reg_2022[0]_i_8 
       (.I0(ap_sig_allocacmp_t_2[11]),
        .I1(ap_sig_allocacmp_t_2[10]),
        .I2(\SRL_SIG_reg_n_0_[0][10] ),
        .I3(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][10] ),
        .I5(sub55_loc_channel_dout[11]),
        .O(\icmp_ln143_reg_2022[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7775557511100010)) 
    \icmp_ln143_reg_2022[0]_i_9 
       (.I0(ap_sig_allocacmp_t_2[9]),
        .I1(ap_sig_allocacmp_t_2[8]),
        .I2(\SRL_SIG_reg_n_0_[0][8] ),
        .I3(\icmp_ln143_reg_2022_reg[0]_i_5_0 ),
        .I4(\SRL_SIG_reg_n_0_[1][8] ),
        .I5(sub55_loc_channel_dout[9]),
        .O(\icmp_ln143_reg_2022[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln143_reg_2022_reg[0]_i_1 
       (.CI(\icmp_ln143_reg_2022_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln143_reg_2022_reg[0]_i_1_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sub55_loc_channel_dout[16]}),
        .O(\NLW_icmp_ln143_reg_2022_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln143_reg_2022[0]_i_4_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln143_reg_2022_reg[0]_i_2 
       (.CI(\icmp_ln143_reg_2022_reg[0]_i_5_n_0 ),
        .CO({\icmp_ln143_reg_2022_reg[0]_i_2_n_0 ,\icmp_ln143_reg_2022_reg[0]_i_2_n_1 ,\icmp_ln143_reg_2022_reg[0]_i_2_n_2 ,\icmp_ln143_reg_2022_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln143_reg_2022[0]_i_6_n_0 ,\icmp_ln143_reg_2022[0]_i_7_n_0 ,\icmp_ln143_reg_2022[0]_i_8_n_0 ,\icmp_ln143_reg_2022[0]_i_9_n_0 }),
        .O(\NLW_icmp_ln143_reg_2022_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln143_reg_2022[0]_i_10_n_0 ,\icmp_ln143_reg_2022[0]_i_11_n_0 ,\icmp_ln143_reg_2022[0]_i_12_n_0 ,\icmp_ln143_reg_2022[0]_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln143_reg_2022_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\icmp_ln143_reg_2022_reg[0]_i_5_n_0 ,\icmp_ln143_reg_2022_reg[0]_i_5_n_1 ,\icmp_ln143_reg_2022_reg[0]_i_5_n_2 ,\icmp_ln143_reg_2022_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln143_reg_2022[0]_i_14_n_0 ,\icmp_ln143_reg_2022[0]_i_15_n_0 ,\icmp_ln143_reg_2022[0]_i_16_n_0 ,\icmp_ln143_reg_2022[0]_i_17_n_0 }),
        .O(\NLW_icmp_ln143_reg_2022_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\icmp_ln143_reg_2022[0]_i_18_n_0 ,\icmp_ln143_reg_2022[0]_i_19_n_0 ,\icmp_ln143_reg_2022[0]_i_20_n_0 ,\icmp_ln143_reg_2022[0]_i_21_n_0 }));
endmodule

(* ORIG_REF_NAME = "shell_top_fifo_w17_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_fifo_w17_d2_S_ShiftReg_4
   (\SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    O,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    \and_ln20_1_reg_2051_reg[0]_i_14_0 ,
    \SRL_SIG_reg[1][0]_2 ,
    \SRL_SIG_reg[1][8]_1 ,
    \SRL_SIG_reg[1][12]_1 ,
    \SRL_SIG_reg[1][15]_1 ,
    \SRL_SIG_reg[1][0]_3 ,
    \SRL_SIG_reg[1][8]_2 ,
    \SRL_SIG_reg[1][12]_2 ,
    CO,
    \SRL_SIG_reg[1][15]_2 ,
    D,
    \add_ln25_12_reg_2155[15]_i_9 ,
    \add_ln25_12_reg_2155[15]_i_9_0 ,
    A,
    DI,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][13]_0 ,
    shl_ln25_mid2_reg_860_reg,
    \int_m_reg[14] ,
    m_cast_loc_channel_dout,
    S,
    \SRL_SIG_reg[1][1]_1 ,
    \SRL_SIG_reg[0][0]_0 ,
    push,
    \t_2_reg_2014_reg[0] ,
    \SRL_SIG_reg[1][15]_3 ,
    \add_ln25_12_reg_2155_reg[3] ,
    \add_ln25_12_reg_2155_reg[7] ,
    \add_ln25_12_reg_2155_reg[11] ,
    \add_ln25_12_reg_2155_reg[15] ,
    mOutPtr,
    \trunc_ln25_1_reg_2145_reg[22]_i_2 ,
    P,
    \add_ln25_12_reg_2155_reg[3]_0 ,
    \add_ln25_12_reg_2155_reg[19] ,
    \add_ln25_7_reg_2150_reg[4] ,
    ap_sig_allocacmp_t_2,
    ap_sync_reg_channel_write_m_cast_loc_channel,
    m_cast_loc_channel_full_n,
    ap_done_reg,
    Block_entry89_proc_U0_ap_ready,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [3:0]\SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][0]_1 ;
  output [3:0]\SRL_SIG_reg[1][8]_0 ;
  output [3:0]\SRL_SIG_reg[1][12]_0 ;
  output [3:0]O;
  output [3:0]\SRL_SIG_reg[1][1]_0 ;
  output [3:0]\SRL_SIG_reg[1][7]_0 ;
  output [3:0]\SRL_SIG_reg[1][11]_0 ;
  output [3:0]\SRL_SIG_reg[1][15]_0 ;
  output [0:0]\and_ln20_1_reg_2051_reg[0]_i_14_0 ;
  output [3:0]\SRL_SIG_reg[1][0]_2 ;
  output [3:0]\SRL_SIG_reg[1][8]_1 ;
  output [3:0]\SRL_SIG_reg[1][12]_1 ;
  output [3:0]\SRL_SIG_reg[1][15]_1 ;
  output [2:0]\SRL_SIG_reg[1][0]_3 ;
  output [3:0]\SRL_SIG_reg[1][8]_2 ;
  output [3:0]\SRL_SIG_reg[1][12]_2 ;
  output [0:0]CO;
  output [2:0]\SRL_SIG_reg[1][15]_2 ;
  output [17:0]D;
  output [15:0]\add_ln25_12_reg_2155[15]_i_9 ;
  output [0:0]\add_ln25_12_reg_2155[15]_i_9_0 ;
  output [1:0]A;
  output [1:0]DI;
  output [3:0]\SRL_SIG_reg[1][5]_0 ;
  output [3:0]\SRL_SIG_reg[1][9]_0 ;
  output [3:0]\SRL_SIG_reg[1][13]_0 ;
  output [1:0]shl_ln25_mid2_reg_860_reg;
  output [0:0]\int_m_reg[14] ;
  output [14:0]m_cast_loc_channel_dout;
  output [0:0]S;
  output [1:0]\SRL_SIG_reg[1][1]_1 ;
  output [0:0]\SRL_SIG_reg[0][0]_0 ;
  output push;
  output [0:0]\t_2_reg_2014_reg[0] ;
  output [0:0]\SRL_SIG_reg[1][15]_3 ;
  input [1:0]\add_ln25_12_reg_2155_reg[3] ;
  input [3:0]\add_ln25_12_reg_2155_reg[7] ;
  input [3:0]\add_ln25_12_reg_2155_reg[11] ;
  input [3:0]\add_ln25_12_reg_2155_reg[15] ;
  input [1:0]mOutPtr;
  input [15:0]\trunc_ln25_1_reg_2145_reg[22]_i_2 ;
  input [15:0]P;
  input [0:0]\add_ln25_12_reg_2155_reg[3]_0 ;
  input [15:0]\add_ln25_12_reg_2155_reg[19] ;
  input \add_ln25_7_reg_2150_reg[4] ;
  input [1:0]ap_sig_allocacmp_t_2;
  input ap_sync_reg_channel_write_m_cast_loc_channel;
  input m_cast_loc_channel_full_n;
  input ap_done_reg;
  input Block_entry89_proc_U0_ap_ready;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [1:0]A;
  wire Block_entry89_proc_U0_ap_ready;
  wire [0:0]CO;
  wire [17:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [15:0]P;
  wire [0:0]S;
  wire [15:0]\SRL_SIG_reg[0] ;
  wire [0:0]\SRL_SIG_reg[0][0]_0 ;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1] ;
  wire [3:0]\SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [3:0]\SRL_SIG_reg[1][0]_2 ;
  wire [2:0]\SRL_SIG_reg[1][0]_3 ;
  wire [3:0]\SRL_SIG_reg[1][11]_0 ;
  wire [3:0]\SRL_SIG_reg[1][12]_0 ;
  wire [3:0]\SRL_SIG_reg[1][12]_1 ;
  wire [3:0]\SRL_SIG_reg[1][12]_2 ;
  wire [3:0]\SRL_SIG_reg[1][13]_0 ;
  wire [3:0]\SRL_SIG_reg[1][15]_0 ;
  wire [3:0]\SRL_SIG_reg[1][15]_1 ;
  wire [2:0]\SRL_SIG_reg[1][15]_2 ;
  wire [0:0]\SRL_SIG_reg[1][15]_3 ;
  wire [3:0]\SRL_SIG_reg[1][1]_0 ;
  wire [1:0]\SRL_SIG_reg[1][1]_1 ;
  wire [3:0]\SRL_SIG_reg[1][5]_0 ;
  wire [3:0]\SRL_SIG_reg[1][7]_0 ;
  wire [3:0]\SRL_SIG_reg[1][8]_0 ;
  wire [3:0]\SRL_SIG_reg[1][8]_1 ;
  wire [3:0]\SRL_SIG_reg[1][8]_2 ;
  wire [3:0]\SRL_SIG_reg[1][9]_0 ;
  wire \add_ln25_12_reg_2155[11]_i_2_n_0 ;
  wire \add_ln25_12_reg_2155[11]_i_3_n_0 ;
  wire \add_ln25_12_reg_2155[11]_i_4_n_0 ;
  wire \add_ln25_12_reg_2155[11]_i_5_n_0 ;
  wire \add_ln25_12_reg_2155[15]_i_2_n_0 ;
  wire \add_ln25_12_reg_2155[15]_i_3_n_0 ;
  wire \add_ln25_12_reg_2155[15]_i_4_n_0 ;
  wire \add_ln25_12_reg_2155[15]_i_5_n_0 ;
  wire [15:0]\add_ln25_12_reg_2155[15]_i_9 ;
  wire [0:0]\add_ln25_12_reg_2155[15]_i_9_0 ;
  wire \add_ln25_12_reg_2155[3]_i_2_n_0 ;
  wire \add_ln25_12_reg_2155[3]_i_3_n_0 ;
  wire \add_ln25_12_reg_2155[3]_i_4_n_0 ;
  wire \add_ln25_12_reg_2155[3]_i_5_n_0 ;
  wire \add_ln25_12_reg_2155[3]_i_8_n_0 ;
  wire \add_ln25_12_reg_2155[3]_i_9_n_0 ;
  wire \add_ln25_12_reg_2155[7]_i_2_n_0 ;
  wire \add_ln25_12_reg_2155[7]_i_3_n_0 ;
  wire \add_ln25_12_reg_2155[7]_i_4_n_0 ;
  wire \add_ln25_12_reg_2155[7]_i_5_n_0 ;
  wire [3:0]\add_ln25_12_reg_2155_reg[11] ;
  wire \add_ln25_12_reg_2155_reg[11]_i_1_n_0 ;
  wire \add_ln25_12_reg_2155_reg[11]_i_1_n_1 ;
  wire \add_ln25_12_reg_2155_reg[11]_i_1_n_2 ;
  wire \add_ln25_12_reg_2155_reg[11]_i_1_n_3 ;
  wire [3:0]\add_ln25_12_reg_2155_reg[15] ;
  wire \add_ln25_12_reg_2155_reg[15]_i_1_n_1 ;
  wire \add_ln25_12_reg_2155_reg[15]_i_1_n_2 ;
  wire \add_ln25_12_reg_2155_reg[15]_i_1_n_3 ;
  wire [15:0]\add_ln25_12_reg_2155_reg[19] ;
  wire [1:0]\add_ln25_12_reg_2155_reg[3] ;
  wire [0:0]\add_ln25_12_reg_2155_reg[3]_0 ;
  wire \add_ln25_12_reg_2155_reg[3]_i_1_n_0 ;
  wire \add_ln25_12_reg_2155_reg[3]_i_1_n_1 ;
  wire \add_ln25_12_reg_2155_reg[3]_i_1_n_2 ;
  wire \add_ln25_12_reg_2155_reg[3]_i_1_n_3 ;
  wire [3:0]\add_ln25_12_reg_2155_reg[7] ;
  wire \add_ln25_12_reg_2155_reg[7]_i_1_n_0 ;
  wire \add_ln25_12_reg_2155_reg[7]_i_1_n_1 ;
  wire \add_ln25_12_reg_2155_reg[7]_i_1_n_2 ;
  wire \add_ln25_12_reg_2155_reg[7]_i_1_n_3 ;
  wire \add_ln25_7_reg_2150[12]_i_2_n_0 ;
  wire \add_ln25_7_reg_2150[12]_i_3_n_0 ;
  wire \add_ln25_7_reg_2150[12]_i_4_n_0 ;
  wire \add_ln25_7_reg_2150[12]_i_5_n_0 ;
  wire \add_ln25_7_reg_2150[12]_i_6_n_0 ;
  wire \add_ln25_7_reg_2150[12]_i_7_n_0 ;
  wire \add_ln25_7_reg_2150[12]_i_8_n_0 ;
  wire \add_ln25_7_reg_2150[12]_i_9_n_0 ;
  wire \add_ln25_7_reg_2150[16]_i_2_n_0 ;
  wire \add_ln25_7_reg_2150[16]_i_3_n_0 ;
  wire \add_ln25_7_reg_2150[16]_i_4_n_0 ;
  wire \add_ln25_7_reg_2150[16]_i_5_n_0 ;
  wire \add_ln25_7_reg_2150[16]_i_6_n_0 ;
  wire \add_ln25_7_reg_2150[16]_i_7_n_0 ;
  wire \add_ln25_7_reg_2150[16]_i_8_n_0 ;
  wire \add_ln25_7_reg_2150[16]_i_9_n_0 ;
  wire \add_ln25_7_reg_2150[18]_i_2_n_0 ;
  wire \add_ln25_7_reg_2150[18]_i_3_n_0 ;
  wire \add_ln25_7_reg_2150[4]_i_2_n_0 ;
  wire \add_ln25_7_reg_2150[4]_i_3_n_0 ;
  wire \add_ln25_7_reg_2150[4]_i_4_n_0 ;
  wire \add_ln25_7_reg_2150[4]_i_5_n_0 ;
  wire \add_ln25_7_reg_2150[4]_i_6_n_0 ;
  wire \add_ln25_7_reg_2150[4]_i_7_n_0 ;
  wire \add_ln25_7_reg_2150[4]_i_8_n_0 ;
  wire \add_ln25_7_reg_2150[8]_i_2_n_0 ;
  wire \add_ln25_7_reg_2150[8]_i_3_n_0 ;
  wire \add_ln25_7_reg_2150[8]_i_4_n_0 ;
  wire \add_ln25_7_reg_2150[8]_i_5_n_0 ;
  wire \add_ln25_7_reg_2150[8]_i_6_n_0 ;
  wire \add_ln25_7_reg_2150[8]_i_7_n_0 ;
  wire \add_ln25_7_reg_2150[8]_i_8_n_0 ;
  wire \add_ln25_7_reg_2150[8]_i_9_n_0 ;
  wire \add_ln25_7_reg_2150_reg[12]_i_1_n_0 ;
  wire \add_ln25_7_reg_2150_reg[12]_i_1_n_1 ;
  wire \add_ln25_7_reg_2150_reg[12]_i_1_n_2 ;
  wire \add_ln25_7_reg_2150_reg[12]_i_1_n_3 ;
  wire \add_ln25_7_reg_2150_reg[16]_i_1_n_0 ;
  wire \add_ln25_7_reg_2150_reg[16]_i_1_n_1 ;
  wire \add_ln25_7_reg_2150_reg[16]_i_1_n_2 ;
  wire \add_ln25_7_reg_2150_reg[16]_i_1_n_3 ;
  wire \add_ln25_7_reg_2150_reg[18]_i_1_n_3 ;
  wire \add_ln25_7_reg_2150_reg[4] ;
  wire \add_ln25_7_reg_2150_reg[4]_i_1_n_0 ;
  wire \add_ln25_7_reg_2150_reg[4]_i_1_n_1 ;
  wire \add_ln25_7_reg_2150_reg[4]_i_1_n_2 ;
  wire \add_ln25_7_reg_2150_reg[4]_i_1_n_3 ;
  wire \add_ln25_7_reg_2150_reg[8]_i_1_n_0 ;
  wire \add_ln25_7_reg_2150_reg[8]_i_1_n_1 ;
  wire \add_ln25_7_reg_2150_reg[8]_i_1_n_2 ;
  wire \add_ln25_7_reg_2150_reg[8]_i_1_n_3 ;
  wire \add_ln25_reg_2034[12]_i_2_n_0 ;
  wire \add_ln25_reg_2034[12]_i_3_n_0 ;
  wire \add_ln25_reg_2034[12]_i_4_n_0 ;
  wire \add_ln25_reg_2034[12]_i_5_n_0 ;
  wire \add_ln25_reg_2034[12]_i_6_n_0 ;
  wire \add_ln25_reg_2034[12]_i_7_n_0 ;
  wire \add_ln25_reg_2034[12]_i_8_n_0 ;
  wire \add_ln25_reg_2034[12]_i_9_n_0 ;
  wire \add_ln25_reg_2034[15]_i_2_n_0 ;
  wire \add_ln25_reg_2034[15]_i_3_n_0 ;
  wire \add_ln25_reg_2034[15]_i_4_n_0 ;
  wire \add_ln25_reg_2034[15]_i_5_n_0 ;
  wire \add_ln25_reg_2034[15]_i_6_n_0 ;
  wire \add_ln25_reg_2034[15]_i_7_n_0 ;
  wire \add_ln25_reg_2034[1]_i_2_n_0 ;
  wire \add_ln25_reg_2034[1]_i_3_n_0 ;
  wire \add_ln25_reg_2034[1]_i_4_n_0 ;
  wire \add_ln25_reg_2034[1]_i_5_n_0 ;
  wire \add_ln25_reg_2034[1]_i_6_n_0 ;
  wire \add_ln25_reg_2034[4]_i_10_n_0 ;
  wire \add_ln25_reg_2034[4]_i_3_n_0 ;
  wire \add_ln25_reg_2034[4]_i_4_n_0 ;
  wire \add_ln25_reg_2034[4]_i_5_n_0 ;
  wire \add_ln25_reg_2034[4]_i_6_n_0 ;
  wire \add_ln25_reg_2034[4]_i_7_n_0 ;
  wire \add_ln25_reg_2034[4]_i_8_n_0 ;
  wire \add_ln25_reg_2034[4]_i_9_n_0 ;
  wire \add_ln25_reg_2034[8]_i_2_n_0 ;
  wire \add_ln25_reg_2034[8]_i_3_n_0 ;
  wire \add_ln25_reg_2034[8]_i_4_n_0 ;
  wire \add_ln25_reg_2034[8]_i_5_n_0 ;
  wire \add_ln25_reg_2034[8]_i_6_n_0 ;
  wire \add_ln25_reg_2034[8]_i_7_n_0 ;
  wire \add_ln25_reg_2034[8]_i_8_n_0 ;
  wire \add_ln25_reg_2034[8]_i_9_n_0 ;
  wire \add_ln25_reg_2034_reg[12]_i_1_n_0 ;
  wire \add_ln25_reg_2034_reg[12]_i_1_n_1 ;
  wire \add_ln25_reg_2034_reg[12]_i_1_n_2 ;
  wire \add_ln25_reg_2034_reg[12]_i_1_n_3 ;
  wire \add_ln25_reg_2034_reg[15]_i_1_n_2 ;
  wire \add_ln25_reg_2034_reg[15]_i_1_n_3 ;
  wire \add_ln25_reg_2034_reg[1]_i_1_n_0 ;
  wire \add_ln25_reg_2034_reg[1]_i_1_n_1 ;
  wire \add_ln25_reg_2034_reg[1]_i_1_n_2 ;
  wire \add_ln25_reg_2034_reg[1]_i_1_n_3 ;
  wire \add_ln25_reg_2034_reg[4]_i_1_n_0 ;
  wire \add_ln25_reg_2034_reg[4]_i_1_n_1 ;
  wire \add_ln25_reg_2034_reg[4]_i_1_n_2 ;
  wire \add_ln25_reg_2034_reg[4]_i_1_n_3 ;
  wire \add_ln25_reg_2034_reg[8]_i_1_n_0 ;
  wire \add_ln25_reg_2034_reg[8]_i_1_n_1 ;
  wire \add_ln25_reg_2034_reg[8]_i_1_n_2 ;
  wire \add_ln25_reg_2034_reg[8]_i_1_n_3 ;
  wire \and_ln20_1_reg_2051[0]_i_25_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_26_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_27_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_28_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_39_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_40_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_41_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_42_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_52_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_53_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_54_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_55_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_56_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_57_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_58_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_59_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_60_n_0 ;
  wire [0:0]\and_ln20_1_reg_2051_reg[0]_i_14_0 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_14_n_0 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_14_n_1 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_14_n_2 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_14_n_3 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_24_n_0 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_24_n_1 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_24_n_2 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_24_n_3 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_38_n_0 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_38_n_1 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_38_n_2 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_38_n_3 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_51_n_0 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_51_n_1 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_51_n_2 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_51_n_3 ;
  wire \and_ln20_2_reg_2059[0]_i_15_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_16_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_17_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_28_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_29_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_30_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_31_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_41_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_42_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_43_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_44_n_0 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_14_n_0 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_14_n_1 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_14_n_2 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_14_n_3 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_27_n_0 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_27_n_1 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_27_n_2 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_27_n_3 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_4_n_1 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_4_n_2 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_4_n_3 ;
  wire \and_ln20_reg_2043[0]_i_21_n_0 ;
  wire \and_ln20_reg_2043[0]_i_22_n_0 ;
  wire \and_ln20_reg_2043[0]_i_23_n_0 ;
  wire \and_ln20_reg_2043[0]_i_35_n_0 ;
  wire \and_ln20_reg_2043[0]_i_36_n_0 ;
  wire \and_ln20_reg_2043[0]_i_37_n_0 ;
  wire \and_ln20_reg_2043[0]_i_38_n_0 ;
  wire \and_ln20_reg_2043[0]_i_49_n_0 ;
  wire \and_ln20_reg_2043[0]_i_50_n_0 ;
  wire \and_ln20_reg_2043[0]_i_51_n_0 ;
  wire \and_ln20_reg_2043[0]_i_52_n_0 ;
  wire \and_ln20_reg_2043[0]_i_60_n_0 ;
  wire \and_ln20_reg_2043[0]_i_61_n_0 ;
  wire \and_ln20_reg_2043[0]_i_62_n_0 ;
  wire \and_ln20_reg_2043[0]_i_63_n_0 ;
  wire \and_ln20_reg_2043_reg[0]_i_20_n_0 ;
  wire \and_ln20_reg_2043_reg[0]_i_20_n_1 ;
  wire \and_ln20_reg_2043_reg[0]_i_20_n_2 ;
  wire \and_ln20_reg_2043_reg[0]_i_20_n_3 ;
  wire \and_ln20_reg_2043_reg[0]_i_34_n_0 ;
  wire \and_ln20_reg_2043_reg[0]_i_34_n_1 ;
  wire \and_ln20_reg_2043_reg[0]_i_34_n_2 ;
  wire \and_ln20_reg_2043_reg[0]_i_34_n_3 ;
  wire \and_ln20_reg_2043_reg[0]_i_48_n_0 ;
  wire \and_ln20_reg_2043_reg[0]_i_48_n_1 ;
  wire \and_ln20_reg_2043_reg[0]_i_48_n_2 ;
  wire \and_ln20_reg_2043_reg[0]_i_48_n_3 ;
  wire \and_ln20_reg_2043_reg[0]_i_6_n_1 ;
  wire \and_ln20_reg_2043_reg[0]_i_6_n_2 ;
  wire \and_ln20_reg_2043_reg[0]_i_6_n_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [1:0]ap_sig_allocacmp_t_2;
  wire ap_sync_reg_channel_write_m_cast_loc_channel;
  wire [0:0]\int_m_reg[14] ;
  wire [1:0]mOutPtr;
  wire [14:0]m_cast_loc_channel_dout;
  wire m_cast_loc_channel_full_n;
  wire push;
  wire [1:0]shl_ln25_mid2_reg_860_reg;
  wire [0:0]\t_2_reg_2014_reg[0] ;
  wire [15:0]\trunc_ln25_1_reg_2145_reg[22]_i_2 ;
  wire [3:1]\NLW_add_ln25_7_reg_2150_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln25_7_reg_2150_reg[18]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln25_reg_2034_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln25_reg_2034_reg[15]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln25_reg_2034_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_1_reg_2051_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_and_ln20_1_reg_2051_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_and_ln20_2_reg_2059_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_and_ln20_reg_2043_reg[0]_i_6_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(ap_sync_reg_channel_write_m_cast_loc_channel),
        .I1(m_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(Block_entry89_proc_U0_ap_ready),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0] [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0] [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0] [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0] [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0] [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0] [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0] [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0] [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [0]),
        .Q(\SRL_SIG_reg[1] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [10]),
        .Q(\SRL_SIG_reg[1] [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [11]),
        .Q(\SRL_SIG_reg[1] [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [12]),
        .Q(\SRL_SIG_reg[1] [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [13]),
        .Q(\SRL_SIG_reg[1] [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [14]),
        .Q(\SRL_SIG_reg[1] [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [15]),
        .Q(\SRL_SIG_reg[1] [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [1]),
        .Q(\SRL_SIG_reg[1] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [2]),
        .Q(\SRL_SIG_reg[1] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [3]),
        .Q(\SRL_SIG_reg[1] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [4]),
        .Q(\SRL_SIG_reg[1] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [5]),
        .Q(\SRL_SIG_reg[1] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [6]),
        .Q(\SRL_SIG_reg[1] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [7]),
        .Q(\SRL_SIG_reg[1] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [8]),
        .Q(\SRL_SIG_reg[1] [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0] [9]),
        .Q(\SRL_SIG_reg[1] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[11]_i_2 
       (.I0(\SRL_SIG_reg[1][12]_2 [1]),
        .I1(\add_ln25_12_reg_2155_reg[19] [9]),
        .O(\add_ln25_12_reg_2155[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[11]_i_3 
       (.I0(\SRL_SIG_reg[1][12]_2 [0]),
        .I1(\add_ln25_12_reg_2155_reg[19] [8]),
        .O(\add_ln25_12_reg_2155[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[11]_i_4 
       (.I0(\SRL_SIG_reg[1][8]_2 [3]),
        .I1(\add_ln25_12_reg_2155_reg[19] [7]),
        .O(\add_ln25_12_reg_2155[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[11]_i_5 
       (.I0(\SRL_SIG_reg[1][8]_2 [2]),
        .I1(\add_ln25_12_reg_2155_reg[19] [6]),
        .O(\add_ln25_12_reg_2155[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[15]_i_2 
       (.I0(\SRL_SIG_reg[1][15]_2 [1]),
        .I1(\add_ln25_12_reg_2155_reg[19] [13]),
        .O(\add_ln25_12_reg_2155[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[15]_i_3 
       (.I0(\SRL_SIG_reg[1][15]_2 [0]),
        .I1(\add_ln25_12_reg_2155_reg[19] [12]),
        .O(\add_ln25_12_reg_2155[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[15]_i_4 
       (.I0(\SRL_SIG_reg[1][12]_2 [3]),
        .I1(\add_ln25_12_reg_2155_reg[19] [11]),
        .O(\add_ln25_12_reg_2155[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[15]_i_5 
       (.I0(\SRL_SIG_reg[1][12]_2 [2]),
        .I1(\add_ln25_12_reg_2155_reg[19] [10]),
        .O(\add_ln25_12_reg_2155[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln25_12_reg_2155[19]_i_3 
       (.I0(CO),
        .I1(\add_ln25_12_reg_2155_reg[19] [15]),
        .O(\int_m_reg[14] ));
  LUT4 #(
    .INIT(16'h6999)) 
    \add_ln25_12_reg_2155[19]_i_7 
       (.I0(CO),
        .I1(\add_ln25_12_reg_2155_reg[19] [15]),
        .I2(\add_ln25_12_reg_2155_reg[19] [14]),
        .I3(\SRL_SIG_reg[1][15]_2 [2]),
        .O(S));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[3]_i_2 
       (.I0(\SRL_SIG_reg[1][0]_3 [0]),
        .I1(\add_ln25_12_reg_2155_reg[19] [1]),
        .O(\add_ln25_12_reg_2155[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[3]_i_3 
       (.I0(\SRL_SIG_reg[1][0]_2 [0]),
        .I1(\add_ln25_12_reg_2155_reg[19] [0]),
        .O(\add_ln25_12_reg_2155[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBFBB)) 
    \add_ln25_12_reg_2155[3]_i_4 
       (.I0(\add_ln25_12_reg_2155_reg[3]_0 ),
        .I1(\SRL_SIG_reg[0] [0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1] [0]),
        .O(\add_ln25_12_reg_2155[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln25_12_reg_2155[3]_i_5 
       (.I0(\SRL_SIG_reg[1] [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [0]),
        .I4(\add_ln25_12_reg_2155_reg[3]_0 ),
        .O(\add_ln25_12_reg_2155[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF4700B800B8FF47)) 
    \add_ln25_12_reg_2155[3]_i_8 
       (.I0(\SRL_SIG_reg[1] [0]),
        .I1(\add_ln25_7_reg_2150_reg[4] ),
        .I2(\SRL_SIG_reg[0] [0]),
        .I3(\add_ln25_12_reg_2155_reg[3]_0 ),
        .I4(\SRL_SIG_reg[1][0]_2 [0]),
        .I5(\add_ln25_12_reg_2155_reg[19] [0]),
        .O(\add_ln25_12_reg_2155[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln25_12_reg_2155[3]_i_9 
       (.I0(\add_ln25_12_reg_2155_reg[3]_0 ),
        .I1(\SRL_SIG_reg[0] [0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1] [0]),
        .O(\add_ln25_12_reg_2155[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[7]_i_2 
       (.I0(\SRL_SIG_reg[1][8]_2 [1]),
        .I1(\add_ln25_12_reg_2155_reg[19] [5]),
        .O(\add_ln25_12_reg_2155[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[7]_i_3 
       (.I0(\SRL_SIG_reg[1][8]_2 [0]),
        .I1(\add_ln25_12_reg_2155_reg[19] [4]),
        .O(\add_ln25_12_reg_2155[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[7]_i_4 
       (.I0(\SRL_SIG_reg[1][0]_3 [2]),
        .I1(\add_ln25_12_reg_2155_reg[19] [3]),
        .O(\add_ln25_12_reg_2155[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln25_12_reg_2155[7]_i_5 
       (.I0(\SRL_SIG_reg[1][0]_3 [1]),
        .I1(\add_ln25_12_reg_2155_reg[19] [2]),
        .O(\add_ln25_12_reg_2155[7]_i_5_n_0 ));
  CARRY4 \add_ln25_12_reg_2155_reg[11]_i_1 
       (.CI(\add_ln25_12_reg_2155_reg[7]_i_1_n_0 ),
        .CO({\add_ln25_12_reg_2155_reg[11]_i_1_n_0 ,\add_ln25_12_reg_2155_reg[11]_i_1_n_1 ,\add_ln25_12_reg_2155_reg[11]_i_1_n_2 ,\add_ln25_12_reg_2155_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln25_12_reg_2155[11]_i_2_n_0 ,\add_ln25_12_reg_2155[11]_i_3_n_0 ,\add_ln25_12_reg_2155[11]_i_4_n_0 ,\add_ln25_12_reg_2155[11]_i_5_n_0 }),
        .O(\add_ln25_12_reg_2155[15]_i_9 [11:8]),
        .S(\add_ln25_12_reg_2155_reg[11] ));
  CARRY4 \add_ln25_12_reg_2155_reg[15]_i_1 
       (.CI(\add_ln25_12_reg_2155_reg[11]_i_1_n_0 ),
        .CO({\add_ln25_12_reg_2155[15]_i_9_0 ,\add_ln25_12_reg_2155_reg[15]_i_1_n_1 ,\add_ln25_12_reg_2155_reg[15]_i_1_n_2 ,\add_ln25_12_reg_2155_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln25_12_reg_2155[15]_i_2_n_0 ,\add_ln25_12_reg_2155[15]_i_3_n_0 ,\add_ln25_12_reg_2155[15]_i_4_n_0 ,\add_ln25_12_reg_2155[15]_i_5_n_0 }),
        .O(\add_ln25_12_reg_2155[15]_i_9 [15:12]),
        .S(\add_ln25_12_reg_2155_reg[15] ));
  CARRY4 \add_ln25_12_reg_2155_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln25_12_reg_2155_reg[3]_i_1_n_0 ,\add_ln25_12_reg_2155_reg[3]_i_1_n_1 ,\add_ln25_12_reg_2155_reg[3]_i_1_n_2 ,\add_ln25_12_reg_2155_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\add_ln25_12_reg_2155[3]_i_2_n_0 ,\add_ln25_12_reg_2155[3]_i_3_n_0 ,\add_ln25_12_reg_2155[3]_i_4_n_0 ,\add_ln25_12_reg_2155[3]_i_5_n_0 }),
        .O(\add_ln25_12_reg_2155[15]_i_9 [3:0]),
        .S({\add_ln25_12_reg_2155_reg[3] ,\add_ln25_12_reg_2155[3]_i_8_n_0 ,\add_ln25_12_reg_2155[3]_i_9_n_0 }));
  CARRY4 \add_ln25_12_reg_2155_reg[7]_i_1 
       (.CI(\add_ln25_12_reg_2155_reg[3]_i_1_n_0 ),
        .CO({\add_ln25_12_reg_2155_reg[7]_i_1_n_0 ,\add_ln25_12_reg_2155_reg[7]_i_1_n_1 ,\add_ln25_12_reg_2155_reg[7]_i_1_n_2 ,\add_ln25_12_reg_2155_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln25_12_reg_2155[7]_i_2_n_0 ,\add_ln25_12_reg_2155[7]_i_3_n_0 ,\add_ln25_12_reg_2155[7]_i_4_n_0 ,\add_ln25_12_reg_2155[7]_i_5_n_0 }),
        .O(\add_ln25_12_reg_2155[15]_i_9 [7:4]),
        .S(\add_ln25_12_reg_2155_reg[7] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_7_reg_2150[12]_i_10 
       (.I0(\SRL_SIG_reg[1] [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [11]),
        .O(m_cast_loc_channel_dout[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_7_reg_2150[12]_i_11 
       (.I0(\SRL_SIG_reg[1] [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [10]),
        .O(m_cast_loc_channel_dout[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_7_reg_2150[12]_i_12 
       (.I0(\SRL_SIG_reg[1] [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [9]),
        .O(m_cast_loc_channel_dout[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_7_reg_2150[12]_i_13 
       (.I0(\SRL_SIG_reg[1] [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [8]),
        .O(m_cast_loc_channel_dout[7]));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln25_7_reg_2150[12]_i_2 
       (.I0(\SRL_SIG_reg[0] [10]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [10]),
        .I4(\SRL_SIG_reg[1][12]_2 [2]),
        .O(\add_ln25_7_reg_2150[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln25_7_reg_2150[12]_i_3 
       (.I0(\SRL_SIG_reg[0] [9]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [9]),
        .I4(\SRL_SIG_reg[1][12]_2 [1]),
        .O(\add_ln25_7_reg_2150[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln25_7_reg_2150[12]_i_4 
       (.I0(\SRL_SIG_reg[0] [8]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [8]),
        .I4(\SRL_SIG_reg[1][12]_2 [0]),
        .O(\add_ln25_7_reg_2150[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln25_7_reg_2150[12]_i_5 
       (.I0(\SRL_SIG_reg[0] [7]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [7]),
        .I4(\SRL_SIG_reg[1][8]_2 [3]),
        .O(\add_ln25_7_reg_2150[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln25_7_reg_2150[12]_i_6 
       (.I0(\SRL_SIG_reg[1][12]_2 [2]),
        .I1(\SRL_SIG_reg[1] [10]),
        .I2(\add_ln25_7_reg_2150_reg[4] ),
        .I3(\SRL_SIG_reg[0] [10]),
        .I4(m_cast_loc_channel_dout[10]),
        .I5(\SRL_SIG_reg[1][12]_2 [3]),
        .O(\add_ln25_7_reg_2150[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln25_7_reg_2150[12]_i_7 
       (.I0(\SRL_SIG_reg[1][12]_2 [1]),
        .I1(\SRL_SIG_reg[1] [9]),
        .I2(\add_ln25_7_reg_2150_reg[4] ),
        .I3(\SRL_SIG_reg[0] [9]),
        .I4(m_cast_loc_channel_dout[9]),
        .I5(\SRL_SIG_reg[1][12]_2 [2]),
        .O(\add_ln25_7_reg_2150[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln25_7_reg_2150[12]_i_8 
       (.I0(\SRL_SIG_reg[1][12]_2 [0]),
        .I1(\SRL_SIG_reg[1] [8]),
        .I2(\add_ln25_7_reg_2150_reg[4] ),
        .I3(\SRL_SIG_reg[0] [8]),
        .I4(m_cast_loc_channel_dout[8]),
        .I5(\SRL_SIG_reg[1][12]_2 [1]),
        .O(\add_ln25_7_reg_2150[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln25_7_reg_2150[12]_i_9 
       (.I0(\SRL_SIG_reg[1][8]_2 [3]),
        .I1(\SRL_SIG_reg[1] [7]),
        .I2(\add_ln25_7_reg_2150_reg[4] ),
        .I3(\SRL_SIG_reg[0] [7]),
        .I4(m_cast_loc_channel_dout[7]),
        .I5(\SRL_SIG_reg[1][12]_2 [0]),
        .O(\add_ln25_7_reg_2150[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_7_reg_2150[16]_i_11 
       (.I0(\SRL_SIG_reg[1] [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [14]),
        .O(m_cast_loc_channel_dout[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_7_reg_2150[16]_i_12 
       (.I0(\SRL_SIG_reg[1] [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [13]),
        .O(m_cast_loc_channel_dout[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_7_reg_2150[16]_i_13 
       (.I0(\SRL_SIG_reg[1] [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [12]),
        .O(m_cast_loc_channel_dout[11]));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln25_7_reg_2150[16]_i_2 
       (.I0(CO),
        .I1(\SRL_SIG_reg[0] [15]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1] [15]),
        .O(\add_ln25_7_reg_2150[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln25_7_reg_2150[16]_i_3 
       (.I0(\SRL_SIG_reg[0] [13]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [13]),
        .I4(\SRL_SIG_reg[1][15]_2 [1]),
        .O(\add_ln25_7_reg_2150[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln25_7_reg_2150[16]_i_4 
       (.I0(\SRL_SIG_reg[0] [12]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [12]),
        .I4(\SRL_SIG_reg[1][15]_2 [0]),
        .O(\add_ln25_7_reg_2150[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln25_7_reg_2150[16]_i_5 
       (.I0(\SRL_SIG_reg[0] [11]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [11]),
        .I4(\SRL_SIG_reg[1][12]_2 [3]),
        .O(\add_ln25_7_reg_2150[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h47B8B847B847B847)) 
    \add_ln25_7_reg_2150[16]_i_6 
       (.I0(\SRL_SIG_reg[1] [15]),
        .I1(\add_ln25_7_reg_2150_reg[4] ),
        .I2(\SRL_SIG_reg[0] [15]),
        .I3(CO),
        .I4(\SRL_SIG_reg[1][15]_2 [2]),
        .I5(m_cast_loc_channel_dout[13]),
        .O(\add_ln25_7_reg_2150[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln25_7_reg_2150[16]_i_7 
       (.I0(\SRL_SIG_reg[1][15]_2 [1]),
        .I1(\SRL_SIG_reg[1] [13]),
        .I2(\add_ln25_7_reg_2150_reg[4] ),
        .I3(\SRL_SIG_reg[0] [13]),
        .I4(m_cast_loc_channel_dout[13]),
        .I5(\SRL_SIG_reg[1][15]_2 [2]),
        .O(\add_ln25_7_reg_2150[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln25_7_reg_2150[16]_i_8 
       (.I0(\SRL_SIG_reg[1][15]_2 [0]),
        .I1(\SRL_SIG_reg[1] [12]),
        .I2(\add_ln25_7_reg_2150_reg[4] ),
        .I3(\SRL_SIG_reg[0] [12]),
        .I4(m_cast_loc_channel_dout[12]),
        .I5(\SRL_SIG_reg[1][15]_2 [1]),
        .O(\add_ln25_7_reg_2150[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln25_7_reg_2150[16]_i_9 
       (.I0(\SRL_SIG_reg[1][12]_2 [3]),
        .I1(\SRL_SIG_reg[1] [11]),
        .I2(\add_ln25_7_reg_2150_reg[4] ),
        .I3(\SRL_SIG_reg[0] [11]),
        .I4(m_cast_loc_channel_dout[11]),
        .I5(\SRL_SIG_reg[1][15]_2 [0]),
        .O(\add_ln25_7_reg_2150[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFB08)) 
    \add_ln25_7_reg_2150[18]_i_2 
       (.I0(\SRL_SIG_reg[1] [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [15]),
        .I4(CO),
        .O(\add_ln25_7_reg_2150[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h10111511)) 
    \add_ln25_7_reg_2150[18]_i_3 
       (.I0(CO),
        .I1(\SRL_SIG_reg[0] [15]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1] [15]),
        .O(\add_ln25_7_reg_2150[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_7_reg_2150[4]_i_10 
       (.I0(\SRL_SIG_reg[1] [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [1]),
        .O(m_cast_loc_channel_dout[0]));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln25_7_reg_2150[4]_i_2 
       (.I0(\SRL_SIG_reg[0] [2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [2]),
        .I4(\SRL_SIG_reg[1][0]_3 [1]),
        .O(\add_ln25_7_reg_2150[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln25_7_reg_2150[4]_i_3 
       (.I0(\SRL_SIG_reg[0] [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [1]),
        .I4(\SRL_SIG_reg[1][0]_3 [0]),
        .O(\add_ln25_7_reg_2150[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEFEEEAEE)) 
    \add_ln25_7_reg_2150[4]_i_4 
       (.I0(\SRL_SIG_reg[1][0]_2 [0]),
        .I1(\SRL_SIG_reg[0] [0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1] [0]),
        .O(\add_ln25_7_reg_2150[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln25_7_reg_2150[4]_i_5 
       (.I0(\SRL_SIG_reg[1][0]_3 [1]),
        .I1(\SRL_SIG_reg[1] [2]),
        .I2(\add_ln25_7_reg_2150_reg[4] ),
        .I3(\SRL_SIG_reg[0] [2]),
        .I4(m_cast_loc_channel_dout[2]),
        .I5(\SRL_SIG_reg[1][0]_3 [2]),
        .O(\add_ln25_7_reg_2150[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8788877778777888)) 
    \add_ln25_7_reg_2150[4]_i_6 
       (.I0(\SRL_SIG_reg[1][0]_3 [0]),
        .I1(m_cast_loc_channel_dout[0]),
        .I2(\SRL_SIG_reg[1] [2]),
        .I3(\add_ln25_7_reg_2150_reg[4] ),
        .I4(\SRL_SIG_reg[0] [2]),
        .I5(\SRL_SIG_reg[1][0]_3 [1]),
        .O(\add_ln25_7_reg_2150[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE1EEE1111E111EEE)) 
    \add_ln25_7_reg_2150[4]_i_7 
       (.I0(\SRL_SIG_reg[1][0]_1 ),
        .I1(\SRL_SIG_reg[1][0]_2 [0]),
        .I2(\SRL_SIG_reg[1] [1]),
        .I3(\add_ln25_7_reg_2150_reg[4] ),
        .I4(\SRL_SIG_reg[0] [1]),
        .I5(\SRL_SIG_reg[1][0]_3 [0]),
        .O(\add_ln25_7_reg_2150[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln25_7_reg_2150[4]_i_8 
       (.I0(\SRL_SIG_reg[1][0]_2 [0]),
        .I1(\SRL_SIG_reg[0] [0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1] [0]),
        .O(\add_ln25_7_reg_2150[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_7_reg_2150[4]_i_9 
       (.I0(\SRL_SIG_reg[1] [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [3]),
        .O(m_cast_loc_channel_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_7_reg_2150[8]_i_10 
       (.I0(\SRL_SIG_reg[1] [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [7]),
        .O(m_cast_loc_channel_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_7_reg_2150[8]_i_11 
       (.I0(\SRL_SIG_reg[1] [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [6]),
        .O(m_cast_loc_channel_dout[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_7_reg_2150[8]_i_12 
       (.I0(\SRL_SIG_reg[1] [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [5]),
        .O(m_cast_loc_channel_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_7_reg_2150[8]_i_13 
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [4]),
        .O(m_cast_loc_channel_dout[3]));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln25_7_reg_2150[8]_i_2 
       (.I0(\SRL_SIG_reg[0] [6]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [6]),
        .I4(\SRL_SIG_reg[1][8]_2 [2]),
        .O(\add_ln25_7_reg_2150[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln25_7_reg_2150[8]_i_3 
       (.I0(\SRL_SIG_reg[0] [5]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [5]),
        .I4(\SRL_SIG_reg[1][8]_2 [1]),
        .O(\add_ln25_7_reg_2150[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln25_7_reg_2150[8]_i_4 
       (.I0(\SRL_SIG_reg[0] [4]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [4]),
        .I4(\SRL_SIG_reg[1][8]_2 [0]),
        .O(\add_ln25_7_reg_2150[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \add_ln25_7_reg_2150[8]_i_5 
       (.I0(\SRL_SIG_reg[0] [3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [3]),
        .I4(\SRL_SIG_reg[1][0]_3 [2]),
        .O(\add_ln25_7_reg_2150[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln25_7_reg_2150[8]_i_6 
       (.I0(\SRL_SIG_reg[1][8]_2 [2]),
        .I1(\SRL_SIG_reg[1] [6]),
        .I2(\add_ln25_7_reg_2150_reg[4] ),
        .I3(\SRL_SIG_reg[0] [6]),
        .I4(m_cast_loc_channel_dout[6]),
        .I5(\SRL_SIG_reg[1][8]_2 [3]),
        .O(\add_ln25_7_reg_2150[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln25_7_reg_2150[8]_i_7 
       (.I0(\SRL_SIG_reg[1][8]_2 [1]),
        .I1(\SRL_SIG_reg[1] [5]),
        .I2(\add_ln25_7_reg_2150_reg[4] ),
        .I3(\SRL_SIG_reg[0] [5]),
        .I4(m_cast_loc_channel_dout[5]),
        .I5(\SRL_SIG_reg[1][8]_2 [2]),
        .O(\add_ln25_7_reg_2150[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln25_7_reg_2150[8]_i_8 
       (.I0(\SRL_SIG_reg[1][8]_2 [0]),
        .I1(\SRL_SIG_reg[1] [4]),
        .I2(\add_ln25_7_reg_2150_reg[4] ),
        .I3(\SRL_SIG_reg[0] [4]),
        .I4(m_cast_loc_channel_dout[4]),
        .I5(\SRL_SIG_reg[1][8]_2 [1]),
        .O(\add_ln25_7_reg_2150[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \add_ln25_7_reg_2150[8]_i_9 
       (.I0(\SRL_SIG_reg[1][0]_3 [2]),
        .I1(\SRL_SIG_reg[1] [3]),
        .I2(\add_ln25_7_reg_2150_reg[4] ),
        .I3(\SRL_SIG_reg[0] [3]),
        .I4(m_cast_loc_channel_dout[3]),
        .I5(\SRL_SIG_reg[1][8]_2 [0]),
        .O(\add_ln25_7_reg_2150[8]_i_9_n_0 ));
  CARRY4 \add_ln25_7_reg_2150_reg[12]_i_1 
       (.CI(\add_ln25_7_reg_2150_reg[8]_i_1_n_0 ),
        .CO({\add_ln25_7_reg_2150_reg[12]_i_1_n_0 ,\add_ln25_7_reg_2150_reg[12]_i_1_n_1 ,\add_ln25_7_reg_2150_reg[12]_i_1_n_2 ,\add_ln25_7_reg_2150_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln25_7_reg_2150[12]_i_2_n_0 ,\add_ln25_7_reg_2150[12]_i_3_n_0 ,\add_ln25_7_reg_2150[12]_i_4_n_0 ,\add_ln25_7_reg_2150[12]_i_5_n_0 }),
        .O(D[11:8]),
        .S({\add_ln25_7_reg_2150[12]_i_6_n_0 ,\add_ln25_7_reg_2150[12]_i_7_n_0 ,\add_ln25_7_reg_2150[12]_i_8_n_0 ,\add_ln25_7_reg_2150[12]_i_9_n_0 }));
  CARRY4 \add_ln25_7_reg_2150_reg[16]_i_1 
       (.CI(\add_ln25_7_reg_2150_reg[12]_i_1_n_0 ),
        .CO({\add_ln25_7_reg_2150_reg[16]_i_1_n_0 ,\add_ln25_7_reg_2150_reg[16]_i_1_n_1 ,\add_ln25_7_reg_2150_reg[16]_i_1_n_2 ,\add_ln25_7_reg_2150_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln25_7_reg_2150[16]_i_2_n_0 ,\add_ln25_7_reg_2150[16]_i_3_n_0 ,\add_ln25_7_reg_2150[16]_i_4_n_0 ,\add_ln25_7_reg_2150[16]_i_5_n_0 }),
        .O(D[15:12]),
        .S({\add_ln25_7_reg_2150[16]_i_6_n_0 ,\add_ln25_7_reg_2150[16]_i_7_n_0 ,\add_ln25_7_reg_2150[16]_i_8_n_0 ,\add_ln25_7_reg_2150[16]_i_9_n_0 }));
  CARRY4 \add_ln25_7_reg_2150_reg[18]_i_1 
       (.CI(\add_ln25_7_reg_2150_reg[16]_i_1_n_0 ),
        .CO({\NLW_add_ln25_7_reg_2150_reg[18]_i_1_CO_UNCONNECTED [3:1],\add_ln25_7_reg_2150_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln25_7_reg_2150[18]_i_2_n_0 }),
        .O({\NLW_add_ln25_7_reg_2150_reg[18]_i_1_O_UNCONNECTED [3:2],D[17:16]}),
        .S({1'b0,1'b0,1'b1,\add_ln25_7_reg_2150[18]_i_3_n_0 }));
  CARRY4 \add_ln25_7_reg_2150_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln25_7_reg_2150_reg[4]_i_1_n_0 ,\add_ln25_7_reg_2150_reg[4]_i_1_n_1 ,\add_ln25_7_reg_2150_reg[4]_i_1_n_2 ,\add_ln25_7_reg_2150_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln25_7_reg_2150[4]_i_2_n_0 ,\add_ln25_7_reg_2150[4]_i_3_n_0 ,\add_ln25_7_reg_2150[4]_i_4_n_0 ,1'b0}),
        .O(D[3:0]),
        .S({\add_ln25_7_reg_2150[4]_i_5_n_0 ,\add_ln25_7_reg_2150[4]_i_6_n_0 ,\add_ln25_7_reg_2150[4]_i_7_n_0 ,\add_ln25_7_reg_2150[4]_i_8_n_0 }));
  CARRY4 \add_ln25_7_reg_2150_reg[8]_i_1 
       (.CI(\add_ln25_7_reg_2150_reg[4]_i_1_n_0 ),
        .CO({\add_ln25_7_reg_2150_reg[8]_i_1_n_0 ,\add_ln25_7_reg_2150_reg[8]_i_1_n_1 ,\add_ln25_7_reg_2150_reg[8]_i_1_n_2 ,\add_ln25_7_reg_2150_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln25_7_reg_2150[8]_i_2_n_0 ,\add_ln25_7_reg_2150[8]_i_3_n_0 ,\add_ln25_7_reg_2150[8]_i_4_n_0 ,\add_ln25_7_reg_2150[8]_i_5_n_0 }),
        .O(D[7:4]),
        .S({\add_ln25_7_reg_2150[8]_i_6_n_0 ,\add_ln25_7_reg_2150[8]_i_7_n_0 ,\add_ln25_7_reg_2150[8]_i_8_n_0 ,\add_ln25_7_reg_2150[8]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[0]_i_1 
       (.I0(\SRL_SIG_reg[0] [0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[12]_i_2 
       (.I0(\SRL_SIG_reg[1] [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [12]),
        .O(\add_ln25_reg_2034[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[12]_i_3 
       (.I0(\SRL_SIG_reg[1] [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [11]),
        .O(\add_ln25_reg_2034[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[12]_i_4 
       (.I0(\SRL_SIG_reg[1] [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [10]),
        .O(\add_ln25_reg_2034[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[12]_i_5 
       (.I0(\SRL_SIG_reg[1] [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [9]),
        .O(\add_ln25_reg_2034[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[12]_i_6 
       (.I0(\SRL_SIG_reg[0] [12]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [12]),
        .O(\add_ln25_reg_2034[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[12]_i_7 
       (.I0(\SRL_SIG_reg[0] [11]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [11]),
        .O(\add_ln25_reg_2034[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[12]_i_8 
       (.I0(\SRL_SIG_reg[0] [10]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [10]),
        .O(\add_ln25_reg_2034[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[12]_i_9 
       (.I0(\SRL_SIG_reg[0] [9]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [9]),
        .O(\add_ln25_reg_2034[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[15]_i_2 
       (.I0(\SRL_SIG_reg[1] [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [15]),
        .O(\add_ln25_reg_2034[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[15]_i_3 
       (.I0(\SRL_SIG_reg[1] [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [14]),
        .O(\add_ln25_reg_2034[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[15]_i_4 
       (.I0(\SRL_SIG_reg[1] [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [13]),
        .O(\add_ln25_reg_2034[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[15]_i_5 
       (.I0(\SRL_SIG_reg[0] [15]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [15]),
        .O(\add_ln25_reg_2034[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[15]_i_6 
       (.I0(\SRL_SIG_reg[0] [14]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [14]),
        .O(\add_ln25_reg_2034[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[15]_i_7 
       (.I0(\SRL_SIG_reg[0] [13]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [13]),
        .O(\add_ln25_reg_2034[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln25_reg_2034[16]_i_1 
       (.I0(CO),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[1]_i_2 
       (.I0(\SRL_SIG_reg[1] [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [1]),
        .O(\add_ln25_reg_2034[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[1]_i_3 
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [4]),
        .O(\add_ln25_reg_2034[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[1]_i_4 
       (.I0(\SRL_SIG_reg[1] [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [3]),
        .O(\add_ln25_reg_2034[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[1]_i_5 
       (.I0(\SRL_SIG_reg[1] [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [2]),
        .O(\add_ln25_reg_2034[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[1]_i_6 
       (.I0(\SRL_SIG_reg[0] [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [1]),
        .O(\add_ln25_reg_2034[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[4]_i_10 
       (.I0(\SRL_SIG_reg[0] [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [1]),
        .O(\add_ln25_reg_2034[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[4]_i_2 
       (.I0(\SRL_SIG_reg[1] [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [0]),
        .O(\SRL_SIG_reg[1][0]_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[4]_i_3 
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [4]),
        .O(\add_ln25_reg_2034[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[4]_i_4 
       (.I0(\SRL_SIG_reg[1] [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [3]),
        .O(\add_ln25_reg_2034[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[4]_i_5 
       (.I0(\SRL_SIG_reg[1] [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [2]),
        .O(\add_ln25_reg_2034[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[4]_i_6 
       (.I0(\SRL_SIG_reg[1] [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [1]),
        .O(\add_ln25_reg_2034[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[4]_i_7 
       (.I0(\SRL_SIG_reg[0] [4]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [4]),
        .O(\add_ln25_reg_2034[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[4]_i_8 
       (.I0(\SRL_SIG_reg[0] [3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [3]),
        .O(\add_ln25_reg_2034[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[4]_i_9 
       (.I0(\SRL_SIG_reg[0] [2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [2]),
        .O(\add_ln25_reg_2034[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[8]_i_2 
       (.I0(\SRL_SIG_reg[1] [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [8]),
        .O(\add_ln25_reg_2034[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[8]_i_3 
       (.I0(\SRL_SIG_reg[1] [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [7]),
        .O(\add_ln25_reg_2034[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[8]_i_4 
       (.I0(\SRL_SIG_reg[1] [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [6]),
        .O(\add_ln25_reg_2034[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln25_reg_2034[8]_i_5 
       (.I0(\SRL_SIG_reg[1] [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [5]),
        .O(\add_ln25_reg_2034[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[8]_i_6 
       (.I0(\SRL_SIG_reg[0] [8]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [8]),
        .O(\add_ln25_reg_2034[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[8]_i_7 
       (.I0(\SRL_SIG_reg[0] [7]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [7]),
        .O(\add_ln25_reg_2034[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[8]_i_8 
       (.I0(\SRL_SIG_reg[0] [6]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [6]),
        .O(\add_ln25_reg_2034[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln25_reg_2034[8]_i_9 
       (.I0(\SRL_SIG_reg[0] [5]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [5]),
        .O(\add_ln25_reg_2034[8]_i_9_n_0 ));
  CARRY4 \add_ln25_reg_2034_reg[12]_i_1 
       (.CI(\add_ln25_reg_2034_reg[8]_i_1_n_0 ),
        .CO({\add_ln25_reg_2034_reg[12]_i_1_n_0 ,\add_ln25_reg_2034_reg[12]_i_1_n_1 ,\add_ln25_reg_2034_reg[12]_i_1_n_2 ,\add_ln25_reg_2034_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln25_reg_2034[12]_i_2_n_0 ,\add_ln25_reg_2034[12]_i_3_n_0 ,\add_ln25_reg_2034[12]_i_4_n_0 ,\add_ln25_reg_2034[12]_i_5_n_0 }),
        .O(\SRL_SIG_reg[1][12]_2 ),
        .S({\add_ln25_reg_2034[12]_i_6_n_0 ,\add_ln25_reg_2034[12]_i_7_n_0 ,\add_ln25_reg_2034[12]_i_8_n_0 ,\add_ln25_reg_2034[12]_i_9_n_0 }));
  CARRY4 \add_ln25_reg_2034_reg[15]_i_1 
       (.CI(\add_ln25_reg_2034_reg[12]_i_1_n_0 ),
        .CO({CO,\NLW_add_ln25_reg_2034_reg[15]_i_1_CO_UNCONNECTED [2],\add_ln25_reg_2034_reg[15]_i_1_n_2 ,\add_ln25_reg_2034_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln25_reg_2034[15]_i_2_n_0 ,\add_ln25_reg_2034[15]_i_3_n_0 ,\add_ln25_reg_2034[15]_i_4_n_0 }),
        .O({\NLW_add_ln25_reg_2034_reg[15]_i_1_O_UNCONNECTED [3],\SRL_SIG_reg[1][15]_2 }),
        .S({1'b1,\add_ln25_reg_2034[15]_i_5_n_0 ,\add_ln25_reg_2034[15]_i_6_n_0 ,\add_ln25_reg_2034[15]_i_7_n_0 }));
  CARRY4 \add_ln25_reg_2034_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\add_ln25_reg_2034_reg[1]_i_1_n_0 ,\add_ln25_reg_2034_reg[1]_i_1_n_1 ,\add_ln25_reg_2034_reg[1]_i_1_n_2 ,\add_ln25_reg_2034_reg[1]_i_1_n_3 }),
        .CYINIT(\SRL_SIG_reg[1][0]_1 ),
        .DI({1'b0,1'b0,1'b0,\add_ln25_reg_2034[1]_i_2_n_0 }),
        .O(\SRL_SIG_reg[1][0]_2 ),
        .S({\add_ln25_reg_2034[1]_i_3_n_0 ,\add_ln25_reg_2034[1]_i_4_n_0 ,\add_ln25_reg_2034[1]_i_5_n_0 ,\add_ln25_reg_2034[1]_i_6_n_0 }));
  CARRY4 \add_ln25_reg_2034_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln25_reg_2034_reg[4]_i_1_n_0 ,\add_ln25_reg_2034_reg[4]_i_1_n_1 ,\add_ln25_reg_2034_reg[4]_i_1_n_2 ,\add_ln25_reg_2034_reg[4]_i_1_n_3 }),
        .CYINIT(\SRL_SIG_reg[1][0]_1 ),
        .DI({\add_ln25_reg_2034[4]_i_3_n_0 ,\add_ln25_reg_2034[4]_i_4_n_0 ,\add_ln25_reg_2034[4]_i_5_n_0 ,\add_ln25_reg_2034[4]_i_6_n_0 }),
        .O({\SRL_SIG_reg[1][0]_3 ,\NLW_add_ln25_reg_2034_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln25_reg_2034[4]_i_7_n_0 ,\add_ln25_reg_2034[4]_i_8_n_0 ,\add_ln25_reg_2034[4]_i_9_n_0 ,\add_ln25_reg_2034[4]_i_10_n_0 }));
  CARRY4 \add_ln25_reg_2034_reg[8]_i_1 
       (.CI(\add_ln25_reg_2034_reg[4]_i_1_n_0 ),
        .CO({\add_ln25_reg_2034_reg[8]_i_1_n_0 ,\add_ln25_reg_2034_reg[8]_i_1_n_1 ,\add_ln25_reg_2034_reg[8]_i_1_n_2 ,\add_ln25_reg_2034_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln25_reg_2034[8]_i_2_n_0 ,\add_ln25_reg_2034[8]_i_3_n_0 ,\add_ln25_reg_2034[8]_i_4_n_0 ,\add_ln25_reg_2034[8]_i_5_n_0 }),
        .O(\SRL_SIG_reg[1][8]_2 ),
        .S({\add_ln25_reg_2034[8]_i_6_n_0 ,\add_ln25_reg_2034[8]_i_7_n_0 ,\add_ln25_reg_2034[8]_i_8_n_0 ,\add_ln25_reg_2034[8]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_25 
       (.I0(\SRL_SIG_reg[1] [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [15]),
        .O(\and_ln20_1_reg_2051[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_26 
       (.I0(\SRL_SIG_reg[1] [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [14]),
        .O(\and_ln20_1_reg_2051[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_27 
       (.I0(\SRL_SIG_reg[1] [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [13]),
        .O(\and_ln20_1_reg_2051[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_28 
       (.I0(\SRL_SIG_reg[1] [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [12]),
        .O(\and_ln20_1_reg_2051[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_39 
       (.I0(\SRL_SIG_reg[1] [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [11]),
        .O(\and_ln20_1_reg_2051[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_40 
       (.I0(\SRL_SIG_reg[1] [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [10]),
        .O(\and_ln20_1_reg_2051[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_41 
       (.I0(\SRL_SIG_reg[1] [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [9]),
        .O(\and_ln20_1_reg_2051[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_42 
       (.I0(\SRL_SIG_reg[1] [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [8]),
        .O(\and_ln20_1_reg_2051[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_52 
       (.I0(\SRL_SIG_reg[1] [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [7]),
        .O(\and_ln20_1_reg_2051[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_53 
       (.I0(\SRL_SIG_reg[1] [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [6]),
        .O(\and_ln20_1_reg_2051[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_54 
       (.I0(\SRL_SIG_reg[1] [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [5]),
        .O(\and_ln20_1_reg_2051[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_55 
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [4]),
        .O(\and_ln20_1_reg_2051[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_56 
       (.I0(\SRL_SIG_reg[1] [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [1]),
        .O(\and_ln20_1_reg_2051[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_57 
       (.I0(\SRL_SIG_reg[1] [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [3]),
        .O(\and_ln20_1_reg_2051[0]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_58 
       (.I0(\SRL_SIG_reg[1] [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [2]),
        .O(\and_ln20_1_reg_2051[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \and_ln20_1_reg_2051[0]_i_59 
       (.I0(\SRL_SIG_reg[0] [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [1]),
        .O(\and_ln20_1_reg_2051[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_1_reg_2051[0]_i_60 
       (.I0(\SRL_SIG_reg[1] [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [0]),
        .O(\and_ln20_1_reg_2051[0]_i_60_n_0 ));
  CARRY4 \and_ln20_1_reg_2051_reg[0]_i_14 
       (.CI(\and_ln20_1_reg_2051_reg[0]_i_24_n_0 ),
        .CO({\and_ln20_1_reg_2051_reg[0]_i_14_n_0 ,\and_ln20_1_reg_2051_reg[0]_i_14_n_1 ,\and_ln20_1_reg_2051_reg[0]_i_14_n_2 ,\and_ln20_1_reg_2051_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][15]_0 ),
        .S({\and_ln20_1_reg_2051[0]_i_25_n_0 ,\and_ln20_1_reg_2051[0]_i_26_n_0 ,\and_ln20_1_reg_2051[0]_i_27_n_0 ,\and_ln20_1_reg_2051[0]_i_28_n_0 }));
  CARRY4 \and_ln20_1_reg_2051_reg[0]_i_24 
       (.CI(\and_ln20_1_reg_2051_reg[0]_i_38_n_0 ),
        .CO({\and_ln20_1_reg_2051_reg[0]_i_24_n_0 ,\and_ln20_1_reg_2051_reg[0]_i_24_n_1 ,\and_ln20_1_reg_2051_reg[0]_i_24_n_2 ,\and_ln20_1_reg_2051_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][11]_0 ),
        .S({\and_ln20_1_reg_2051[0]_i_39_n_0 ,\and_ln20_1_reg_2051[0]_i_40_n_0 ,\and_ln20_1_reg_2051[0]_i_41_n_0 ,\and_ln20_1_reg_2051[0]_i_42_n_0 }));
  CARRY4 \and_ln20_1_reg_2051_reg[0]_i_38 
       (.CI(\and_ln20_1_reg_2051_reg[0]_i_51_n_0 ),
        .CO({\and_ln20_1_reg_2051_reg[0]_i_38_n_0 ,\and_ln20_1_reg_2051_reg[0]_i_38_n_1 ,\and_ln20_1_reg_2051_reg[0]_i_38_n_2 ,\and_ln20_1_reg_2051_reg[0]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][7]_0 ),
        .S({\and_ln20_1_reg_2051[0]_i_52_n_0 ,\and_ln20_1_reg_2051[0]_i_53_n_0 ,\and_ln20_1_reg_2051[0]_i_54_n_0 ,\and_ln20_1_reg_2051[0]_i_55_n_0 }));
  CARRY4 \and_ln20_1_reg_2051_reg[0]_i_4 
       (.CI(\and_ln20_1_reg_2051_reg[0]_i_14_n_0 ),
        .CO(\NLW_and_ln20_1_reg_2051_reg[0]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_and_ln20_1_reg_2051_reg[0]_i_4_O_UNCONNECTED [3:1],\and_ln20_1_reg_2051_reg[0]_i_14_0 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \and_ln20_1_reg_2051_reg[0]_i_51 
       (.CI(1'b0),
        .CO({\and_ln20_1_reg_2051_reg[0]_i_51_n_0 ,\and_ln20_1_reg_2051_reg[0]_i_51_n_1 ,\and_ln20_1_reg_2051_reg[0]_i_51_n_2 ,\and_ln20_1_reg_2051_reg[0]_i_51_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\and_ln20_1_reg_2051[0]_i_56_n_0 ,1'b0}),
        .O(\SRL_SIG_reg[1][1]_0 ),
        .S({\and_ln20_1_reg_2051[0]_i_57_n_0 ,\and_ln20_1_reg_2051[0]_i_58_n_0 ,\and_ln20_1_reg_2051[0]_i_59_n_0 ,\and_ln20_1_reg_2051[0]_i_60_n_0 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_2_reg_2059[0]_i_15 
       (.I0(\SRL_SIG_reg[1] [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [15]),
        .O(\and_ln20_2_reg_2059[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_2_reg_2059[0]_i_16 
       (.I0(\SRL_SIG_reg[1] [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [14]),
        .O(\and_ln20_2_reg_2059[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_2_reg_2059[0]_i_17 
       (.I0(\SRL_SIG_reg[1] [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [13]),
        .O(\and_ln20_2_reg_2059[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_2_reg_2059[0]_i_28 
       (.I0(\SRL_SIG_reg[1] [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [12]),
        .O(\and_ln20_2_reg_2059[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_2_reg_2059[0]_i_29 
       (.I0(\SRL_SIG_reg[1] [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [11]),
        .O(\and_ln20_2_reg_2059[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_2_reg_2059[0]_i_30 
       (.I0(\SRL_SIG_reg[1] [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [10]),
        .O(\and_ln20_2_reg_2059[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_2_reg_2059[0]_i_31 
       (.I0(\SRL_SIG_reg[1] [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [9]),
        .O(\and_ln20_2_reg_2059[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_2_reg_2059[0]_i_41 
       (.I0(\SRL_SIG_reg[1] [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [8]),
        .O(\and_ln20_2_reg_2059[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_2_reg_2059[0]_i_42 
       (.I0(\SRL_SIG_reg[1] [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [7]),
        .O(\and_ln20_2_reg_2059[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_2_reg_2059[0]_i_43 
       (.I0(\SRL_SIG_reg[1] [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [6]),
        .O(\and_ln20_2_reg_2059[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_2_reg_2059[0]_i_44 
       (.I0(\SRL_SIG_reg[1] [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [5]),
        .O(\and_ln20_2_reg_2059[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \and_ln20_2_reg_2059[0]_i_49 
       (.I0(ap_sig_allocacmp_t_2[1]),
        .I1(\SRL_SIG_reg[1] [1]),
        .I2(\add_ln25_7_reg_2150_reg[4] ),
        .I3(\SRL_SIG_reg[0] [1]),
        .I4(\SRL_SIG_reg[1] [0]),
        .I5(\SRL_SIG_reg[0] [0]),
        .O(\SRL_SIG_reg[1][1]_1 [1]));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \and_ln20_2_reg_2059[0]_i_50 
       (.I0(ap_sig_allocacmp_t_2[0]),
        .I1(\SRL_SIG_reg[0] [0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1] [0]),
        .O(\SRL_SIG_reg[1][1]_1 [0]));
  CARRY4 \and_ln20_2_reg_2059_reg[0]_i_14 
       (.CI(\and_ln20_2_reg_2059_reg[0]_i_27_n_0 ),
        .CO({\and_ln20_2_reg_2059_reg[0]_i_14_n_0 ,\and_ln20_2_reg_2059_reg[0]_i_14_n_1 ,\and_ln20_2_reg_2059_reg[0]_i_14_n_2 ,\and_ln20_2_reg_2059_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][12]_1 ),
        .S({\and_ln20_2_reg_2059[0]_i_28_n_0 ,\and_ln20_2_reg_2059[0]_i_29_n_0 ,\and_ln20_2_reg_2059[0]_i_30_n_0 ,\and_ln20_2_reg_2059[0]_i_31_n_0 }));
  CARRY4 \and_ln20_2_reg_2059_reg[0]_i_27 
       (.CI(\add_ln25_reg_2034_reg[1]_i_1_n_0 ),
        .CO({\and_ln20_2_reg_2059_reg[0]_i_27_n_0 ,\and_ln20_2_reg_2059_reg[0]_i_27_n_1 ,\and_ln20_2_reg_2059_reg[0]_i_27_n_2 ,\and_ln20_2_reg_2059_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][8]_1 ),
        .S({\and_ln20_2_reg_2059[0]_i_41_n_0 ,\and_ln20_2_reg_2059[0]_i_42_n_0 ,\and_ln20_2_reg_2059[0]_i_43_n_0 ,\and_ln20_2_reg_2059[0]_i_44_n_0 }));
  CARRY4 \and_ln20_2_reg_2059_reg[0]_i_4 
       (.CI(\and_ln20_2_reg_2059_reg[0]_i_14_n_0 ),
        .CO({\NLW_and_ln20_2_reg_2059_reg[0]_i_4_CO_UNCONNECTED [3],\and_ln20_2_reg_2059_reg[0]_i_4_n_1 ,\and_ln20_2_reg_2059_reg[0]_i_4_n_2 ,\and_ln20_2_reg_2059_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][15]_1 ),
        .S({1'b1,\and_ln20_2_reg_2059[0]_i_15_n_0 ,\and_ln20_2_reg_2059[0]_i_16_n_0 ,\and_ln20_2_reg_2059[0]_i_17_n_0 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_21 
       (.I0(\SRL_SIG_reg[1] [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [15]),
        .O(\and_ln20_reg_2043[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_22 
       (.I0(\SRL_SIG_reg[1] [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [14]),
        .O(\and_ln20_reg_2043[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_23 
       (.I0(\SRL_SIG_reg[1] [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [13]),
        .O(\and_ln20_reg_2043[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_35 
       (.I0(\SRL_SIG_reg[1] [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [12]),
        .O(\and_ln20_reg_2043[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_36 
       (.I0(\SRL_SIG_reg[1] [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [11]),
        .O(\and_ln20_reg_2043[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_37 
       (.I0(\SRL_SIG_reg[1] [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [10]),
        .O(\and_ln20_reg_2043[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_38 
       (.I0(\SRL_SIG_reg[1] [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [9]),
        .O(\and_ln20_reg_2043[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_49 
       (.I0(\SRL_SIG_reg[1] [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [8]),
        .O(\and_ln20_reg_2043[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_50 
       (.I0(\SRL_SIG_reg[1] [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [7]),
        .O(\and_ln20_reg_2043[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_51 
       (.I0(\SRL_SIG_reg[1] [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [6]),
        .O(\and_ln20_reg_2043[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_52 
       (.I0(\SRL_SIG_reg[1] [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [5]),
        .O(\and_ln20_reg_2043[0]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \and_ln20_reg_2043[0]_i_59 
       (.I0(ap_sig_allocacmp_t_2[0]),
        .I1(\SRL_SIG_reg[0] [0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1] [0]),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_60 
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [4]),
        .O(\and_ln20_reg_2043[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_61 
       (.I0(\SRL_SIG_reg[1] [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [3]),
        .O(\and_ln20_reg_2043[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_62 
       (.I0(\SRL_SIG_reg[1] [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [2]),
        .O(\and_ln20_reg_2043[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \and_ln20_reg_2043[0]_i_63 
       (.I0(\SRL_SIG_reg[1] [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [1]),
        .O(\and_ln20_reg_2043[0]_i_63_n_0 ));
  CARRY4 \and_ln20_reg_2043_reg[0]_i_20 
       (.CI(\and_ln20_reg_2043_reg[0]_i_34_n_0 ),
        .CO({\and_ln20_reg_2043_reg[0]_i_20_n_0 ,\and_ln20_reg_2043_reg[0]_i_20_n_1 ,\and_ln20_reg_2043_reg[0]_i_20_n_2 ,\and_ln20_reg_2043_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][12]_0 ),
        .S({\and_ln20_reg_2043[0]_i_35_n_0 ,\and_ln20_reg_2043[0]_i_36_n_0 ,\and_ln20_reg_2043[0]_i_37_n_0 ,\and_ln20_reg_2043[0]_i_38_n_0 }));
  CARRY4 \and_ln20_reg_2043_reg[0]_i_34 
       (.CI(\and_ln20_reg_2043_reg[0]_i_48_n_0 ),
        .CO({\and_ln20_reg_2043_reg[0]_i_34_n_0 ,\and_ln20_reg_2043_reg[0]_i_34_n_1 ,\and_ln20_reg_2043_reg[0]_i_34_n_2 ,\and_ln20_reg_2043_reg[0]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][8]_0 ),
        .S({\and_ln20_reg_2043[0]_i_49_n_0 ,\and_ln20_reg_2043[0]_i_50_n_0 ,\and_ln20_reg_2043[0]_i_51_n_0 ,\and_ln20_reg_2043[0]_i_52_n_0 }));
  CARRY4 \and_ln20_reg_2043_reg[0]_i_48 
       (.CI(1'b0),
        .CO({\and_ln20_reg_2043_reg[0]_i_48_n_0 ,\and_ln20_reg_2043_reg[0]_i_48_n_1 ,\and_ln20_reg_2043_reg[0]_i_48_n_2 ,\and_ln20_reg_2043_reg[0]_i_48_n_3 }),
        .CYINIT(\SRL_SIG_reg[1][0]_1 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[1][0]_0 ),
        .S({\and_ln20_reg_2043[0]_i_60_n_0 ,\and_ln20_reg_2043[0]_i_61_n_0 ,\and_ln20_reg_2043[0]_i_62_n_0 ,\and_ln20_reg_2043[0]_i_63_n_0 }));
  CARRY4 \and_ln20_reg_2043_reg[0]_i_6 
       (.CI(\and_ln20_reg_2043_reg[0]_i_20_n_0 ),
        .CO({\NLW_and_ln20_reg_2043_reg[0]_i_6_CO_UNCONNECTED [3],\and_ln20_reg_2043_reg[0]_i_6_n_1 ,\and_ln20_reg_2043_reg[0]_i_6_n_2 ,\and_ln20_reg_2043_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O),
        .S({1'b1,\and_ln20_reg_2043[0]_i_21_n_0 ,\and_ln20_reg_2043[0]_i_22_n_0 ,\and_ln20_reg_2043[0]_i_23_n_0 }));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[10]_i_10 
       (.I0(\SRL_SIG_reg[1] [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [2]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [3]),
        .I5(P[1]),
        .O(\SRL_SIG_reg[1][5]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln25_1_reg_2145[10]_i_15 
       (.I0(\SRL_SIG_reg[1] [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [2]),
        .O(m_cast_loc_channel_dout[1]));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[10]_i_7 
       (.I0(\SRL_SIG_reg[1] [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [5]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [6]),
        .I5(P[4]),
        .O(\SRL_SIG_reg[1][5]_0 [3]));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[10]_i_8 
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [4]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [5]),
        .I5(P[3]),
        .O(\SRL_SIG_reg[1][5]_0 [2]));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[10]_i_9 
       (.I0(\SRL_SIG_reg[1] [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [3]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [4]),
        .I5(P[2]),
        .O(\SRL_SIG_reg[1][5]_0 [1]));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[14]_i_10 
       (.I0(\SRL_SIG_reg[1] [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [6]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [7]),
        .I5(P[5]),
        .O(\SRL_SIG_reg[1][9]_0 [0]));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[14]_i_7 
       (.I0(\SRL_SIG_reg[1] [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [9]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [10]),
        .I5(P[8]),
        .O(\SRL_SIG_reg[1][9]_0 [3]));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[14]_i_8 
       (.I0(\SRL_SIG_reg[1] [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [8]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [9]),
        .I5(P[7]),
        .O(\SRL_SIG_reg[1][9]_0 [2]));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[14]_i_9 
       (.I0(\SRL_SIG_reg[1] [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [7]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [8]),
        .I5(P[6]),
        .O(\SRL_SIG_reg[1][9]_0 [1]));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[18]_i_10 
       (.I0(\SRL_SIG_reg[1] [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [10]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [11]),
        .I5(P[9]),
        .O(\SRL_SIG_reg[1][13]_0 [0]));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[18]_i_7 
       (.I0(\SRL_SIG_reg[1] [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [13]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [14]),
        .I5(P[12]),
        .O(\SRL_SIG_reg[1][13]_0 [3]));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[18]_i_8 
       (.I0(\SRL_SIG_reg[1] [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [12]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [13]),
        .I5(P[11]),
        .O(\SRL_SIG_reg[1][13]_0 [2]));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[18]_i_9 
       (.I0(\SRL_SIG_reg[1] [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [11]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [12]),
        .I5(P[10]),
        .O(\SRL_SIG_reg[1][13]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFB08000004F7)) 
    \trunc_ln25_1_reg_2145[22]_i_11 
       (.I0(\SRL_SIG_reg[1] [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [15]),
        .I4(P[14]),
        .I5(P[15]),
        .O(\SRL_SIG_reg[1][15]_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln25_1_reg_2145[22]_i_13 
       (.I0(\SRL_SIG_reg[1] [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [15]),
        .O(m_cast_loc_channel_dout[14]));
  LUT5 #(
    .INIT(32'hEFEEEAEE)) 
    \trunc_ln25_1_reg_2145[22]_i_7 
       (.I0(P[14]),
        .I1(\SRL_SIG_reg[0] [15]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[1] [15]),
        .O(shl_ln25_mid2_reg_860_reg[1]));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[22]_i_8 
       (.I0(\SRL_SIG_reg[1] [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [14]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [15]),
        .I5(P[13]),
        .O(shl_ln25_mid2_reg_860_reg[0]));
  LUT6 #(
    .INIT(64'h9999969966669666)) 
    \trunc_ln25_1_reg_2145[6]_i_12 
       (.I0(\trunc_ln25_1_reg_2145_reg[22]_i_2 [0]),
        .I1(\trunc_ln25_1_reg_2145_reg[22]_i_2 [1]),
        .I2(\SRL_SIG_reg[1] [0]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .I5(\SRL_SIG_reg[0] [0]),
        .O(\t_2_reg_2014_reg[0] ));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    \trunc_ln25_1_reg_2145[6]_i_7 
       (.I0(\SRL_SIG_reg[1] [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0] [1]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [2]),
        .I5(P[0]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \trunc_ln25_1_reg_2145[6]_i_8 
       (.I0(\SRL_SIG_reg[0] [0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1] [0]),
        .I4(\trunc_ln25_1_reg_2145_reg[22]_i_2 [1]),
        .O(DI[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_flow_control_loop_pipe_sequential_init
   (D,
    DI,
    CO,
    A,
    mul_ln53_1_reg_2129_reg_i_2_0,
    \t_fu_222_reg[15] ,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter10,
    ap_done_reg2,
    dout_vld_reg,
    full_n_reg,
    ap_enable_reg_pp0_iter0_reg_reg,
    full_n_reg_0,
    dout_vld_reg_0,
    full_n_reg_1,
    SR,
    phi_mul_fu_2180,
    and_ln20_2_fu_738_p2,
    and_ln20_fu_658_p2,
    \t_fu_222_reg[15]_0 ,
    and_ln17_fu_612_p2,
    and_ln20_1_fu_698_p2,
    ap_loop_exit_ready_pp0_iter3_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    S,
    O,
    \and_ln20_1_reg_2051_reg[0] ,
    \and_ln20_2_reg_2059_reg[0]_i_18_0 ,
    \and_ln20_2_reg_2059_reg[0] ,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter3_reg,
    \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0] ,
    \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0] ,
    \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0]_0 ,
    aw_ARREADY,
    and_ln17_reg_2030,
    icmp_ln143_reg_2022,
    \and_ln20_1_reg_2051_reg[0]_0 ,
    \t_2_reg_2014_reg[3] ,
    ap_enable_reg_pp0_iter0_reg,
    \t_fu_222_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    phi_mul_fu_2181,
    \t_2_reg_2014_reg[4] ,
    aw_RVALID,
    \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0]_1 ,
    and_ln17_reg_2030_pp0_iter2_reg,
    icmp_ln143_reg_2022_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    bi_RVALID,
    bi_ARREADY,
    icmp_ln50_3_reg_2098_pp0_iter1_reg,
    and_ln53_2_reg_2107_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1,
    icmp_ln143_reg_2022_pp0_iter1_reg,
    grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg,
    icmp_ln17_1_reg_2039_pp0_iter2_reg,
    and_ln53_reg_2081_pp0_iter2_reg,
    icmp_ln50_reg_2068_pp0_iter2_reg,
    icmp_ln24_reg_2026_pp0_iter2_reg,
    and_ln53_reg_2081,
    \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0]_0 ,
    \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0]_1 ,
    icmp_ln24_reg_2026,
    Q,
    \icmp_ln24_reg_2026_reg[0] ,
    \and_ln17_reg_2030_reg[0] ,
    trunc_ln133_reg_818,
    \and_ln20_1_reg_2051_reg[0]_i_15_0 ,
    \ap_CS_fsm_reg[6] ,
    \and_ln20_1_reg_2051_reg[0]_i_3_0 ,
    \and_ln20_2_reg_2059_reg[0]_i_3_0 ,
    \and_ln20_reg_2043_reg[0]_i_5_0 ,
    \and_ln20_1_reg_2051_reg[0]_i_5_0 ,
    \and_ln20_2_reg_2059_reg[0]_i_5_0 ,
    \and_ln20_reg_2043_reg[0]_i_11_0 ,
    \and_ln20_1_reg_2051_reg[0]_i_15_1 ,
    \and_ln20_2_reg_2059_reg[0]_i_18_1 ,
    \and_ln20_reg_2043_reg[0]_i_25_0 ,
    \and_ln20_1_reg_2051_reg[0]_i_29_0 );
  output [15:0]D;
  output [1:0]DI;
  output [0:0]CO;
  output [15:0]A;
  output [16:0]mul_ln53_1_reg_2129_reg_i_2_0;
  output [15:0]\t_fu_222_reg[15] ;
  output ap_enable_reg_pp0_iter0;
  output ap_enable_reg_pp0_iter10;
  output ap_done_reg2;
  output dout_vld_reg;
  output full_n_reg;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output full_n_reg_0;
  output dout_vld_reg_0;
  output full_n_reg_1;
  output [0:0]SR;
  output phi_mul_fu_2180;
  output and_ln20_2_fu_738_p2;
  output and_ln20_fu_658_p2;
  output [13:0]\t_fu_222_reg[15]_0 ;
  output and_ln17_fu_612_p2;
  output and_ln20_1_fu_698_p2;
  output [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]S;
  input [3:0]O;
  input [0:0]\and_ln20_1_reg_2051_reg[0] ;
  input [1:0]\and_ln20_2_reg_2059_reg[0]_i_18_0 ;
  input [3:0]\and_ln20_2_reg_2059_reg[0] ;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0] ;
  input \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0] ;
  input \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0]_0 ;
  input aw_ARREADY;
  input and_ln17_reg_2030;
  input icmp_ln143_reg_2022;
  input \and_ln20_1_reg_2051_reg[0]_0 ;
  input \t_2_reg_2014_reg[3] ;
  input ap_enable_reg_pp0_iter0_reg;
  input [0:0]\t_fu_222_reg[0] ;
  input ap_enable_reg_pp0_iter0_reg_reg_0;
  input phi_mul_fu_2181;
  input \t_2_reg_2014_reg[4] ;
  input aw_RVALID;
  input \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0]_1 ;
  input and_ln17_reg_2030_pp0_iter2_reg;
  input icmp_ln143_reg_2022_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input bi_RVALID;
  input bi_ARREADY;
  input icmp_ln50_3_reg_2098_pp0_iter1_reg;
  input and_ln53_2_reg_2107_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln143_reg_2022_pp0_iter1_reg;
  input grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg;
  input icmp_ln17_1_reg_2039_pp0_iter2_reg;
  input and_ln53_reg_2081_pp0_iter2_reg;
  input icmp_ln50_reg_2068_pp0_iter2_reg;
  input icmp_ln24_reg_2026_pp0_iter2_reg;
  input and_ln53_reg_2081;
  input \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0]_0 ;
  input \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0]_1 ;
  input icmp_ln24_reg_2026;
  input [15:0]Q;
  input [15:0]\icmp_ln24_reg_2026_reg[0] ;
  input \and_ln17_reg_2030_reg[0] ;
  input [1:0]trunc_ln133_reg_818;
  input [0:0]\and_ln20_1_reg_2051_reg[0]_i_15_0 ;
  input [1:0]\ap_CS_fsm_reg[6] ;
  input [3:0]\and_ln20_1_reg_2051_reg[0]_i_3_0 ;
  input [3:0]\and_ln20_2_reg_2059_reg[0]_i_3_0 ;
  input [3:0]\and_ln20_reg_2043_reg[0]_i_5_0 ;
  input [3:0]\and_ln20_1_reg_2051_reg[0]_i_5_0 ;
  input [3:0]\and_ln20_2_reg_2059_reg[0]_i_5_0 ;
  input [3:0]\and_ln20_reg_2043_reg[0]_i_11_0 ;
  input [3:0]\and_ln20_1_reg_2051_reg[0]_i_15_1 ;
  input [2:0]\and_ln20_2_reg_2059_reg[0]_i_18_1 ;
  input [3:0]\and_ln20_reg_2043_reg[0]_i_25_0 ;
  input [3:0]\and_ln20_1_reg_2051_reg[0]_i_29_0 ;

  wire [15:0]A;
  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [15:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire and_ln17_fu_612_p2;
  wire and_ln17_reg_2030;
  wire and_ln17_reg_2030_pp0_iter2_reg;
  wire \and_ln17_reg_2030_reg[0] ;
  wire and_ln20_1_fu_698_p2;
  wire \and_ln20_1_reg_2051[0]_i_10_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_11_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_12_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_13_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_16_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_17_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_18_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_19_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_20_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_21_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_22_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_23_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_30_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_31_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_32_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_33_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_34_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_35_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_36_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_37_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_43_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_44_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_45_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_46_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_47_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_48_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_49_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_50_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_6_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_7_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_8_n_0 ;
  wire \and_ln20_1_reg_2051[0]_i_9_n_0 ;
  wire [0:0]\and_ln20_1_reg_2051_reg[0] ;
  wire \and_ln20_1_reg_2051_reg[0]_0 ;
  wire [0:0]\and_ln20_1_reg_2051_reg[0]_i_15_0 ;
  wire [3:0]\and_ln20_1_reg_2051_reg[0]_i_15_1 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_15_n_0 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_15_n_1 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_15_n_2 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_15_n_3 ;
  wire [3:0]\and_ln20_1_reg_2051_reg[0]_i_29_0 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_29_n_0 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_29_n_1 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_29_n_2 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_29_n_3 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_2_n_3 ;
  wire [3:0]\and_ln20_1_reg_2051_reg[0]_i_3_0 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_3_n_0 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_3_n_1 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_3_n_2 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_3_n_3 ;
  wire [3:0]\and_ln20_1_reg_2051_reg[0]_i_5_0 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_5_n_0 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_5_n_1 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_5_n_2 ;
  wire \and_ln20_1_reg_2051_reg[0]_i_5_n_3 ;
  wire and_ln20_2_fu_738_p2;
  wire \and_ln20_2_reg_2059[0]_i_10_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_11_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_12_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_13_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_19_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_20_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_21_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_22_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_23_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_24_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_25_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_26_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_33_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_34_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_35_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_36_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_37_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_38_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_39_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_40_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_45_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_46_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_47_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_48_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_6_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_7_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_8_n_0 ;
  wire \and_ln20_2_reg_2059[0]_i_9_n_0 ;
  wire [3:0]\and_ln20_2_reg_2059_reg[0] ;
  wire [1:0]\and_ln20_2_reg_2059_reg[0]_i_18_0 ;
  wire [2:0]\and_ln20_2_reg_2059_reg[0]_i_18_1 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_18_n_0 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_18_n_1 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_18_n_2 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_18_n_3 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_2_n_3 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_32_n_0 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_32_n_1 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_32_n_2 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_32_n_3 ;
  wire [3:0]\and_ln20_2_reg_2059_reg[0]_i_3_0 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_3_n_0 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_3_n_1 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_3_n_2 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_3_n_3 ;
  wire [3:0]\and_ln20_2_reg_2059_reg[0]_i_5_0 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_5_n_0 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_5_n_1 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_5_n_2 ;
  wire \and_ln20_2_reg_2059_reg[0]_i_5_n_3 ;
  wire and_ln20_fu_658_p2;
  wire \and_ln20_reg_2043[0]_i_10_n_0 ;
  wire \and_ln20_reg_2043[0]_i_12_n_0 ;
  wire \and_ln20_reg_2043[0]_i_13_n_0 ;
  wire \and_ln20_reg_2043[0]_i_14_n_0 ;
  wire \and_ln20_reg_2043[0]_i_15_n_0 ;
  wire \and_ln20_reg_2043[0]_i_16_n_0 ;
  wire \and_ln20_reg_2043[0]_i_17_n_0 ;
  wire \and_ln20_reg_2043[0]_i_18_n_0 ;
  wire \and_ln20_reg_2043[0]_i_19_n_0 ;
  wire \and_ln20_reg_2043[0]_i_24_n_0 ;
  wire \and_ln20_reg_2043[0]_i_26_n_0 ;
  wire \and_ln20_reg_2043[0]_i_27_n_0 ;
  wire \and_ln20_reg_2043[0]_i_28_n_0 ;
  wire \and_ln20_reg_2043[0]_i_29_n_0 ;
  wire \and_ln20_reg_2043[0]_i_30_n_0 ;
  wire \and_ln20_reg_2043[0]_i_31_n_0 ;
  wire \and_ln20_reg_2043[0]_i_32_n_0 ;
  wire \and_ln20_reg_2043[0]_i_33_n_0 ;
  wire \and_ln20_reg_2043[0]_i_40_n_0 ;
  wire \and_ln20_reg_2043[0]_i_41_n_0 ;
  wire \and_ln20_reg_2043[0]_i_42_n_0 ;
  wire \and_ln20_reg_2043[0]_i_43_n_0 ;
  wire \and_ln20_reg_2043[0]_i_44_n_0 ;
  wire \and_ln20_reg_2043[0]_i_45_n_0 ;
  wire \and_ln20_reg_2043[0]_i_46_n_0 ;
  wire \and_ln20_reg_2043[0]_i_47_n_0 ;
  wire \and_ln20_reg_2043[0]_i_4_n_0 ;
  wire \and_ln20_reg_2043[0]_i_53_n_0 ;
  wire \and_ln20_reg_2043[0]_i_54_n_0 ;
  wire \and_ln20_reg_2043[0]_i_55_n_0 ;
  wire \and_ln20_reg_2043[0]_i_56_n_0 ;
  wire \and_ln20_reg_2043[0]_i_57_n_0 ;
  wire \and_ln20_reg_2043[0]_i_58_n_0 ;
  wire \and_ln20_reg_2043[0]_i_7_n_0 ;
  wire \and_ln20_reg_2043[0]_i_8_n_0 ;
  wire \and_ln20_reg_2043[0]_i_9_n_0 ;
  wire [3:0]\and_ln20_reg_2043_reg[0]_i_11_0 ;
  wire \and_ln20_reg_2043_reg[0]_i_11_n_0 ;
  wire \and_ln20_reg_2043_reg[0]_i_11_n_1 ;
  wire \and_ln20_reg_2043_reg[0]_i_11_n_2 ;
  wire \and_ln20_reg_2043_reg[0]_i_11_n_3 ;
  wire [3:0]\and_ln20_reg_2043_reg[0]_i_25_0 ;
  wire \and_ln20_reg_2043_reg[0]_i_25_n_0 ;
  wire \and_ln20_reg_2043_reg[0]_i_25_n_1 ;
  wire \and_ln20_reg_2043_reg[0]_i_25_n_2 ;
  wire \and_ln20_reg_2043_reg[0]_i_25_n_3 ;
  wire \and_ln20_reg_2043_reg[0]_i_39_n_0 ;
  wire \and_ln20_reg_2043_reg[0]_i_39_n_1 ;
  wire \and_ln20_reg_2043_reg[0]_i_39_n_2 ;
  wire \and_ln20_reg_2043_reg[0]_i_39_n_3 ;
  wire \and_ln20_reg_2043_reg[0]_i_3_n_3 ;
  wire [3:0]\and_ln20_reg_2043_reg[0]_i_5_0 ;
  wire \and_ln20_reg_2043_reg[0]_i_5_n_0 ;
  wire \and_ln20_reg_2043_reg[0]_i_5_n_1 ;
  wire \and_ln20_reg_2043_reg[0]_i_5_n_2 ;
  wire \and_ln20_reg_2043_reg[0]_i_5_n_3 ;
  wire and_ln53_2_reg_2107_pp0_iter1_reg;
  wire and_ln53_reg_2081;
  wire and_ln53_reg_2081_pp0_iter2_reg;
  wire [1:0]\ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_reg2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire [1:0]ap_loop_exit_ready_pp0_iter3_reg_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_reg_rep_n_0;
  wire ap_loop_init_int_rep_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sig_allocacmp_t_21;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg;
  wire icmp_ln143_reg_2022;
  wire icmp_ln143_reg_2022_pp0_iter1_reg;
  wire icmp_ln143_reg_2022_pp0_iter2_reg;
  wire icmp_ln17_1_reg_2039_pp0_iter2_reg;
  wire icmp_ln24_reg_2026;
  wire \icmp_ln24_reg_2026[0]_i_10_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_11_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_12_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_13_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_14_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_15_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_16_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_17_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_18_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_3_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_4_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_5_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_6_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_7_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_8_n_0 ;
  wire \icmp_ln24_reg_2026[0]_i_9_n_0 ;
  wire icmp_ln24_reg_2026_pp0_iter2_reg;
  wire [15:0]\icmp_ln24_reg_2026_reg[0] ;
  wire \icmp_ln24_reg_2026_reg[0]_i_1_n_1 ;
  wire \icmp_ln24_reg_2026_reg[0]_i_1_n_2 ;
  wire \icmp_ln24_reg_2026_reg[0]_i_1_n_3 ;
  wire \icmp_ln24_reg_2026_reg[0]_i_2_n_0 ;
  wire \icmp_ln24_reg_2026_reg[0]_i_2_n_1 ;
  wire \icmp_ln24_reg_2026_reg[0]_i_2_n_2 ;
  wire \icmp_ln24_reg_2026_reg[0]_i_2_n_3 ;
  wire icmp_ln50_3_reg_2098_pp0_iter1_reg;
  wire icmp_ln50_reg_2068_pp0_iter2_reg;
  wire mul_ln53_1_reg_2129_reg_i_10_n_0;
  wire mul_ln53_1_reg_2129_reg_i_11_n_0;
  wire mul_ln53_1_reg_2129_reg_i_12_n_0;
  wire mul_ln53_1_reg_2129_reg_i_13_n_0;
  wire mul_ln53_1_reg_2129_reg_i_14_n_0;
  wire mul_ln53_1_reg_2129_reg_i_15_n_0;
  wire mul_ln53_1_reg_2129_reg_i_16_n_0;
  wire mul_ln53_1_reg_2129_reg_i_17_n_0;
  wire mul_ln53_1_reg_2129_reg_i_18_n_0;
  wire mul_ln53_1_reg_2129_reg_i_19_n_0;
  wire mul_ln53_1_reg_2129_reg_i_20_n_0;
  wire mul_ln53_1_reg_2129_reg_i_21_n_0;
  wire mul_ln53_1_reg_2129_reg_i_22_n_0;
  wire mul_ln53_1_reg_2129_reg_i_23_n_0;
  wire mul_ln53_1_reg_2129_reg_i_24_n_0;
  wire mul_ln53_1_reg_2129_reg_i_25_n_0;
  wire mul_ln53_1_reg_2129_reg_i_26_n_0;
  wire mul_ln53_1_reg_2129_reg_i_27_n_0;
  wire mul_ln53_1_reg_2129_reg_i_28_n_0;
  wire mul_ln53_1_reg_2129_reg_i_29_n_0;
  wire [16:0]mul_ln53_1_reg_2129_reg_i_2_0;
  wire mul_ln53_1_reg_2129_reg_i_2_n_0;
  wire mul_ln53_1_reg_2129_reg_i_2_n_1;
  wire mul_ln53_1_reg_2129_reg_i_2_n_2;
  wire mul_ln53_1_reg_2129_reg_i_2_n_3;
  wire mul_ln53_1_reg_2129_reg_i_30_n_0;
  wire mul_ln53_1_reg_2129_reg_i_31_n_0;
  wire mul_ln53_1_reg_2129_reg_i_32_n_0;
  wire mul_ln53_1_reg_2129_reg_i_33_n_0;
  wire mul_ln53_1_reg_2129_reg_i_34_n_0;
  wire mul_ln53_1_reg_2129_reg_i_35_n_0;
  wire mul_ln53_1_reg_2129_reg_i_36_n_0;
  wire mul_ln53_1_reg_2129_reg_i_3_n_0;
  wire mul_ln53_1_reg_2129_reg_i_3_n_1;
  wire mul_ln53_1_reg_2129_reg_i_3_n_2;
  wire mul_ln53_1_reg_2129_reg_i_3_n_3;
  wire mul_ln53_1_reg_2129_reg_i_4_n_0;
  wire mul_ln53_1_reg_2129_reg_i_4_n_1;
  wire mul_ln53_1_reg_2129_reg_i_4_n_2;
  wire mul_ln53_1_reg_2129_reg_i_4_n_3;
  wire mul_ln53_1_reg_2129_reg_i_5_n_0;
  wire mul_ln53_1_reg_2129_reg_i_5_n_1;
  wire mul_ln53_1_reg_2129_reg_i_5_n_2;
  wire mul_ln53_1_reg_2129_reg_i_5_n_3;
  wire mul_ln53_1_reg_2129_reg_i_6_n_0;
  wire mul_ln53_1_reg_2129_reg_i_7_n_0;
  wire mul_ln53_1_reg_2129_reg_i_8_n_0;
  wire mul_ln53_1_reg_2129_reg_i_9_n_0;
  wire mul_ln53_2_reg_2134_reg_i_10_n_0;
  wire mul_ln53_2_reg_2134_reg_i_11_n_0;
  wire mul_ln53_2_reg_2134_reg_i_12_n_0;
  wire mul_ln53_2_reg_2134_reg_i_13_n_0;
  wire mul_ln53_2_reg_2134_reg_i_14_n_0;
  wire mul_ln53_2_reg_2134_reg_i_15_n_0;
  wire mul_ln53_2_reg_2134_reg_i_16_n_0;
  wire mul_ln53_2_reg_2134_reg_i_17_n_0;
  wire mul_ln53_2_reg_2134_reg_i_18_n_0;
  wire mul_ln53_2_reg_2134_reg_i_19_n_0;
  wire mul_ln53_2_reg_2134_reg_i_1_n_1;
  wire mul_ln53_2_reg_2134_reg_i_1_n_2;
  wire mul_ln53_2_reg_2134_reg_i_1_n_3;
  wire mul_ln53_2_reg_2134_reg_i_20_n_0;
  wire mul_ln53_2_reg_2134_reg_i_21_n_0;
  wire mul_ln53_2_reg_2134_reg_i_22_n_0;
  wire mul_ln53_2_reg_2134_reg_i_23_n_0;
  wire mul_ln53_2_reg_2134_reg_i_24_n_0;
  wire mul_ln53_2_reg_2134_reg_i_25_n_0;
  wire mul_ln53_2_reg_2134_reg_i_26_n_0;
  wire mul_ln53_2_reg_2134_reg_i_27_n_0;
  wire mul_ln53_2_reg_2134_reg_i_28_n_0;
  wire mul_ln53_2_reg_2134_reg_i_29_n_0;
  wire mul_ln53_2_reg_2134_reg_i_2_n_0;
  wire mul_ln53_2_reg_2134_reg_i_2_n_1;
  wire mul_ln53_2_reg_2134_reg_i_2_n_2;
  wire mul_ln53_2_reg_2134_reg_i_2_n_3;
  wire mul_ln53_2_reg_2134_reg_i_30_n_0;
  wire mul_ln53_2_reg_2134_reg_i_31_n_0;
  wire mul_ln53_2_reg_2134_reg_i_32_n_0;
  wire mul_ln53_2_reg_2134_reg_i_33_n_0;
  wire mul_ln53_2_reg_2134_reg_i_34_n_0;
  wire mul_ln53_2_reg_2134_reg_i_3_n_0;
  wire mul_ln53_2_reg_2134_reg_i_3_n_1;
  wire mul_ln53_2_reg_2134_reg_i_3_n_2;
  wire mul_ln53_2_reg_2134_reg_i_3_n_3;
  wire mul_ln53_2_reg_2134_reg_i_4_n_0;
  wire mul_ln53_2_reg_2134_reg_i_4_n_1;
  wire mul_ln53_2_reg_2134_reg_i_4_n_2;
  wire mul_ln53_2_reg_2134_reg_i_4_n_3;
  wire mul_ln53_2_reg_2134_reg_i_6_n_0;
  wire mul_ln53_2_reg_2134_reg_i_7_n_0;
  wire mul_ln53_2_reg_2134_reg_i_8_n_0;
  wire mul_ln53_2_reg_2134_reg_i_9_n_0;
  wire mul_ln53_reg_2124_reg_i_10_n_0;
  wire mul_ln53_reg_2124_reg_i_11_n_0;
  wire mul_ln53_reg_2124_reg_i_12_n_0;
  wire mul_ln53_reg_2124_reg_i_13_n_0;
  wire mul_ln53_reg_2124_reg_i_14_n_0;
  wire mul_ln53_reg_2124_reg_i_15_n_0;
  wire mul_ln53_reg_2124_reg_i_16_n_0;
  wire mul_ln53_reg_2124_reg_i_17_n_0;
  wire mul_ln53_reg_2124_reg_i_18_n_0;
  wire mul_ln53_reg_2124_reg_i_19_n_0;
  wire mul_ln53_reg_2124_reg_i_1_n_1;
  wire mul_ln53_reg_2124_reg_i_1_n_2;
  wire mul_ln53_reg_2124_reg_i_1_n_3;
  wire mul_ln53_reg_2124_reg_i_20_n_0;
  wire mul_ln53_reg_2124_reg_i_21_n_0;
  wire mul_ln53_reg_2124_reg_i_22_n_0;
  wire mul_ln53_reg_2124_reg_i_23_n_0;
  wire mul_ln53_reg_2124_reg_i_24_n_0;
  wire mul_ln53_reg_2124_reg_i_25_n_0;
  wire mul_ln53_reg_2124_reg_i_26_n_0;
  wire mul_ln53_reg_2124_reg_i_27_n_0;
  wire mul_ln53_reg_2124_reg_i_28_n_0;
  wire mul_ln53_reg_2124_reg_i_29_n_0;
  wire mul_ln53_reg_2124_reg_i_2_n_0;
  wire mul_ln53_reg_2124_reg_i_2_n_1;
  wire mul_ln53_reg_2124_reg_i_2_n_2;
  wire mul_ln53_reg_2124_reg_i_2_n_3;
  wire mul_ln53_reg_2124_reg_i_30_n_0;
  wire mul_ln53_reg_2124_reg_i_31_n_0;
  wire mul_ln53_reg_2124_reg_i_32_n_0;
  wire mul_ln53_reg_2124_reg_i_33_n_0;
  wire mul_ln53_reg_2124_reg_i_34_n_0;
  wire mul_ln53_reg_2124_reg_i_3_n_0;
  wire mul_ln53_reg_2124_reg_i_3_n_1;
  wire mul_ln53_reg_2124_reg_i_3_n_2;
  wire mul_ln53_reg_2124_reg_i_3_n_3;
  wire mul_ln53_reg_2124_reg_i_4_n_0;
  wire mul_ln53_reg_2124_reg_i_4_n_1;
  wire mul_ln53_reg_2124_reg_i_4_n_2;
  wire mul_ln53_reg_2124_reg_i_4_n_3;
  wire mul_ln53_reg_2124_reg_i_5_n_0;
  wire mul_ln53_reg_2124_reg_i_6_n_0;
  wire mul_ln53_reg_2124_reg_i_7_n_0;
  wire mul_ln53_reg_2124_reg_i_8_n_0;
  wire mul_ln53_reg_2124_reg_i_9_n_0;
  wire phi_mul_fu_2180;
  wire phi_mul_fu_2181;
  wire \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0] ;
  wire \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0]_0 ;
  wire \shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0]_1 ;
  wire \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0] ;
  wire \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0]_0 ;
  wire \shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0]_1 ;
  wire \t_2_reg_2014_reg[3] ;
  wire \t_2_reg_2014_reg[4] ;
  wire \t_fu_222[12]_i_2_n_0 ;
  wire \t_fu_222[12]_i_3_n_0 ;
  wire \t_fu_222[12]_i_4_n_0 ;
  wire \t_fu_222[12]_i_5_n_0 ;
  wire \t_fu_222[15]_i_4_n_0 ;
  wire \t_fu_222[15]_i_5_n_0 ;
  wire \t_fu_222[15]_i_6_n_0 ;
  wire \t_fu_222[4]_i_2_n_0 ;
  wire \t_fu_222[4]_i_3_n_0 ;
  wire \t_fu_222[4]_i_4_n_0 ;
  wire \t_fu_222[4]_i_5_n_0 ;
  wire \t_fu_222[8]_i_2_n_0 ;
  wire \t_fu_222[8]_i_3_n_0 ;
  wire \t_fu_222[8]_i_4_n_0 ;
  wire \t_fu_222[8]_i_5_n_0 ;
  wire [0:0]\t_fu_222_reg[0] ;
  wire \t_fu_222_reg[12]_i_1_n_0 ;
  wire \t_fu_222_reg[12]_i_1_n_1 ;
  wire \t_fu_222_reg[12]_i_1_n_2 ;
  wire \t_fu_222_reg[12]_i_1_n_3 ;
  wire [15:0]\t_fu_222_reg[15] ;
  wire [13:0]\t_fu_222_reg[15]_0 ;
  wire \t_fu_222_reg[15]_i_3_n_2 ;
  wire \t_fu_222_reg[15]_i_3_n_3 ;
  wire \t_fu_222_reg[4]_i_1_n_0 ;
  wire \t_fu_222_reg[4]_i_1_n_1 ;
  wire \t_fu_222_reg[4]_i_1_n_2 ;
  wire \t_fu_222_reg[4]_i_1_n_3 ;
  wire \t_fu_222_reg[8]_i_1_n_0 ;
  wire \t_fu_222_reg[8]_i_1_n_1 ;
  wire \t_fu_222_reg[8]_i_1_n_2 ;
  wire \t_fu_222_reg[8]_i_1_n_3 ;
  wire [1:0]trunc_ln133_reg_818;
  wire \trunc_ln25_1_reg_2145[29]_i_4_n_0 ;
  wire \trunc_ln25_1_reg_2145[29]_i_7_n_0 ;
  wire \trunc_ln25_2_reg_2186[29]_i_3_n_0 ;
  wire [3:0]\NLW_and_ln20_1_reg_2051_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln20_1_reg_2051_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_1_reg_2051_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_1_reg_2051_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_1_reg_2051_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_1_reg_2051_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_2_reg_2059_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln20_2_reg_2059_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_2_reg_2059_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_2_reg_2059_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_2_reg_2059_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_2_reg_2059_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_reg_2043_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_reg_2043_reg[0]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln20_reg_2043_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_reg_2043_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_reg_2043_reg[0]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln20_reg_2043_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln24_reg_2026_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln24_reg_2026_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_mul_ln53_1_reg_2129_reg_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_mul_ln53_1_reg_2129_reg_i_1_O_UNCONNECTED;
  wire [3:3]NLW_mul_ln53_2_reg_2134_reg_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_mul_ln53_2_reg_2134_reg_i_4_O_UNCONNECTED;
  wire [3:3]NLW_mul_ln53_reg_2124_reg_i_1_CO_UNCONNECTED;
  wire [3:2]\NLW_t_fu_222_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_fu_222_reg[15]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFE00)) 
    \and_ln17_reg_2030[0]_i_1 
       (.I0(\and_ln17_reg_2030_reg[0] ),
        .I1(trunc_ln133_reg_818[1]),
        .I2(trunc_ln133_reg_818[0]),
        .I3(CO),
        .O(and_ln17_fu_612_p2));
  LUT5 #(
    .INIT(32'h00FF002A)) 
    \and_ln20_1_reg_2051[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I3(\and_ln20_1_reg_2051_reg[0]_i_2_n_3 ),
        .I4(\and_ln20_reg_2043[0]_i_4_n_0 ),
        .O(and_ln20_1_fu_698_p2));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_10 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[15]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_3_0 [3]),
        .O(\and_ln20_1_reg_2051[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_11 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[14]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_3_0 [2]),
        .O(\and_ln20_1_reg_2051[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_12 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[13]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_3_0 [1]),
        .O(\and_ln20_1_reg_2051[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_13 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[12]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_3_0 [0]),
        .O(\and_ln20_1_reg_2051[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_16 
       (.I0(Q[11]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_17 
       (.I0(Q[10]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_18 
       (.I0(Q[9]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_19 
       (.I0(Q[8]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_20 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[11]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_5_0 [3]),
        .O(\and_ln20_1_reg_2051[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_21 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[10]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_5_0 [2]),
        .O(\and_ln20_1_reg_2051[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_22 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[9]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_5_0 [1]),
        .O(\and_ln20_1_reg_2051[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_23 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[8]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_5_0 [0]),
        .O(\and_ln20_1_reg_2051[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_30 
       (.I0(Q[7]),
        .I1(\and_ln20_1_reg_2051_reg[0]_i_15_0 ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_31 
       (.I0(Q[6]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_32 
       (.I0(Q[5]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_33 
       (.I0(Q[4]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_34 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[7]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_15_1 [3]),
        .O(\and_ln20_1_reg_2051[0]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_35 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[6]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_15_1 [2]),
        .O(\and_ln20_1_reg_2051[0]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_36 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[5]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_15_1 [1]),
        .O(\and_ln20_1_reg_2051[0]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_37 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[4]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_15_1 [0]),
        .O(\and_ln20_1_reg_2051[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_43 
       (.I0(Q[3]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_44 
       (.I0(Q[2]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_45 
       (.I0(Q[1]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_46 
       (.I0(Q[0]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_47 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[3]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_29_0 [3]),
        .O(\and_ln20_1_reg_2051[0]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_48 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[2]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_29_0 [2]),
        .O(\and_ln20_1_reg_2051[0]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_49 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[1]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_29_0 [1]),
        .O(\and_ln20_1_reg_2051[0]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_1_reg_2051[0]_i_50 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[0]),
        .I4(\and_ln20_1_reg_2051_reg[0]_i_29_0 [0]),
        .O(\and_ln20_1_reg_2051[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_6 
       (.I0(Q[15]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_7 
       (.I0(Q[14]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_8 
       (.I0(Q[13]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_1_reg_2051[0]_i_9 
       (.I0(Q[12]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_1_reg_2051[0]_i_9_n_0 ));
  CARRY4 \and_ln20_1_reg_2051_reg[0]_i_15 
       (.CI(\and_ln20_1_reg_2051_reg[0]_i_29_n_0 ),
        .CO({\and_ln20_1_reg_2051_reg[0]_i_15_n_0 ,\and_ln20_1_reg_2051_reg[0]_i_15_n_1 ,\and_ln20_1_reg_2051_reg[0]_i_15_n_2 ,\and_ln20_1_reg_2051_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln20_1_reg_2051[0]_i_30_n_0 ,\and_ln20_1_reg_2051[0]_i_31_n_0 ,\and_ln20_1_reg_2051[0]_i_32_n_0 ,\and_ln20_1_reg_2051[0]_i_33_n_0 }),
        .O(\NLW_and_ln20_1_reg_2051_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\and_ln20_1_reg_2051[0]_i_34_n_0 ,\and_ln20_1_reg_2051[0]_i_35_n_0 ,\and_ln20_1_reg_2051[0]_i_36_n_0 ,\and_ln20_1_reg_2051[0]_i_37_n_0 }));
  CARRY4 \and_ln20_1_reg_2051_reg[0]_i_2 
       (.CI(\and_ln20_1_reg_2051_reg[0]_i_3_n_0 ),
        .CO({\NLW_and_ln20_1_reg_2051_reg[0]_i_2_CO_UNCONNECTED [3:1],\and_ln20_1_reg_2051_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln20_1_reg_2051_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln20_1_reg_2051_reg[0] }));
  CARRY4 \and_ln20_1_reg_2051_reg[0]_i_29 
       (.CI(1'b0),
        .CO({\and_ln20_1_reg_2051_reg[0]_i_29_n_0 ,\and_ln20_1_reg_2051_reg[0]_i_29_n_1 ,\and_ln20_1_reg_2051_reg[0]_i_29_n_2 ,\and_ln20_1_reg_2051_reg[0]_i_29_n_3 }),
        .CYINIT(1'b1),
        .DI({\and_ln20_1_reg_2051[0]_i_43_n_0 ,\and_ln20_1_reg_2051[0]_i_44_n_0 ,\and_ln20_1_reg_2051[0]_i_45_n_0 ,\and_ln20_1_reg_2051[0]_i_46_n_0 }),
        .O(\NLW_and_ln20_1_reg_2051_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S({\and_ln20_1_reg_2051[0]_i_47_n_0 ,\and_ln20_1_reg_2051[0]_i_48_n_0 ,\and_ln20_1_reg_2051[0]_i_49_n_0 ,\and_ln20_1_reg_2051[0]_i_50_n_0 }));
  CARRY4 \and_ln20_1_reg_2051_reg[0]_i_3 
       (.CI(\and_ln20_1_reg_2051_reg[0]_i_5_n_0 ),
        .CO({\and_ln20_1_reg_2051_reg[0]_i_3_n_0 ,\and_ln20_1_reg_2051_reg[0]_i_3_n_1 ,\and_ln20_1_reg_2051_reg[0]_i_3_n_2 ,\and_ln20_1_reg_2051_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln20_1_reg_2051[0]_i_6_n_0 ,\and_ln20_1_reg_2051[0]_i_7_n_0 ,\and_ln20_1_reg_2051[0]_i_8_n_0 ,\and_ln20_1_reg_2051[0]_i_9_n_0 }),
        .O(\NLW_and_ln20_1_reg_2051_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln20_1_reg_2051[0]_i_10_n_0 ,\and_ln20_1_reg_2051[0]_i_11_n_0 ,\and_ln20_1_reg_2051[0]_i_12_n_0 ,\and_ln20_1_reg_2051[0]_i_13_n_0 }));
  CARRY4 \and_ln20_1_reg_2051_reg[0]_i_5 
       (.CI(\and_ln20_1_reg_2051_reg[0]_i_15_n_0 ),
        .CO({\and_ln20_1_reg_2051_reg[0]_i_5_n_0 ,\and_ln20_1_reg_2051_reg[0]_i_5_n_1 ,\and_ln20_1_reg_2051_reg[0]_i_5_n_2 ,\and_ln20_1_reg_2051_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln20_1_reg_2051[0]_i_16_n_0 ,\and_ln20_1_reg_2051[0]_i_17_n_0 ,\and_ln20_1_reg_2051[0]_i_18_n_0 ,\and_ln20_1_reg_2051[0]_i_19_n_0 }),
        .O(\NLW_and_ln20_1_reg_2051_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\and_ln20_1_reg_2051[0]_i_20_n_0 ,\and_ln20_1_reg_2051[0]_i_21_n_0 ,\and_ln20_1_reg_2051[0]_i_22_n_0 ,\and_ln20_1_reg_2051[0]_i_23_n_0 }));
  LUT5 #(
    .INIT(32'h00FF0020)) 
    \and_ln20_2_reg_2059[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_sig_allocacmp_t_21),
        .I2(Q[0]),
        .I3(\and_ln20_2_reg_2059_reg[0]_i_2_n_3 ),
        .I4(\and_ln20_reg_2043[0]_i_4_n_0 ),
        .O(and_ln20_2_fu_738_p2));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_10 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[15]),
        .I4(\and_ln20_2_reg_2059_reg[0] [2]),
        .O(\and_ln20_2_reg_2059[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_11 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[14]),
        .I4(\and_ln20_2_reg_2059_reg[0] [1]),
        .O(\and_ln20_2_reg_2059[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_12 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[13]),
        .I4(\and_ln20_2_reg_2059_reg[0] [0]),
        .O(\and_ln20_2_reg_2059[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_13 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[12]),
        .I4(\and_ln20_2_reg_2059_reg[0]_i_3_0 [3]),
        .O(\and_ln20_2_reg_2059[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_19 
       (.I0(Q[11]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_2_reg_2059[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_20 
       (.I0(Q[10]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_2_reg_2059[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_21 
       (.I0(Q[9]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_2_reg_2059[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_22 
       (.I0(Q[8]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_2_reg_2059[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_23 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[11]),
        .I4(\and_ln20_2_reg_2059_reg[0]_i_3_0 [2]),
        .O(\and_ln20_2_reg_2059[0]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_24 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[10]),
        .I4(\and_ln20_2_reg_2059_reg[0]_i_3_0 [1]),
        .O(\and_ln20_2_reg_2059[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_25 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[9]),
        .I4(\and_ln20_2_reg_2059_reg[0]_i_3_0 [0]),
        .O(\and_ln20_2_reg_2059[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_26 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[8]),
        .I4(\and_ln20_2_reg_2059_reg[0]_i_5_0 [3]),
        .O(\and_ln20_2_reg_2059[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_33 
       (.I0(Q[7]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\and_ln20_2_reg_2059[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_34 
       (.I0(Q[6]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\and_ln20_2_reg_2059[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_35 
       (.I0(Q[5]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\and_ln20_2_reg_2059[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_36 
       (.I0(Q[4]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\and_ln20_2_reg_2059[0]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_37 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[7]),
        .I4(\and_ln20_2_reg_2059_reg[0]_i_5_0 [2]),
        .O(\and_ln20_2_reg_2059[0]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_38 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[6]),
        .I4(\and_ln20_2_reg_2059_reg[0]_i_5_0 [1]),
        .O(\and_ln20_2_reg_2059[0]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_39 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[5]),
        .I4(\and_ln20_2_reg_2059_reg[0]_i_5_0 [0]),
        .O(\and_ln20_2_reg_2059[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_40 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[4]),
        .I4(\and_ln20_2_reg_2059_reg[0]_i_18_1 [2]),
        .O(\and_ln20_2_reg_2059[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_45 
       (.I0(Q[3]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\and_ln20_2_reg_2059[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_46 
       (.I0(Q[2]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\and_ln20_2_reg_2059[0]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_47 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[3]),
        .I4(\and_ln20_2_reg_2059_reg[0]_i_18_1 [1]),
        .O(\and_ln20_2_reg_2059[0]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_2_reg_2059[0]_i_48 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[2]),
        .I4(\and_ln20_2_reg_2059_reg[0]_i_18_1 [0]),
        .O(\and_ln20_2_reg_2059[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_6 
       (.I0(Q[15]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_2_reg_2059[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_7 
       (.I0(Q[14]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_2_reg_2059[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_8 
       (.I0(Q[13]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_2_reg_2059[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_2_reg_2059[0]_i_9 
       (.I0(Q[12]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_2_reg_2059[0]_i_9_n_0 ));
  CARRY4 \and_ln20_2_reg_2059_reg[0]_i_18 
       (.CI(\and_ln20_2_reg_2059_reg[0]_i_32_n_0 ),
        .CO({\and_ln20_2_reg_2059_reg[0]_i_18_n_0 ,\and_ln20_2_reg_2059_reg[0]_i_18_n_1 ,\and_ln20_2_reg_2059_reg[0]_i_18_n_2 ,\and_ln20_2_reg_2059_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln20_2_reg_2059[0]_i_33_n_0 ,\and_ln20_2_reg_2059[0]_i_34_n_0 ,\and_ln20_2_reg_2059[0]_i_35_n_0 ,\and_ln20_2_reg_2059[0]_i_36_n_0 }),
        .O(\NLW_and_ln20_2_reg_2059_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\and_ln20_2_reg_2059[0]_i_37_n_0 ,\and_ln20_2_reg_2059[0]_i_38_n_0 ,\and_ln20_2_reg_2059[0]_i_39_n_0 ,\and_ln20_2_reg_2059[0]_i_40_n_0 }));
  CARRY4 \and_ln20_2_reg_2059_reg[0]_i_2 
       (.CI(\and_ln20_2_reg_2059_reg[0]_i_3_n_0 ),
        .CO({\NLW_and_ln20_2_reg_2059_reg[0]_i_2_CO_UNCONNECTED [3:1],\and_ln20_2_reg_2059_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln20_2_reg_2059_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln20_2_reg_2059_reg[0] [3]}));
  CARRY4 \and_ln20_2_reg_2059_reg[0]_i_3 
       (.CI(\and_ln20_2_reg_2059_reg[0]_i_5_n_0 ),
        .CO({\and_ln20_2_reg_2059_reg[0]_i_3_n_0 ,\and_ln20_2_reg_2059_reg[0]_i_3_n_1 ,\and_ln20_2_reg_2059_reg[0]_i_3_n_2 ,\and_ln20_2_reg_2059_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln20_2_reg_2059[0]_i_6_n_0 ,\and_ln20_2_reg_2059[0]_i_7_n_0 ,\and_ln20_2_reg_2059[0]_i_8_n_0 ,\and_ln20_2_reg_2059[0]_i_9_n_0 }),
        .O(\NLW_and_ln20_2_reg_2059_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln20_2_reg_2059[0]_i_10_n_0 ,\and_ln20_2_reg_2059[0]_i_11_n_0 ,\and_ln20_2_reg_2059[0]_i_12_n_0 ,\and_ln20_2_reg_2059[0]_i_13_n_0 }));
  CARRY4 \and_ln20_2_reg_2059_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\and_ln20_2_reg_2059_reg[0]_i_32_n_0 ,\and_ln20_2_reg_2059_reg[0]_i_32_n_1 ,\and_ln20_2_reg_2059_reg[0]_i_32_n_2 ,\and_ln20_2_reg_2059_reg[0]_i_32_n_3 }),
        .CYINIT(1'b1),
        .DI({\and_ln20_2_reg_2059[0]_i_45_n_0 ,\and_ln20_2_reg_2059[0]_i_46_n_0 ,DI}),
        .O(\NLW_and_ln20_2_reg_2059_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\and_ln20_2_reg_2059[0]_i_47_n_0 ,\and_ln20_2_reg_2059[0]_i_48_n_0 ,\and_ln20_2_reg_2059_reg[0]_i_18_0 }));
  CARRY4 \and_ln20_2_reg_2059_reg[0]_i_5 
       (.CI(\and_ln20_2_reg_2059_reg[0]_i_18_n_0 ),
        .CO({\and_ln20_2_reg_2059_reg[0]_i_5_n_0 ,\and_ln20_2_reg_2059_reg[0]_i_5_n_1 ,\and_ln20_2_reg_2059_reg[0]_i_5_n_2 ,\and_ln20_2_reg_2059_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln20_2_reg_2059[0]_i_19_n_0 ,\and_ln20_2_reg_2059[0]_i_20_n_0 ,\and_ln20_2_reg_2059[0]_i_21_n_0 ,\and_ln20_2_reg_2059[0]_i_22_n_0 }),
        .O(\NLW_and_ln20_2_reg_2059_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\and_ln20_2_reg_2059[0]_i_23_n_0 ,\and_ln20_2_reg_2059[0]_i_24_n_0 ,\and_ln20_2_reg_2059[0]_i_25_n_0 ,\and_ln20_2_reg_2059[0]_i_26_n_0 }));
  LUT5 #(
    .INIT(32'h00FF0032)) 
    \and_ln20_reg_2043[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_sig_allocacmp_t_21),
        .I2(Q[0]),
        .I3(\and_ln20_reg_2043_reg[0]_i_3_n_3 ),
        .I4(\and_ln20_reg_2043[0]_i_4_n_0 ),
        .O(and_ln20_fu_658_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \and_ln20_reg_2043[0]_i_10 
       (.I0(Q[3]),
        .I1(ap_sig_allocacmp_t_21),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\and_ln20_reg_2043[0]_i_24_n_0 ),
        .O(\and_ln20_reg_2043[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_12 
       (.I0(Q[15]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_reg_2043[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_13 
       (.I0(Q[14]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_reg_2043[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_14 
       (.I0(Q[13]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_reg_2043[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_15 
       (.I0(Q[12]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_reg_2043[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_16 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[15]),
        .I4(O[2]),
        .O(\and_ln20_reg_2043[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_17 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[14]),
        .I4(O[1]),
        .O(\and_ln20_reg_2043[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_18 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[13]),
        .I4(O[0]),
        .O(\and_ln20_reg_2043[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_19 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[12]),
        .I4(\and_ln20_reg_2043_reg[0]_i_5_0 [3]),
        .O(\and_ln20_reg_2043[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \and_ln20_reg_2043[0]_i_2 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .O(ap_sig_allocacmp_t_21));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h3FFF2AAA)) 
    \and_ln20_reg_2043[0]_i_24 
       (.I0(Q[15]),
        .I1(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I4(Q[14]),
        .O(\and_ln20_reg_2043[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_26 
       (.I0(Q[11]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_reg_2043[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_27 
       (.I0(Q[10]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_reg_2043[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_28 
       (.I0(Q[9]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_reg_2043[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_29 
       (.I0(Q[8]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\and_ln20_reg_2043[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_30 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[11]),
        .I4(\and_ln20_reg_2043_reg[0]_i_5_0 [2]),
        .O(\and_ln20_reg_2043[0]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_31 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[10]),
        .I4(\and_ln20_reg_2043_reg[0]_i_5_0 [1]),
        .O(\and_ln20_reg_2043[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_32 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[9]),
        .I4(\and_ln20_reg_2043_reg[0]_i_5_0 [0]),
        .O(\and_ln20_reg_2043[0]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_33 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[8]),
        .I4(\and_ln20_reg_2043_reg[0]_i_11_0 [3]),
        .O(\and_ln20_reg_2043[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \and_ln20_reg_2043[0]_i_4 
       (.I0(\and_ln20_reg_2043[0]_i_7_n_0 ),
        .I1(\and_ln20_reg_2043[0]_i_8_n_0 ),
        .I2(\t_fu_222_reg[15]_0 [10]),
        .I3(\t_fu_222_reg[15]_0 [11]),
        .I4(\and_ln20_reg_2043[0]_i_9_n_0 ),
        .I5(\and_ln20_reg_2043[0]_i_10_n_0 ),
        .O(\and_ln20_reg_2043[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_40 
       (.I0(Q[7]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\and_ln20_reg_2043[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_41 
       (.I0(Q[6]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\and_ln20_reg_2043[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_42 
       (.I0(Q[5]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\and_ln20_reg_2043[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_43 
       (.I0(Q[4]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\and_ln20_reg_2043[0]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_44 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[7]),
        .I4(\and_ln20_reg_2043_reg[0]_i_11_0 [2]),
        .O(\and_ln20_reg_2043[0]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_45 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[6]),
        .I4(\and_ln20_reg_2043_reg[0]_i_11_0 [1]),
        .O(\and_ln20_reg_2043[0]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_46 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[5]),
        .I4(\and_ln20_reg_2043_reg[0]_i_11_0 [0]),
        .O(\and_ln20_reg_2043[0]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_47 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[4]),
        .I4(\and_ln20_reg_2043_reg[0]_i_25_0 [3]),
        .O(\and_ln20_reg_2043[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_53 
       (.I0(Q[3]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\and_ln20_reg_2043[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_54 
       (.I0(Q[2]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\and_ln20_reg_2043[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \and_ln20_reg_2043[0]_i_55 
       (.I0(Q[1]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\and_ln20_reg_2043[0]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_56 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[3]),
        .I4(\and_ln20_reg_2043_reg[0]_i_25_0 [2]),
        .O(\and_ln20_reg_2043[0]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_57 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[2]),
        .I4(\and_ln20_reg_2043_reg[0]_i_25_0 [1]),
        .O(\and_ln20_reg_2043[0]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'h7F0080FF)) 
    \and_ln20_reg_2043[0]_i_58 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[1]),
        .I4(\and_ln20_reg_2043_reg[0]_i_25_0 [0]),
        .O(\and_ln20_reg_2043[0]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h3FFF2AAA)) 
    \and_ln20_reg_2043[0]_i_7 
       (.I0(Q[9]),
        .I1(\t_2_reg_2014_reg[4] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[3] ),
        .I4(Q[8]),
        .O(\and_ln20_reg_2043[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h3FFF2AAA)) 
    \and_ln20_reg_2043[0]_i_8 
       (.I0(Q[7]),
        .I1(\t_2_reg_2014_reg[4] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[3] ),
        .I4(Q[6]),
        .O(\and_ln20_reg_2043[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h3FFF2AAA)) 
    \and_ln20_reg_2043[0]_i_9 
       (.I0(Q[11]),
        .I1(\t_2_reg_2014_reg[4] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[3] ),
        .I4(Q[10]),
        .O(\and_ln20_reg_2043[0]_i_9_n_0 ));
  CARRY4 \and_ln20_reg_2043_reg[0]_i_11 
       (.CI(\and_ln20_reg_2043_reg[0]_i_25_n_0 ),
        .CO({\and_ln20_reg_2043_reg[0]_i_11_n_0 ,\and_ln20_reg_2043_reg[0]_i_11_n_1 ,\and_ln20_reg_2043_reg[0]_i_11_n_2 ,\and_ln20_reg_2043_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln20_reg_2043[0]_i_26_n_0 ,\and_ln20_reg_2043[0]_i_27_n_0 ,\and_ln20_reg_2043[0]_i_28_n_0 ,\and_ln20_reg_2043[0]_i_29_n_0 }),
        .O(\NLW_and_ln20_reg_2043_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln20_reg_2043[0]_i_30_n_0 ,\and_ln20_reg_2043[0]_i_31_n_0 ,\and_ln20_reg_2043[0]_i_32_n_0 ,\and_ln20_reg_2043[0]_i_33_n_0 }));
  CARRY4 \and_ln20_reg_2043_reg[0]_i_25 
       (.CI(\and_ln20_reg_2043_reg[0]_i_39_n_0 ),
        .CO({\and_ln20_reg_2043_reg[0]_i_25_n_0 ,\and_ln20_reg_2043_reg[0]_i_25_n_1 ,\and_ln20_reg_2043_reg[0]_i_25_n_2 ,\and_ln20_reg_2043_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln20_reg_2043[0]_i_40_n_0 ,\and_ln20_reg_2043[0]_i_41_n_0 ,\and_ln20_reg_2043[0]_i_42_n_0 ,\and_ln20_reg_2043[0]_i_43_n_0 }),
        .O(\NLW_and_ln20_reg_2043_reg[0]_i_25_O_UNCONNECTED [3:0]),
        .S({\and_ln20_reg_2043[0]_i_44_n_0 ,\and_ln20_reg_2043[0]_i_45_n_0 ,\and_ln20_reg_2043[0]_i_46_n_0 ,\and_ln20_reg_2043[0]_i_47_n_0 }));
  CARRY4 \and_ln20_reg_2043_reg[0]_i_3 
       (.CI(\and_ln20_reg_2043_reg[0]_i_5_n_0 ),
        .CO({\NLW_and_ln20_reg_2043_reg[0]_i_3_CO_UNCONNECTED [3:1],\and_ln20_reg_2043_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln20_reg_2043_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,O[3]}));
  CARRY4 \and_ln20_reg_2043_reg[0]_i_39 
       (.CI(1'b0),
        .CO({\and_ln20_reg_2043_reg[0]_i_39_n_0 ,\and_ln20_reg_2043_reg[0]_i_39_n_1 ,\and_ln20_reg_2043_reg[0]_i_39_n_2 ,\and_ln20_reg_2043_reg[0]_i_39_n_3 }),
        .CYINIT(1'b1),
        .DI({\and_ln20_reg_2043[0]_i_53_n_0 ,\and_ln20_reg_2043[0]_i_54_n_0 ,\and_ln20_reg_2043[0]_i_55_n_0 ,DI[0]}),
        .O(\NLW_and_ln20_reg_2043_reg[0]_i_39_O_UNCONNECTED [3:0]),
        .S({\and_ln20_reg_2043[0]_i_56_n_0 ,\and_ln20_reg_2043[0]_i_57_n_0 ,\and_ln20_reg_2043[0]_i_58_n_0 ,S}));
  CARRY4 \and_ln20_reg_2043_reg[0]_i_5 
       (.CI(\and_ln20_reg_2043_reg[0]_i_11_n_0 ),
        .CO({\and_ln20_reg_2043_reg[0]_i_5_n_0 ,\and_ln20_reg_2043_reg[0]_i_5_n_1 ,\and_ln20_reg_2043_reg[0]_i_5_n_2 ,\and_ln20_reg_2043_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln20_reg_2043[0]_i_12_n_0 ,\and_ln20_reg_2043[0]_i_13_n_0 ,\and_ln20_reg_2043[0]_i_14_n_0 ,\and_ln20_reg_2043[0]_i_15_n_0 }),
        .O(\NLW_and_ln20_reg_2043_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\and_ln20_reg_2043[0]_i_16_n_0 ,\and_ln20_reg_2043[0]_i_17_n_0 ,\and_ln20_reg_2043[0]_i_18_n_0 ,\and_ln20_reg_2043[0]_i_19_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_done_cache),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_reg2),
        .I4(\ap_CS_fsm_reg[6] [1]),
        .I5(\ap_CS_fsm_reg[6] [0]),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h88F80000)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_done_reg2),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(ap_done_cache),
        .I3(\t_2_reg_2014_reg[4] ),
        .I4(\ap_CS_fsm_reg[6] [1]),
        .O(ap_loop_exit_ready_pp0_iter3_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_done_reg2),
        .I2(\t_2_reg_2014_reg[4] ),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT6 #(
    .INIT(64'hFFFF5DDD5DDD5DDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(ap_loop_exit_ready_pp0_iter3_reg),
        .I5(ap_done_reg2),
        .O(ap_loop_init_int_i_1_n_0));
  (* ORIG_CELL_NAME = "ap_loop_init_int_reg" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_loop_init_int_reg" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_rep_i_1_n_0),
        .Q(ap_loop_init_int_reg_rep_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF5DDD5DDD5DDD)) 
    ap_loop_init_int_rep_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(ap_loop_exit_ready_pp0_iter3_reg),
        .I5(ap_done_reg2),
        .O(ap_loop_init_int_rep_i_1_n_0));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln24_reg_2026[0]_i_10 
       (.I0(\icmp_ln24_reg_2026_reg[0] [8]),
        .I1(ap_sig_allocacmp_t_21),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(\icmp_ln24_reg_2026_reg[0] [9]),
        .O(\icmp_ln24_reg_2026[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    \icmp_ln24_reg_2026[0]_i_11 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(ap_sig_allocacmp_t_21),
        .I3(\icmp_ln24_reg_2026_reg[0] [6]),
        .I4(\icmp_ln24_reg_2026_reg[0] [7]),
        .O(\icmp_ln24_reg_2026[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    \icmp_ln24_reg_2026[0]_i_12 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(ap_sig_allocacmp_t_21),
        .I3(\icmp_ln24_reg_2026_reg[0] [4]),
        .I4(\icmp_ln24_reg_2026_reg[0] [5]),
        .O(\icmp_ln24_reg_2026[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    \icmp_ln24_reg_2026[0]_i_13 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(ap_sig_allocacmp_t_21),
        .I3(\icmp_ln24_reg_2026_reg[0] [2]),
        .I4(\icmp_ln24_reg_2026_reg[0] [3]),
        .O(\icmp_ln24_reg_2026[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    \icmp_ln24_reg_2026[0]_i_14 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_sig_allocacmp_t_21),
        .I3(\icmp_ln24_reg_2026_reg[0] [0]),
        .I4(\icmp_ln24_reg_2026_reg[0] [1]),
        .O(\icmp_ln24_reg_2026[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln24_reg_2026[0]_i_15 
       (.I0(\icmp_ln24_reg_2026_reg[0] [6]),
        .I1(ap_sig_allocacmp_t_21),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\icmp_ln24_reg_2026_reg[0] [7]),
        .O(\icmp_ln24_reg_2026[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln24_reg_2026[0]_i_16 
       (.I0(\icmp_ln24_reg_2026_reg[0] [4]),
        .I1(ap_sig_allocacmp_t_21),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\icmp_ln24_reg_2026_reg[0] [5]),
        .O(\icmp_ln24_reg_2026[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln24_reg_2026[0]_i_17 
       (.I0(\icmp_ln24_reg_2026_reg[0] [2]),
        .I1(ap_sig_allocacmp_t_21),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\icmp_ln24_reg_2026_reg[0] [3]),
        .O(\icmp_ln24_reg_2026[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln24_reg_2026[0]_i_18 
       (.I0(\icmp_ln24_reg_2026_reg[0] [0]),
        .I1(ap_sig_allocacmp_t_21),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\icmp_ln24_reg_2026_reg[0] [1]),
        .O(\icmp_ln24_reg_2026[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    \icmp_ln24_reg_2026[0]_i_3 
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(ap_sig_allocacmp_t_21),
        .I3(\icmp_ln24_reg_2026_reg[0] [14]),
        .I4(\icmp_ln24_reg_2026_reg[0] [15]),
        .O(\icmp_ln24_reg_2026[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    \icmp_ln24_reg_2026[0]_i_4 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(ap_sig_allocacmp_t_21),
        .I3(\icmp_ln24_reg_2026_reg[0] [12]),
        .I4(\icmp_ln24_reg_2026_reg[0] [13]),
        .O(\icmp_ln24_reg_2026[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    \icmp_ln24_reg_2026[0]_i_5 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(ap_sig_allocacmp_t_21),
        .I3(\icmp_ln24_reg_2026_reg[0] [10]),
        .I4(\icmp_ln24_reg_2026_reg[0] [11]),
        .O(\icmp_ln24_reg_2026[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    \icmp_ln24_reg_2026[0]_i_6 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(ap_sig_allocacmp_t_21),
        .I3(\icmp_ln24_reg_2026_reg[0] [8]),
        .I4(\icmp_ln24_reg_2026_reg[0] [9]),
        .O(\icmp_ln24_reg_2026[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln24_reg_2026[0]_i_7 
       (.I0(\icmp_ln24_reg_2026_reg[0] [14]),
        .I1(ap_sig_allocacmp_t_21),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(\icmp_ln24_reg_2026_reg[0] [15]),
        .O(\icmp_ln24_reg_2026[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln24_reg_2026[0]_i_8 
       (.I0(\icmp_ln24_reg_2026_reg[0] [12]),
        .I1(ap_sig_allocacmp_t_21),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(\icmp_ln24_reg_2026_reg[0] [13]),
        .O(\icmp_ln24_reg_2026[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln24_reg_2026[0]_i_9 
       (.I0(\icmp_ln24_reg_2026_reg[0] [10]),
        .I1(ap_sig_allocacmp_t_21),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(\icmp_ln24_reg_2026_reg[0] [11]),
        .O(\icmp_ln24_reg_2026[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln24_reg_2026_reg[0]_i_1 
       (.CI(\icmp_ln24_reg_2026_reg[0]_i_2_n_0 ),
        .CO({CO,\icmp_ln24_reg_2026_reg[0]_i_1_n_1 ,\icmp_ln24_reg_2026_reg[0]_i_1_n_2 ,\icmp_ln24_reg_2026_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln24_reg_2026[0]_i_3_n_0 ,\icmp_ln24_reg_2026[0]_i_4_n_0 ,\icmp_ln24_reg_2026[0]_i_5_n_0 ,\icmp_ln24_reg_2026[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln24_reg_2026_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln24_reg_2026[0]_i_7_n_0 ,\icmp_ln24_reg_2026[0]_i_8_n_0 ,\icmp_ln24_reg_2026[0]_i_9_n_0 ,\icmp_ln24_reg_2026[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln24_reg_2026_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln24_reg_2026_reg[0]_i_2_n_0 ,\icmp_ln24_reg_2026_reg[0]_i_2_n_1 ,\icmp_ln24_reg_2026_reg[0]_i_2_n_2 ,\icmp_ln24_reg_2026_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln24_reg_2026[0]_i_11_n_0 ,\icmp_ln24_reg_2026[0]_i_12_n_0 ,\icmp_ln24_reg_2026[0]_i_13_n_0 ,\icmp_ln24_reg_2026[0]_i_14_n_0 }),
        .O(\NLW_icmp_ln24_reg_2026_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln24_reg_2026[0]_i_15_n_0 ,\icmp_ln24_reg_2026[0]_i_16_n_0 ,\icmp_ln24_reg_2026[0]_i_17_n_0 ,\icmp_ln24_reg_2026[0]_i_18_n_0 }));
  LUT4 #(
    .INIT(16'hE200)) 
    \mem_reg[5][0]_srl6_i_3__0 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I3(icmp_ln143_reg_2022),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  CARRY4 mul_ln53_1_reg_2129_reg_i_1
       (.CI(mul_ln53_1_reg_2129_reg_i_2_n_0),
        .CO(NLW_mul_ln53_1_reg_2129_reg_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mul_ln53_1_reg_2129_reg_i_1_O_UNCONNECTED[3:1],mul_ln53_1_reg_2129_reg_i_2_0[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_10
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[15]),
        .O(mul_ln53_1_reg_2129_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_11
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[14]),
        .O(mul_ln53_1_reg_2129_reg_i_11_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_12
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[13]),
        .O(mul_ln53_1_reg_2129_reg_i_12_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_13
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[12]),
        .O(mul_ln53_1_reg_2129_reg_i_13_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_14
       (.I0(Q[11]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_14_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_15
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_15_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_16
       (.I0(Q[9]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_16_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_17
       (.I0(Q[8]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_17_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_18
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[11]),
        .O(mul_ln53_1_reg_2129_reg_i_18_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_19
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[10]),
        .O(mul_ln53_1_reg_2129_reg_i_19_n_0));
  CARRY4 mul_ln53_1_reg_2129_reg_i_2
       (.CI(mul_ln53_1_reg_2129_reg_i_3_n_0),
        .CO({mul_ln53_1_reg_2129_reg_i_2_n_0,mul_ln53_1_reg_2129_reg_i_2_n_1,mul_ln53_1_reg_2129_reg_i_2_n_2,mul_ln53_1_reg_2129_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({mul_ln53_1_reg_2129_reg_i_6_n_0,mul_ln53_1_reg_2129_reg_i_7_n_0,mul_ln53_1_reg_2129_reg_i_8_n_0,mul_ln53_1_reg_2129_reg_i_9_n_0}),
        .O(mul_ln53_1_reg_2129_reg_i_2_0[15:12]),
        .S({mul_ln53_1_reg_2129_reg_i_10_n_0,mul_ln53_1_reg_2129_reg_i_11_n_0,mul_ln53_1_reg_2129_reg_i_12_n_0,mul_ln53_1_reg_2129_reg_i_13_n_0}));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_20
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[9]),
        .O(mul_ln53_1_reg_2129_reg_i_20_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_21
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[8]),
        .O(mul_ln53_1_reg_2129_reg_i_21_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_22
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_22_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_23
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_23_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_24
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_24_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_25
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_25_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_26
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[7]),
        .O(mul_ln53_1_reg_2129_reg_i_26_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_27
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[6]),
        .O(mul_ln53_1_reg_2129_reg_i_27_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_28
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[5]),
        .O(mul_ln53_1_reg_2129_reg_i_28_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_29
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[4]),
        .O(mul_ln53_1_reg_2129_reg_i_29_n_0));
  CARRY4 mul_ln53_1_reg_2129_reg_i_3
       (.CI(mul_ln53_1_reg_2129_reg_i_4_n_0),
        .CO({mul_ln53_1_reg_2129_reg_i_3_n_0,mul_ln53_1_reg_2129_reg_i_3_n_1,mul_ln53_1_reg_2129_reg_i_3_n_2,mul_ln53_1_reg_2129_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({mul_ln53_1_reg_2129_reg_i_14_n_0,mul_ln53_1_reg_2129_reg_i_15_n_0,mul_ln53_1_reg_2129_reg_i_16_n_0,mul_ln53_1_reg_2129_reg_i_17_n_0}),
        .O(mul_ln53_1_reg_2129_reg_i_2_0[11:8]),
        .S({mul_ln53_1_reg_2129_reg_i_18_n_0,mul_ln53_1_reg_2129_reg_i_19_n_0,mul_ln53_1_reg_2129_reg_i_20_n_0,mul_ln53_1_reg_2129_reg_i_21_n_0}));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_30
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_30_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_31
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_31_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_32
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_32_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_33
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[3]),
        .O(mul_ln53_1_reg_2129_reg_i_33_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_34
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[2]),
        .O(mul_ln53_1_reg_2129_reg_i_34_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_1_reg_2129_reg_i_35
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[1]),
        .O(mul_ln53_1_reg_2129_reg_i_35_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_36
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_36_n_0));
  CARRY4 mul_ln53_1_reg_2129_reg_i_4
       (.CI(mul_ln53_1_reg_2129_reg_i_5_n_0),
        .CO({mul_ln53_1_reg_2129_reg_i_4_n_0,mul_ln53_1_reg_2129_reg_i_4_n_1,mul_ln53_1_reg_2129_reg_i_4_n_2,mul_ln53_1_reg_2129_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({mul_ln53_1_reg_2129_reg_i_22_n_0,mul_ln53_1_reg_2129_reg_i_23_n_0,mul_ln53_1_reg_2129_reg_i_24_n_0,mul_ln53_1_reg_2129_reg_i_25_n_0}),
        .O(mul_ln53_1_reg_2129_reg_i_2_0[7:4]),
        .S({mul_ln53_1_reg_2129_reg_i_26_n_0,mul_ln53_1_reg_2129_reg_i_27_n_0,mul_ln53_1_reg_2129_reg_i_28_n_0,mul_ln53_1_reg_2129_reg_i_29_n_0}));
  CARRY4 mul_ln53_1_reg_2129_reg_i_5
       (.CI(1'b0),
        .CO({mul_ln53_1_reg_2129_reg_i_5_n_0,mul_ln53_1_reg_2129_reg_i_5_n_1,mul_ln53_1_reg_2129_reg_i_5_n_2,mul_ln53_1_reg_2129_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({mul_ln53_1_reg_2129_reg_i_30_n_0,mul_ln53_1_reg_2129_reg_i_31_n_0,mul_ln53_1_reg_2129_reg_i_32_n_0,1'b0}),
        .O(mul_ln53_1_reg_2129_reg_i_2_0[3:0]),
        .S({mul_ln53_1_reg_2129_reg_i_33_n_0,mul_ln53_1_reg_2129_reg_i_34_n_0,mul_ln53_1_reg_2129_reg_i_35_n_0,mul_ln53_1_reg_2129_reg_i_36_n_0}));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_6
       (.I0(Q[15]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_7
       (.I0(Q[14]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_8
       (.I0(Q[13]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_1_reg_2129_reg_i_9
       (.I0(Q[12]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .O(mul_ln53_1_reg_2129_reg_i_9_n_0));
  CARRY4 mul_ln53_2_reg_2134_reg_i_1
       (.CI(mul_ln53_2_reg_2134_reg_i_2_n_0),
        .CO({NLW_mul_ln53_2_reg_2134_reg_i_1_CO_UNCONNECTED[3],mul_ln53_2_reg_2134_reg_i_1_n_1,mul_ln53_2_reg_2134_reg_i_1_n_2,mul_ln53_2_reg_2134_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln53_2_reg_2134_reg_i_6_n_0,mul_ln53_2_reg_2134_reg_i_7_n_0,mul_ln53_2_reg_2134_reg_i_8_n_0}),
        .O(\t_fu_222_reg[15] [15:12]),
        .S({1'b1,mul_ln53_2_reg_2134_reg_i_9_n_0,mul_ln53_2_reg_2134_reg_i_10_n_0,mul_ln53_2_reg_2134_reg_i_11_n_0}));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_10
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[14]),
        .O(mul_ln53_2_reg_2134_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_11
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[13]),
        .O(mul_ln53_2_reg_2134_reg_i_11_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_12
       (.I0(Q[12]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(mul_ln53_2_reg_2134_reg_i_12_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_13
       (.I0(Q[11]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(mul_ln53_2_reg_2134_reg_i_13_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_14
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(mul_ln53_2_reg_2134_reg_i_14_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_15
       (.I0(Q[9]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(mul_ln53_2_reg_2134_reg_i_15_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_16
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[12]),
        .O(mul_ln53_2_reg_2134_reg_i_16_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_17
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[11]),
        .O(mul_ln53_2_reg_2134_reg_i_17_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_18
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[10]),
        .O(mul_ln53_2_reg_2134_reg_i_18_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_19
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[9]),
        .O(mul_ln53_2_reg_2134_reg_i_19_n_0));
  CARRY4 mul_ln53_2_reg_2134_reg_i_2
       (.CI(mul_ln53_2_reg_2134_reg_i_3_n_0),
        .CO({mul_ln53_2_reg_2134_reg_i_2_n_0,mul_ln53_2_reg_2134_reg_i_2_n_1,mul_ln53_2_reg_2134_reg_i_2_n_2,mul_ln53_2_reg_2134_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({mul_ln53_2_reg_2134_reg_i_12_n_0,mul_ln53_2_reg_2134_reg_i_13_n_0,mul_ln53_2_reg_2134_reg_i_14_n_0,mul_ln53_2_reg_2134_reg_i_15_n_0}),
        .O(\t_fu_222_reg[15] [11:8]),
        .S({mul_ln53_2_reg_2134_reg_i_16_n_0,mul_ln53_2_reg_2134_reg_i_17_n_0,mul_ln53_2_reg_2134_reg_i_18_n_0,mul_ln53_2_reg_2134_reg_i_19_n_0}));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_20
       (.I0(Q[8]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_2_reg_2134_reg_i_20_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_21
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_2_reg_2134_reg_i_21_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_22
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_2_reg_2134_reg_i_22_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_23
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_2_reg_2134_reg_i_23_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_24
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[8]),
        .O(mul_ln53_2_reg_2134_reg_i_24_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_25
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[7]),
        .O(mul_ln53_2_reg_2134_reg_i_25_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_26
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[6]),
        .O(mul_ln53_2_reg_2134_reg_i_26_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_27
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[5]),
        .O(mul_ln53_2_reg_2134_reg_i_27_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_28
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_2_reg_2134_reg_i_28_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_29
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_2_reg_2134_reg_i_29_n_0));
  CARRY4 mul_ln53_2_reg_2134_reg_i_3
       (.CI(mul_ln53_2_reg_2134_reg_i_4_n_0),
        .CO({mul_ln53_2_reg_2134_reg_i_3_n_0,mul_ln53_2_reg_2134_reg_i_3_n_1,mul_ln53_2_reg_2134_reg_i_3_n_2,mul_ln53_2_reg_2134_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({mul_ln53_2_reg_2134_reg_i_20_n_0,mul_ln53_2_reg_2134_reg_i_21_n_0,mul_ln53_2_reg_2134_reg_i_22_n_0,mul_ln53_2_reg_2134_reg_i_23_n_0}),
        .O(\t_fu_222_reg[15] [7:4]),
        .S({mul_ln53_2_reg_2134_reg_i_24_n_0,mul_ln53_2_reg_2134_reg_i_25_n_0,mul_ln53_2_reg_2134_reg_i_26_n_0,mul_ln53_2_reg_2134_reg_i_27_n_0}));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_30
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_2_reg_2134_reg_i_30_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_31
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[4]),
        .O(mul_ln53_2_reg_2134_reg_i_31_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_32
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[3]),
        .O(mul_ln53_2_reg_2134_reg_i_32_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_33
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[2]),
        .O(mul_ln53_2_reg_2134_reg_i_33_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_34
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_2_reg_2134_reg_i_34_n_0));
  CARRY4 mul_ln53_2_reg_2134_reg_i_4
       (.CI(1'b0),
        .CO({mul_ln53_2_reg_2134_reg_i_4_n_0,mul_ln53_2_reg_2134_reg_i_4_n_1,mul_ln53_2_reg_2134_reg_i_4_n_2,mul_ln53_2_reg_2134_reg_i_4_n_3}),
        .CYINIT(DI[0]),
        .DI({mul_ln53_2_reg_2134_reg_i_28_n_0,mul_ln53_2_reg_2134_reg_i_29_n_0,mul_ln53_2_reg_2134_reg_i_30_n_0,1'b0}),
        .O({\t_fu_222_reg[15] [3:1],NLW_mul_ln53_2_reg_2134_reg_i_4_O_UNCONNECTED[0]}),
        .S({mul_ln53_2_reg_2134_reg_i_31_n_0,mul_ln53_2_reg_2134_reg_i_32_n_0,mul_ln53_2_reg_2134_reg_i_33_n_0,mul_ln53_2_reg_2134_reg_i_34_n_0}));
  LUT5 #(
    .INIT(32'h15552AAA)) 
    mul_ln53_2_reg_2134_reg_i_5
       (.I0(Q[0]),
        .I1(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I4(Q[1]),
        .O(\t_fu_222_reg[15] [0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_6
       (.I0(Q[15]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(mul_ln53_2_reg_2134_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_7
       (.I0(Q[14]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(mul_ln53_2_reg_2134_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_2_reg_2134_reg_i_8
       (.I0(Q[13]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(mul_ln53_2_reg_2134_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_2_reg_2134_reg_i_9
       (.I0(\t_2_reg_2014_reg[4] ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[15]),
        .O(mul_ln53_2_reg_2134_reg_i_9_n_0));
  CARRY4 mul_ln53_reg_2124_reg_i_1
       (.CI(mul_ln53_reg_2124_reg_i_2_n_0),
        .CO({NLW_mul_ln53_reg_2124_reg_i_1_CO_UNCONNECTED[3],mul_ln53_reg_2124_reg_i_1_n_1,mul_ln53_reg_2124_reg_i_1_n_2,mul_ln53_reg_2124_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln53_reg_2124_reg_i_5_n_0,mul_ln53_reg_2124_reg_i_6_n_0,mul_ln53_reg_2124_reg_i_7_n_0}),
        .O(A[15:12]),
        .S({1'b1,mul_ln53_reg_2124_reg_i_8_n_0,mul_ln53_reg_2124_reg_i_9_n_0,mul_ln53_reg_2124_reg_i_10_n_0}));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_10
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[13]),
        .O(mul_ln53_reg_2124_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_11
       (.I0(Q[12]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_11_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_12
       (.I0(Q[11]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_12_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_13
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_13_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_14
       (.I0(Q[9]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_14_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_15
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[12]),
        .O(mul_ln53_reg_2124_reg_i_15_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_16
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[11]),
        .O(mul_ln53_reg_2124_reg_i_16_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_17
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[10]),
        .O(mul_ln53_reg_2124_reg_i_17_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_18
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[9]),
        .O(mul_ln53_reg_2124_reg_i_18_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_19
       (.I0(Q[8]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_19_n_0));
  CARRY4 mul_ln53_reg_2124_reg_i_2
       (.CI(mul_ln53_reg_2124_reg_i_3_n_0),
        .CO({mul_ln53_reg_2124_reg_i_2_n_0,mul_ln53_reg_2124_reg_i_2_n_1,mul_ln53_reg_2124_reg_i_2_n_2,mul_ln53_reg_2124_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({mul_ln53_reg_2124_reg_i_11_n_0,mul_ln53_reg_2124_reg_i_12_n_0,mul_ln53_reg_2124_reg_i_13_n_0,mul_ln53_reg_2124_reg_i_14_n_0}),
        .O(A[11:8]),
        .S({mul_ln53_reg_2124_reg_i_15_n_0,mul_ln53_reg_2124_reg_i_16_n_0,mul_ln53_reg_2124_reg_i_17_n_0,mul_ln53_reg_2124_reg_i_18_n_0}));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_20
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_20_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_21
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_21_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_22
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_22_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_23
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[8]),
        .O(mul_ln53_reg_2124_reg_i_23_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_24
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[7]),
        .O(mul_ln53_reg_2124_reg_i_24_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_25
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[6]),
        .O(mul_ln53_reg_2124_reg_i_25_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_26
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[5]),
        .O(mul_ln53_reg_2124_reg_i_26_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_27
       (.I0(Q[4]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_27_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_28
       (.I0(Q[3]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_28_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_29
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_29_n_0));
  CARRY4 mul_ln53_reg_2124_reg_i_3
       (.CI(mul_ln53_reg_2124_reg_i_4_n_0),
        .CO({mul_ln53_reg_2124_reg_i_3_n_0,mul_ln53_reg_2124_reg_i_3_n_1,mul_ln53_reg_2124_reg_i_3_n_2,mul_ln53_reg_2124_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({mul_ln53_reg_2124_reg_i_19_n_0,mul_ln53_reg_2124_reg_i_20_n_0,mul_ln53_reg_2124_reg_i_21_n_0,mul_ln53_reg_2124_reg_i_22_n_0}),
        .O(A[7:4]),
        .S({mul_ln53_reg_2124_reg_i_23_n_0,mul_ln53_reg_2124_reg_i_24_n_0,mul_ln53_reg_2124_reg_i_25_n_0,mul_ln53_reg_2124_reg_i_26_n_0}));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_30
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_30_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_31
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[4]),
        .O(mul_ln53_reg_2124_reg_i_31_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_32
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(\t_2_reg_2014_reg[3] ),
        .I3(Q[3]),
        .O(mul_ln53_reg_2124_reg_i_32_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_33
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[2]),
        .O(mul_ln53_reg_2124_reg_i_33_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_34
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[1]),
        .O(mul_ln53_reg_2124_reg_i_34_n_0));
  CARRY4 mul_ln53_reg_2124_reg_i_4
       (.CI(1'b0),
        .CO({mul_ln53_reg_2124_reg_i_4_n_0,mul_ln53_reg_2124_reg_i_4_n_1,mul_ln53_reg_2124_reg_i_4_n_2,mul_ln53_reg_2124_reg_i_4_n_3}),
        .CYINIT(DI[0]),
        .DI({mul_ln53_reg_2124_reg_i_27_n_0,mul_ln53_reg_2124_reg_i_28_n_0,mul_ln53_reg_2124_reg_i_29_n_0,mul_ln53_reg_2124_reg_i_30_n_0}),
        .O(A[3:0]),
        .S({mul_ln53_reg_2124_reg_i_31_n_0,mul_ln53_reg_2124_reg_i_32_n_0,mul_ln53_reg_2124_reg_i_33_n_0,mul_ln53_reg_2124_reg_i_34_n_0}));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_5
       (.I0(Q[15]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_6
       (.I0(Q[14]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    mul_ln53_reg_2124_reg_i_7
       (.I0(Q[13]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(mul_ln53_reg_2124_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_8
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[15]),
        .O(mul_ln53_reg_2124_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    mul_ln53_reg_2124_reg_i_9
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[14]),
        .O(mul_ln53_reg_2124_reg_i_9_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    \phi_mul_fu_218[0]_i_1 
       (.I0(grp_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3_fu_260_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(phi_mul_fu_2181),
        .O(phi_mul_fu_2180));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(DI[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[10]_i_1 
       (.I0(Q[10]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\t_fu_222_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[11]_i_1 
       (.I0(Q[11]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\t_fu_222_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[12]_i_1 
       (.I0(Q[12]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\t_fu_222_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[13]_i_1 
       (.I0(Q[13]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\t_fu_222_reg[15]_0 [11]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[14]_i_1 
       (.I0(Q[14]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\t_fu_222_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[15]_i_1 
       (.I0(Q[15]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\t_fu_222_reg[15]_0 [13]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[1]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(DI[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[2]_i_1 
       (.I0(Q[2]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[3]_i_1 
       (.I0(Q[3]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[4]_i_1 
       (.I0(Q[4]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\t_fu_222_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[5]_i_1 
       (.I0(Q[5]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\t_fu_222_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[6]_i_1 
       (.I0(Q[6]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\t_fu_222_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[7]_i_1 
       (.I0(Q[7]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\t_fu_222_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[8]_i_1 
       (.I0(Q[8]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\t_fu_222_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_2_reg_2014[9]_i_1 
       (.I0(Q[9]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\t_2_reg_2014_reg[4] ),
        .O(\t_fu_222_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'h80FF)) 
    \t_fu_222[0]_i_1 
       (.I0(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_rep_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(Q[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[12]_i_2 
       (.I0(Q[12]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[12]_i_3 
       (.I0(Q[11]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[12]_i_4 
       (.I0(Q[10]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[12]_i_5 
       (.I0(Q[9]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5700000000000000)) 
    \t_fu_222[15]_i_1 
       (.I0(\t_fu_222_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I4(ap_loop_init_int_reg_rep_n_0),
        .I5(phi_mul_fu_2181),
        .O(SR));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[15]_i_4 
       (.I0(Q[15]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[15]_i_5 
       (.I0(Q[14]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[15]_i_6 
       (.I0(Q[13]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[4]_i_2 
       (.I0(Q[4]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[4]_i_3 
       (.I0(Q[3]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[4]_i_4 
       (.I0(Q[2]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[4]_i_5 
       (.I0(Q[1]),
        .I1(\t_2_reg_2014_reg[3] ),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[8]_i_2 
       (.I0(Q[8]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[8]_i_3 
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[8]_i_4 
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \t_fu_222[8]_i_5 
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter0_reg_reg_0),
        .I2(ap_loop_init_int_reg_rep_n_0),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .O(\t_fu_222[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_222_reg[12]_i_1 
       (.CI(\t_fu_222_reg[8]_i_1_n_0 ),
        .CO({\t_fu_222_reg[12]_i_1_n_0 ,\t_fu_222_reg[12]_i_1_n_1 ,\t_fu_222_reg[12]_i_1_n_2 ,\t_fu_222_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S({\t_fu_222[12]_i_2_n_0 ,\t_fu_222[12]_i_3_n_0 ,\t_fu_222[12]_i_4_n_0 ,\t_fu_222[12]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_222_reg[15]_i_3 
       (.CI(\t_fu_222_reg[12]_i_1_n_0 ),
        .CO({\NLW_t_fu_222_reg[15]_i_3_CO_UNCONNECTED [3:2],\t_fu_222_reg[15]_i_3_n_2 ,\t_fu_222_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_fu_222_reg[15]_i_3_O_UNCONNECTED [3],D[15:13]}),
        .S({1'b0,\t_fu_222[15]_i_4_n_0 ,\t_fu_222[15]_i_5_n_0 ,\t_fu_222[15]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_222_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\t_fu_222_reg[4]_i_1_n_0 ,\t_fu_222_reg[4]_i_1_n_1 ,\t_fu_222_reg[4]_i_1_n_2 ,\t_fu_222_reg[4]_i_1_n_3 }),
        .CYINIT(DI[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S({\t_fu_222[4]_i_2_n_0 ,\t_fu_222[4]_i_3_n_0 ,\t_fu_222[4]_i_4_n_0 ,\t_fu_222[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_222_reg[8]_i_1 
       (.CI(\t_fu_222_reg[4]_i_1_n_0 ),
        .CO({\t_fu_222_reg[8]_i_1_n_0 ,\t_fu_222_reg[8]_i_1_n_1 ,\t_fu_222_reg[8]_i_1_n_2 ,\t_fu_222_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S({\t_fu_222[8]_i_2_n_0 ,\t_fu_222[8]_i_3_n_0 ,\t_fu_222[8]_i_4_n_0 ,\t_fu_222[8]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'h0002000000020002)) 
    \trunc_ln25_1_reg_2145[29]_i_1 
       (.I0(\shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0] ),
        .I1(dout_vld_reg_0),
        .I2(\trunc_ln25_1_reg_2145[29]_i_4_n_0 ),
        .I3(full_n_reg_1),
        .I4(\shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0]_0 ),
        .I5(\trunc_ln25_1_reg_2145[29]_i_7_n_0 ),
        .O(ap_done_reg2));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \trunc_ln25_1_reg_2145[29]_i_3 
       (.I0(aw_RVALID),
        .I1(\shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0]_1 ),
        .I2(and_ln17_reg_2030_pp0_iter2_reg),
        .I3(icmp_ln143_reg_2022_pp0_iter2_reg),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h4000404040000000)) 
    \trunc_ln25_1_reg_2145[29]_i_4 
       (.I0(aw_ARREADY),
        .I1(and_ln17_reg_2030),
        .I2(icmp_ln143_reg_2022),
        .I3(\and_ln20_1_reg_2051_reg[0]_0 ),
        .I4(\t_2_reg_2014_reg[3] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\trunc_ln25_1_reg_2145[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \trunc_ln25_1_reg_2145[29]_i_5 
       (.I0(bi_ARREADY),
        .I1(icmp_ln50_3_reg_2098_pp0_iter1_reg),
        .I2(and_ln53_2_reg_2107_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln143_reg_2022_pp0_iter1_reg),
        .O(full_n_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln25_1_reg_2145[29]_i_7 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(bi_RVALID),
        .O(\trunc_ln25_1_reg_2145[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00002A2A002A2A2A)) 
    \trunc_ln25_2_reg_2186[29]_i_1 
       (.I0(\shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0] ),
        .I1(\trunc_ln25_2_reg_2186[29]_i_3_n_0 ),
        .I2(dout_vld_reg),
        .I3(full_n_reg),
        .I4(ap_enable_reg_pp0_iter0_reg_reg),
        .I5(full_n_reg_0),
        .O(ap_enable_reg_pp0_iter10));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln25_2_reg_2186[29]_i_3 
       (.I0(\shell_top_sa_pe_bw_1_1_load_reg_2294_reg[0]_1 ),
        .I1(icmp_ln143_reg_2022_pp0_iter2_reg),
        .O(\trunc_ln25_2_reg_2186[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    \trunc_ln25_2_reg_2186[29]_i_4 
       (.I0(aw_RVALID),
        .I1(icmp_ln17_1_reg_2039_pp0_iter2_reg),
        .I2(and_ln53_reg_2081_pp0_iter2_reg),
        .I3(bi_RVALID),
        .I4(icmp_ln50_reg_2068_pp0_iter2_reg),
        .I5(icmp_ln24_reg_2026_pp0_iter2_reg),
        .O(dout_vld_reg));
  LUT3 #(
    .INIT(8'h10)) 
    \trunc_ln25_2_reg_2186[29]_i_5 
       (.I0(bi_ARREADY),
        .I1(\shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0]_1 ),
        .I2(icmp_ln24_reg_2026),
        .O(full_n_reg));
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln25_2_reg_2186[29]_i_6 
       (.I0(aw_ARREADY),
        .I1(and_ln53_reg_2081),
        .I2(\shell_top_sa_pe_bw_1_0_load_reg_2383_reg[0]_0 ),
        .O(full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1
   (grp_fu_511_ce,
    phi_mul_fu_2181,
    mul_ln50_reg_21160,
    \icmp_ln50_2_reg_2085_pp0_iter1_reg_reg[0] ,
    \icmp_ln143_reg_2022_pp0_iter1_reg_reg[0] ,
    dout_vld_reg,
    \icmp_ln143_reg_2022_pp0_iter3_reg_reg[0] ,
    \icmp_ln143_reg_2022_pp0_iter3_reg_reg[0]_0 ,
    \icmp_ln17_2_reg_2047_pp0_iter2_reg_reg[0] ,
    \icmp_ln50_1_reg_2072_reg[0] ,
    \icmp_ln17_2_reg_2047_reg[0] ,
    D,
    ap_clk,
    ap_enable_reg_pp0_iter10,
    ap_done_reg2,
    mul_ln53_2_reg_2134_reg,
    icmp_ln17_3_reg_2055_pp0_iter1_reg,
    aw_ARREADY,
    bi_RVALID,
    mul_ln53_2_reg_2134_reg_0,
    aw_RVALID,
    icmp_ln143_reg_2022_pp0_iter3_reg,
    and_ln53_2_reg_2107_pp0_iter3_reg,
    icmp_ln17_3_reg_2055_pp0_iter3_reg,
    icmp_ln50_2_reg_2085_pp0_iter1_reg,
    and_ln53_1_reg_2094_pp0_iter1_reg,
    bi_ARREADY,
    icmp_ln143_reg_2022_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1,
    and_ln53_2_reg_2107_pp0_iter1_reg,
    mul_ln53_2_reg_2134_reg_1,
    icmp_ln143_reg_2022_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    icmp_ln17_2_reg_2047_pp0_iter2_reg,
    and_ln53_1_reg_2094_pp0_iter2_reg,
    icmp_ln50_1_reg_2072_pp0_iter2_reg,
    and_ln53_reg_2081_pp0_iter2_reg,
    mul_ln53_2_reg_2134_reg_2,
    and_ln53_reg_2081,
    icmp_ln143_reg_2022,
    icmp_ln17_2_reg_2047,
    and_ln53_1_reg_2094,
    and_ln53_1_reg_2094_pp0_iter3_reg,
    icmp_ln50_2_reg_2085_pp0_iter3_reg,
    ap_enable_reg_pp0_iter2,
    tmp_product__0_0,
    Q,
    buff0_reg_0,
    tmp_product__0_1,
    buff0_reg_1,
    buff0_reg_2,
    tmp_product_0,
    tmp_product_1,
    tmp_product_2,
    buff0_reg_3,
    buff0_reg_4,
    tmp_product_3,
    tmp_product_4);
  output grp_fu_511_ce;
  output phi_mul_fu_2181;
  output mul_ln50_reg_21160;
  output \icmp_ln50_2_reg_2085_pp0_iter1_reg_reg[0] ;
  output \icmp_ln143_reg_2022_pp0_iter1_reg_reg[0] ;
  output dout_vld_reg;
  output \icmp_ln143_reg_2022_pp0_iter3_reg_reg[0] ;
  output \icmp_ln143_reg_2022_pp0_iter3_reg_reg[0]_0 ;
  output \icmp_ln17_2_reg_2047_pp0_iter2_reg_reg[0] ;
  output \icmp_ln50_1_reg_2072_reg[0] ;
  output \icmp_ln17_2_reg_2047_reg[0] ;
  output [31:0]D;
  input ap_clk;
  input ap_enable_reg_pp0_iter10;
  input ap_done_reg2;
  input mul_ln53_2_reg_2134_reg;
  input icmp_ln17_3_reg_2055_pp0_iter1_reg;
  input aw_ARREADY;
  input bi_RVALID;
  input mul_ln53_2_reg_2134_reg_0;
  input aw_RVALID;
  input icmp_ln143_reg_2022_pp0_iter3_reg;
  input and_ln53_2_reg_2107_pp0_iter3_reg;
  input icmp_ln17_3_reg_2055_pp0_iter3_reg;
  input icmp_ln50_2_reg_2085_pp0_iter1_reg;
  input and_ln53_1_reg_2094_pp0_iter1_reg;
  input bi_ARREADY;
  input icmp_ln143_reg_2022_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1;
  input and_ln53_2_reg_2107_pp0_iter1_reg;
  input mul_ln53_2_reg_2134_reg_1;
  input icmp_ln143_reg_2022_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln17_2_reg_2047_pp0_iter2_reg;
  input and_ln53_1_reg_2094_pp0_iter2_reg;
  input icmp_ln50_1_reg_2072_pp0_iter2_reg;
  input and_ln53_reg_2081_pp0_iter2_reg;
  input mul_ln53_2_reg_2134_reg_2;
  input and_ln53_reg_2081;
  input icmp_ln143_reg_2022;
  input icmp_ln17_2_reg_2047;
  input and_ln53_1_reg_2094;
  input and_ln53_1_reg_2094_pp0_iter3_reg;
  input icmp_ln50_2_reg_2085_pp0_iter3_reg;
  input ap_enable_reg_pp0_iter2;
  input tmp_product__0_0;
  input [31:0]Q;
  input [31:0]buff0_reg_0;
  input tmp_product__0_1;
  input buff0_reg_1;
  input [1:0]buff0_reg_2;
  input [31:0]tmp_product_0;
  input [31:0]tmp_product_1;
  input tmp_product_2;
  input [31:0]buff0_reg_3;
  input [31:0]buff0_reg_4;
  input [31:0]tmp_product_3;
  input [31:0]tmp_product_4;

  wire [31:0]D;
  wire [31:0]Q;
  wire and_ln53_1_reg_2094;
  wire and_ln53_1_reg_2094_pp0_iter1_reg;
  wire and_ln53_1_reg_2094_pp0_iter2_reg;
  wire and_ln53_1_reg_2094_pp0_iter3_reg;
  wire and_ln53_2_reg_2107_pp0_iter1_reg;
  wire and_ln53_2_reg_2107_pp0_iter3_reg;
  wire and_ln53_reg_2081;
  wire and_ln53_reg_2081_pp0_iter2_reg;
  wire ap_clk;
  wire ap_done_reg2;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire aw_ARREADY;
  wire aw_RVALID;
  wire bi_ARREADY;
  wire bi_RVALID;
  wire \buff0_reg[16]__0_n_0 ;
  wire [31:0]buff0_reg_0;
  wire buff0_reg_1;
  wire [1:0]buff0_reg_2;
  wire [31:0]buff0_reg_3;
  wire [31:0]buff0_reg_4;
  wire buff0_reg_i_16_n_0;
  wire buff0_reg_i_17_n_0;
  wire buff0_reg_i_18_n_0;
  wire buff0_reg_i_19_n_0;
  wire buff0_reg_i_20_n_0;
  wire buff0_reg_i_21_n_0;
  wire buff0_reg_i_22_n_0;
  wire buff0_reg_i_23_n_0;
  wire buff0_reg_i_24_n_0;
  wire buff0_reg_i_25_n_0;
  wire buff0_reg_i_26_n_0;
  wire buff0_reg_i_27_n_0;
  wire buff0_reg_i_28_n_0;
  wire buff0_reg_i_29_n_0;
  wire buff0_reg_i_30_n_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire dout_vld_reg;
  wire grp_fu_511_ce;
  wire [31:0]grp_fu_511_p0;
  wire [31:0]grp_fu_511_p1;
  wire icmp_ln143_reg_2022;
  wire icmp_ln143_reg_2022_pp0_iter1_reg;
  wire \icmp_ln143_reg_2022_pp0_iter1_reg_reg[0] ;
  wire icmp_ln143_reg_2022_pp0_iter2_reg;
  wire icmp_ln143_reg_2022_pp0_iter3_reg;
  wire \icmp_ln143_reg_2022_pp0_iter3_reg_reg[0] ;
  wire \icmp_ln143_reg_2022_pp0_iter3_reg_reg[0]_0 ;
  wire icmp_ln17_2_reg_2047;
  wire icmp_ln17_2_reg_2047_pp0_iter2_reg;
  wire \icmp_ln17_2_reg_2047_pp0_iter2_reg_reg[0] ;
  wire \icmp_ln17_2_reg_2047_reg[0] ;
  wire icmp_ln17_3_reg_2055_pp0_iter1_reg;
  wire icmp_ln17_3_reg_2055_pp0_iter3_reg;
  wire icmp_ln50_1_reg_2072_pp0_iter2_reg;
  wire \icmp_ln50_1_reg_2072_reg[0] ;
  wire icmp_ln50_2_reg_2085_pp0_iter1_reg;
  wire \icmp_ln50_2_reg_2085_pp0_iter1_reg_reg[0] ;
  wire icmp_ln50_2_reg_2085_pp0_iter3_reg;
  wire mul_ln50_reg_21160;
  wire mul_ln53_2_reg_2134_reg;
  wire mul_ln53_2_reg_2134_reg_0;
  wire mul_ln53_2_reg_2134_reg_1;
  wire mul_ln53_2_reg_2134_reg_2;
  wire phi_mul_fu_2181;
  wire \reg_539[19]_i_2_n_0 ;
  wire \reg_539[19]_i_3_n_0 ;
  wire \reg_539[19]_i_4_n_0 ;
  wire \reg_539[23]_i_2_n_0 ;
  wire \reg_539[23]_i_3_n_0 ;
  wire \reg_539[23]_i_4_n_0 ;
  wire \reg_539[23]_i_5_n_0 ;
  wire \reg_539[27]_i_2_n_0 ;
  wire \reg_539[27]_i_3_n_0 ;
  wire \reg_539[27]_i_4_n_0 ;
  wire \reg_539[27]_i_5_n_0 ;
  wire \reg_539[31]_i_4_n_0 ;
  wire \reg_539[31]_i_5_n_0 ;
  wire \reg_539[31]_i_6_n_0 ;
  wire \reg_539[31]_i_7_n_0 ;
  wire \reg_539_reg[19]_i_1_n_0 ;
  wire \reg_539_reg[19]_i_1_n_1 ;
  wire \reg_539_reg[19]_i_1_n_2 ;
  wire \reg_539_reg[19]_i_1_n_3 ;
  wire \reg_539_reg[23]_i_1_n_0 ;
  wire \reg_539_reg[23]_i_1_n_1 ;
  wire \reg_539_reg[23]_i_1_n_2 ;
  wire \reg_539_reg[23]_i_1_n_3 ;
  wire \reg_539_reg[27]_i_1_n_0 ;
  wire \reg_539_reg[27]_i_1_n_1 ;
  wire \reg_539_reg[27]_i_1_n_2 ;
  wire \reg_539_reg[27]_i_1_n_3 ;
  wire \reg_539_reg[31]_i_2_n_1 ;
  wire \reg_539_reg[31]_i_2_n_2 ;
  wire \reg_539_reg[31]_i_2_n_3 ;
  wire [31:0]tmp_product_0;
  wire [31:0]tmp_product_1;
  wire tmp_product_2;
  wire [31:0]tmp_product_3;
  wire [31:0]tmp_product_4;
  wire tmp_product__0_0;
  wire tmp_product__0_1;
  wire tmp_product__0_i_18_n_0;
  wire tmp_product__0_i_19_n_0;
  wire tmp_product__0_i_20_n_0;
  wire tmp_product__0_i_21_n_0;
  wire tmp_product__0_i_22_n_0;
  wire tmp_product__0_i_23_n_0;
  wire tmp_product__0_i_24_n_0;
  wire tmp_product__0_i_25_n_0;
  wire tmp_product__0_i_26_n_0;
  wire tmp_product__0_i_27_n_0;
  wire tmp_product__0_i_28_n_0;
  wire tmp_product__0_i_29_n_0;
  wire tmp_product__0_i_30_n_0;
  wire tmp_product__0_i_31_n_0;
  wire tmp_product__0_i_32_n_0;
  wire tmp_product__0_i_33_n_0;
  wire tmp_product__0_i_34_n_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_33__0_n_0;
  wire tmp_product_i_34_n_0;
  wire tmp_product_i_35_n_0;
  wire tmp_product_i_36__0_n_0;
  wire tmp_product_i_37_n_0;
  wire tmp_product_i_38_n_0;
  wire tmp_product_i_39_n_0;
  wire tmp_product_i_40_n_0;
  wire tmp_product_i_41_n_0;
  wire tmp_product_i_42_n_0;
  wire tmp_product_i_43_n_0;
  wire tmp_product_i_44_n_0;
  wire tmp_product_i_45_n_0;
  wire tmp_product_i_46_n_0;
  wire tmp_product_i_47_n_0;
  wire tmp_product_i_48_n_0;
  wire tmp_product_i_49_n_0;
  wire tmp_product_i_50_n_0;
  wire tmp_product_i_51_n_0;
  wire tmp_product_i_52_n_0;
  wire tmp_product_i_53_n_0;
  wire tmp_product_i_54_n_0;
  wire tmp_product_i_55_n_0;
  wire tmp_product_i_56_n_0;
  wire tmp_product_i_57_n_0;
  wire tmp_product_i_58_n_0;
  wire tmp_product_i_59_n_0;
  wire tmp_product_i_60_n_0;
  wire tmp_product_i_61_n_0;
  wire tmp_product_i_62_n_0;
  wire tmp_product_i_63_n_0;
  wire tmp_product_i_64_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_539_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_511_p1[31],grp_fu_511_p1[31],grp_fu_511_p1[31],grp_fu_511_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_511_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_10__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[22]),
        .I4(buff0_reg_0[22]),
        .I5(buff0_reg_i_25_n_0),
        .O(grp_fu_511_p1[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_11__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[21]),
        .I4(buff0_reg_0[21]),
        .I5(buff0_reg_i_26_n_0),
        .O(grp_fu_511_p1[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_12__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[20]),
        .I4(buff0_reg_0[20]),
        .I5(buff0_reg_i_27_n_0),
        .O(grp_fu_511_p1[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_13__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[19]),
        .I4(buff0_reg_0[19]),
        .I5(buff0_reg_i_28_n_0),
        .O(grp_fu_511_p1[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_14__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[18]),
        .I4(buff0_reg_0[18]),
        .I5(buff0_reg_i_29_n_0),
        .O(grp_fu_511_p1[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_15__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[17]),
        .I4(buff0_reg_0[17]),
        .I5(buff0_reg_i_30_n_0),
        .O(grp_fu_511_p1[17]));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_16
       (.I0(buff0_reg_3[31]),
        .I1(buff0_reg_4[31]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_17
       (.I0(buff0_reg_3[30]),
        .I1(buff0_reg_4[30]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_18
       (.I0(buff0_reg_3[29]),
        .I1(buff0_reg_4[29]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_19
       (.I0(buff0_reg_3[28]),
        .I1(buff0_reg_4[28]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_1__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_2[1]),
        .I2(tmp_product__0_1),
        .I3(Q[31]),
        .I4(buff0_reg_0[31]),
        .I5(buff0_reg_i_16_n_0),
        .O(grp_fu_511_p1[31]));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_20
       (.I0(buff0_reg_3[27]),
        .I1(buff0_reg_4[27]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_21
       (.I0(buff0_reg_3[26]),
        .I1(buff0_reg_4[26]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_22
       (.I0(buff0_reg_3[25]),
        .I1(buff0_reg_4[25]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_23
       (.I0(buff0_reg_3[24]),
        .I1(buff0_reg_4[24]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_24
       (.I0(buff0_reg_3[23]),
        .I1(buff0_reg_4[23]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_25
       (.I0(buff0_reg_3[22]),
        .I1(buff0_reg_4[22]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_26
       (.I0(buff0_reg_3[21]),
        .I1(buff0_reg_4[21]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_27
       (.I0(buff0_reg_3[20]),
        .I1(buff0_reg_4[20]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_28
       (.I0(buff0_reg_3[19]),
        .I1(buff0_reg_4[19]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_29
       (.I0(buff0_reg_3[18]),
        .I1(buff0_reg_4[18]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_2__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[30]),
        .I4(buff0_reg_0[30]),
        .I5(buff0_reg_i_17_n_0),
        .O(grp_fu_511_p1[30]));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    buff0_reg_i_30
       (.I0(buff0_reg_3[17]),
        .I1(buff0_reg_4[17]),
        .I2(buff0_reg_1),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(buff0_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_3__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[29]),
        .I4(buff0_reg_0[29]),
        .I5(buff0_reg_i_18_n_0),
        .O(grp_fu_511_p1[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_4__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[28]),
        .I4(buff0_reg_0[28]),
        .I5(buff0_reg_i_19_n_0),
        .O(grp_fu_511_p1[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_5__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[27]),
        .I4(buff0_reg_0[27]),
        .I5(buff0_reg_i_20_n_0),
        .O(grp_fu_511_p1[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_6__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[26]),
        .I4(buff0_reg_0[26]),
        .I5(buff0_reg_i_21_n_0),
        .O(grp_fu_511_p1[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_7__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[25]),
        .I4(buff0_reg_0[25]),
        .I5(buff0_reg_i_22_n_0),
        .O(grp_fu_511_p1[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_8__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[24]),
        .I4(buff0_reg_0[24]),
        .I5(buff0_reg_i_23_n_0),
        .O(grp_fu_511_p1[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    buff0_reg_i_9__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(buff0_reg_1),
        .I2(tmp_product__0_1),
        .I3(Q[23]),
        .I4(buff0_reg_0[23]),
        .I5(buff0_reg_i_24_n_0),
        .O(grp_fu_511_p1[23]));
  LUT6 #(
    .INIT(64'h0000000000002AAA)) 
    \icmp_ln50_1_reg_2072_pp0_iter1_reg[0]_i_1 
       (.I0(mul_ln53_2_reg_2134_reg_1),
        .I1(icmp_ln143_reg_2022_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\icmp_ln17_2_reg_2047_pp0_iter2_reg_reg[0] ),
        .I4(\icmp_ln50_1_reg_2072_reg[0] ),
        .I5(\icmp_ln17_2_reg_2047_reg[0] ),
        .O(phi_mul_fu_2181));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    \icmp_ln50_1_reg_2072_pp0_iter1_reg[0]_i_2 
       (.I0(icmp_ln17_2_reg_2047_pp0_iter2_reg),
        .I1(and_ln53_1_reg_2094_pp0_iter2_reg),
        .I2(aw_RVALID),
        .I3(icmp_ln50_1_reg_2072_pp0_iter2_reg),
        .I4(and_ln53_reg_2081_pp0_iter2_reg),
        .I5(bi_RVALID),
        .O(\icmp_ln17_2_reg_2047_pp0_iter2_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \icmp_ln50_1_reg_2072_pp0_iter1_reg[0]_i_3 
       (.I0(mul_ln53_2_reg_2134_reg_2),
        .I1(and_ln53_reg_2081),
        .I2(bi_ARREADY),
        .I3(icmp_ln143_reg_2022),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln50_1_reg_2072_reg[0] ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \icmp_ln50_1_reg_2072_pp0_iter1_reg[0]_i_4 
       (.I0(icmp_ln17_2_reg_2047),
        .I1(and_ln53_1_reg_2094),
        .I2(aw_ARREADY),
        .I3(icmp_ln143_reg_2022),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln17_2_reg_2047_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \in_b_reg_436[31]_i_3 
       (.I0(icmp_ln143_reg_2022_pp0_iter3_reg),
        .I1(and_ln53_1_reg_2094_pp0_iter3_reg),
        .I2(icmp_ln50_2_reg_2085_pp0_iter3_reg),
        .O(\icmp_ln143_reg_2022_pp0_iter3_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    mem_reg_i_6__0
       (.I0(icmp_ln143_reg_2022_pp0_iter3_reg),
        .I1(and_ln53_2_reg_2107_pp0_iter3_reg),
        .I2(icmp_ln17_3_reg_2055_pp0_iter3_reg),
        .O(\icmp_ln143_reg_2022_pp0_iter3_reg_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_539[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_539[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_539[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_539[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_539[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_539[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_539[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_539[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_539[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_539[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_539[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[31]_i_4 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\reg_539[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[31]_i_5 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\reg_539[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[31]_i_6 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_539[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_539[31]_i_7 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_539[31]_i_7_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_539_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_539_reg[19]_i_1_n_0 ,\reg_539_reg[19]_i_1_n_1 ,\reg_539_reg[19]_i_1_n_2 ,\reg_539_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\reg_539[19]_i_2_n_0 ,\reg_539[19]_i_3_n_0 ,\reg_539[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_539_reg[23]_i_1 
       (.CI(\reg_539_reg[19]_i_1_n_0 ),
        .CO({\reg_539_reg[23]_i_1_n_0 ,\reg_539_reg[23]_i_1_n_1 ,\reg_539_reg[23]_i_1_n_2 ,\reg_539_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\reg_539[23]_i_2_n_0 ,\reg_539[23]_i_3_n_0 ,\reg_539[23]_i_4_n_0 ,\reg_539[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_539_reg[27]_i_1 
       (.CI(\reg_539_reg[23]_i_1_n_0 ),
        .CO({\reg_539_reg[27]_i_1_n_0 ,\reg_539_reg[27]_i_1_n_1 ,\reg_539_reg[27]_i_1_n_2 ,\reg_539_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\reg_539[27]_i_2_n_0 ,\reg_539[27]_i_3_n_0 ,\reg_539[27]_i_4_n_0 ,\reg_539[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_539_reg[31]_i_2 
       (.CI(\reg_539_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_539_reg[31]_i_2_CO_UNCONNECTED [3],\reg_539_reg[31]_i_2_n_1 ,\reg_539_reg[31]_i_2_n_2 ,\reg_539_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\reg_539[31]_i_4_n_0 ,\reg_539[31]_i_5_n_0 ,\reg_539[31]_i_6_n_0 ,\reg_539[31]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_511_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_511_p0[31],grp_fu_511_p0[31],grp_fu_511_p0[31],grp_fu_511_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_511_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_511_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_511_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_10__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[7]),
        .I4(tmp_product_1[7]),
        .I5(tmp_product__0_i_27_n_0),
        .O(grp_fu_511_p0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_11__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[6]),
        .I4(tmp_product_1[6]),
        .I5(tmp_product__0_i_28_n_0),
        .O(grp_fu_511_p0[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_12__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[5]),
        .I4(tmp_product_1[5]),
        .I5(tmp_product__0_i_29_n_0),
        .O(grp_fu_511_p0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_13__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[4]),
        .I4(tmp_product_1[4]),
        .I5(tmp_product__0_i_30_n_0),
        .O(grp_fu_511_p0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_14__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[3]),
        .I4(tmp_product_1[3]),
        .I5(tmp_product__0_i_31_n_0),
        .O(grp_fu_511_p0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_15__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[2]),
        .I4(tmp_product_1[2]),
        .I5(tmp_product__0_i_32_n_0),
        .O(grp_fu_511_p0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_16__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[1]),
        .I4(tmp_product_1[1]),
        .I5(tmp_product__0_i_33_n_0),
        .O(grp_fu_511_p0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_17__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[0]),
        .I4(tmp_product_1[0]),
        .I5(tmp_product__0_i_34_n_0),
        .O(grp_fu_511_p0[0]));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_18
       (.I0(tmp_product_3[16]),
        .I1(tmp_product_4[16]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_18_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_19
       (.I0(tmp_product_3[15]),
        .I1(tmp_product_4[15]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_1__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[16]),
        .I4(tmp_product_1[16]),
        .I5(tmp_product__0_i_18_n_0),
        .O(grp_fu_511_p0[16]));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_20
       (.I0(tmp_product_3[14]),
        .I1(tmp_product_4[14]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_20_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_21
       (.I0(tmp_product_3[13]),
        .I1(tmp_product_4[13]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_21_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_22
       (.I0(tmp_product_3[12]),
        .I1(tmp_product_4[12]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_22_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_23
       (.I0(tmp_product_3[11]),
        .I1(tmp_product_4[11]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_23_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_24
       (.I0(tmp_product_3[10]),
        .I1(tmp_product_4[10]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_24_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_25
       (.I0(tmp_product_3[9]),
        .I1(tmp_product_4[9]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_25_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_26
       (.I0(tmp_product_3[8]),
        .I1(tmp_product_4[8]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_26_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_27
       (.I0(tmp_product_3[7]),
        .I1(tmp_product_4[7]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_27_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_28
       (.I0(tmp_product_3[6]),
        .I1(tmp_product_4[6]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_28_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_29
       (.I0(tmp_product_3[5]),
        .I1(tmp_product_4[5]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_2__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[15]),
        .I4(tmp_product_1[15]),
        .I5(tmp_product__0_i_19_n_0),
        .O(grp_fu_511_p0[15]));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_30
       (.I0(tmp_product_3[4]),
        .I1(tmp_product_4[4]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_30_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_31
       (.I0(tmp_product_3[3]),
        .I1(tmp_product_4[3]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_31_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_32
       (.I0(tmp_product_3[2]),
        .I1(tmp_product_4[2]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_32_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_33
       (.I0(tmp_product_3[1]),
        .I1(tmp_product_4[1]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_33_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product__0_i_34
       (.I0(tmp_product_3[0]),
        .I1(tmp_product_4[0]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product__0_i_34_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_3__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[14]),
        .I4(tmp_product_1[14]),
        .I5(tmp_product__0_i_20_n_0),
        .O(grp_fu_511_p0[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_4__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[13]),
        .I4(tmp_product_1[13]),
        .I5(tmp_product__0_i_21_n_0),
        .O(grp_fu_511_p0[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_5__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[12]),
        .I4(tmp_product_1[12]),
        .I5(tmp_product__0_i_22_n_0),
        .O(grp_fu_511_p0[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_6__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[11]),
        .I4(tmp_product_1[11]),
        .I5(tmp_product__0_i_23_n_0),
        .O(grp_fu_511_p0[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_7__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[10]),
        .I4(tmp_product_1[10]),
        .I5(tmp_product__0_i_24_n_0),
        .O(grp_fu_511_p0[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_8__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[9]),
        .I4(tmp_product_1[9]),
        .I5(tmp_product__0_i_25_n_0),
        .O(grp_fu_511_p0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product__0_i_9__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[8]),
        .I4(tmp_product_1[8]),
        .I5(tmp_product__0_i_26_n_0),
        .O(grp_fu_511_p0[8]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_product_i_1
       (.I0(phi_mul_fu_2181),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_done_reg2),
        .I3(mul_ln50_reg_21160),
        .O(grp_fu_511_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_10__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[22]),
        .I4(tmp_product_1[22]),
        .I5(tmp_product_i_42_n_0),
        .O(grp_fu_511_p0[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_11__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[21]),
        .I4(tmp_product_1[21]),
        .I5(tmp_product_i_43_n_0),
        .O(grp_fu_511_p0[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_12__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[20]),
        .I4(tmp_product_1[20]),
        .I5(tmp_product_i_44_n_0),
        .O(grp_fu_511_p0[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_13__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[19]),
        .I4(tmp_product_1[19]),
        .I5(tmp_product_i_45_n_0),
        .O(grp_fu_511_p0[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_14__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[18]),
        .I4(tmp_product_1[18]),
        .I5(tmp_product_i_46_n_0),
        .O(grp_fu_511_p0[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_15__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[17]),
        .I4(tmp_product_1[17]),
        .I5(tmp_product_i_47_n_0),
        .O(grp_fu_511_p0[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_16__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(Q[16]),
        .I4(buff0_reg_0[16]),
        .I5(tmp_product_i_48_n_0),
        .O(grp_fu_511_p1[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_17__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(Q[15]),
        .I4(buff0_reg_0[15]),
        .I5(tmp_product_i_49_n_0),
        .O(grp_fu_511_p1[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_18__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(Q[14]),
        .I4(buff0_reg_0[14]),
        .I5(tmp_product_i_50_n_0),
        .O(grp_fu_511_p1[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_19__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(Q[13]),
        .I4(buff0_reg_0[13]),
        .I5(tmp_product_i_51_n_0),
        .O(grp_fu_511_p1[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_1__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product_2),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[31]),
        .I4(tmp_product_1[31]),
        .I5(tmp_product_i_33__0_n_0),
        .O(grp_fu_511_p0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_20__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(Q[12]),
        .I4(buff0_reg_0[12]),
        .I5(tmp_product_i_52_n_0),
        .O(grp_fu_511_p1[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_21__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(Q[11]),
        .I4(buff0_reg_0[11]),
        .I5(tmp_product_i_53_n_0),
        .O(grp_fu_511_p1[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_22__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(Q[10]),
        .I4(buff0_reg_0[10]),
        .I5(tmp_product_i_54_n_0),
        .O(grp_fu_511_p1[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_23__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(Q[9]),
        .I4(buff0_reg_0[9]),
        .I5(tmp_product_i_55_n_0),
        .O(grp_fu_511_p1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_24__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(Q[8]),
        .I4(buff0_reg_0[8]),
        .I5(tmp_product_i_56_n_0),
        .O(grp_fu_511_p1[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_25__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(Q[7]),
        .I4(buff0_reg_0[7]),
        .I5(tmp_product_i_57_n_0),
        .O(grp_fu_511_p1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_26__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(mul_ln53_2_reg_2134_reg),
        .I3(Q[6]),
        .I4(buff0_reg_0[6]),
        .I5(tmp_product_i_58_n_0),
        .O(grp_fu_511_p1[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_27__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(mul_ln53_2_reg_2134_reg),
        .I3(Q[5]),
        .I4(buff0_reg_0[5]),
        .I5(tmp_product_i_59_n_0),
        .O(grp_fu_511_p1[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_28__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(mul_ln53_2_reg_2134_reg),
        .I3(Q[4]),
        .I4(buff0_reg_0[4]),
        .I5(tmp_product_i_60_n_0),
        .O(grp_fu_511_p1[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_29__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(mul_ln53_2_reg_2134_reg),
        .I3(Q[3]),
        .I4(buff0_reg_0[3]),
        .I5(tmp_product_i_61_n_0),
        .O(grp_fu_511_p1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_2__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product_2),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[30]),
        .I4(tmp_product_1[30]),
        .I5(tmp_product_i_34_n_0),
        .O(grp_fu_511_p0[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_30__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(mul_ln53_2_reg_2134_reg),
        .I3(Q[2]),
        .I4(buff0_reg_0[2]),
        .I5(tmp_product_i_62_n_0),
        .O(grp_fu_511_p1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_31__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(mul_ln53_2_reg_2134_reg),
        .I3(Q[1]),
        .I4(buff0_reg_0[1]),
        .I5(tmp_product_i_63_n_0),
        .O(grp_fu_511_p1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_32__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(mul_ln53_2_reg_2134_reg),
        .I3(Q[0]),
        .I4(buff0_reg_0[0]),
        .I5(tmp_product_i_64_n_0),
        .O(grp_fu_511_p1[0]));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_33__0
       (.I0(tmp_product_3[31]),
        .I1(tmp_product_4[31]),
        .I2(tmp_product_2),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_33__0_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_34
       (.I0(tmp_product_3[30]),
        .I1(tmp_product_4[30]),
        .I2(tmp_product_2),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_34_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_35
       (.I0(tmp_product_3[29]),
        .I1(tmp_product_4[29]),
        .I2(tmp_product_2),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_35_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_36__0
       (.I0(tmp_product_3[28]),
        .I1(tmp_product_4[28]),
        .I2(tmp_product_2),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_36__0_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_37
       (.I0(tmp_product_3[27]),
        .I1(tmp_product_4[27]),
        .I2(tmp_product_2),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_37_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_38
       (.I0(tmp_product_3[26]),
        .I1(tmp_product_4[26]),
        .I2(tmp_product_2),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_38_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_39
       (.I0(tmp_product_3[25]),
        .I1(tmp_product_4[25]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_3__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product_2),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[29]),
        .I4(tmp_product_1[29]),
        .I5(tmp_product_i_35_n_0),
        .O(grp_fu_511_p0[29]));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_40
       (.I0(tmp_product_3[24]),
        .I1(tmp_product_4[24]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_40_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_41
       (.I0(tmp_product_3[23]),
        .I1(tmp_product_4[23]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_41_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_42
       (.I0(tmp_product_3[22]),
        .I1(tmp_product_4[22]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_42_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_43
       (.I0(tmp_product_3[21]),
        .I1(tmp_product_4[21]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_43_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_44
       (.I0(tmp_product_3[20]),
        .I1(tmp_product_4[20]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_44_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_45
       (.I0(tmp_product_3[19]),
        .I1(tmp_product_4[19]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_45_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_46
       (.I0(tmp_product_3[18]),
        .I1(tmp_product_4[18]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_46_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_47
       (.I0(tmp_product_3[17]),
        .I1(tmp_product_4[17]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_47_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_48
       (.I0(buff0_reg_3[16]),
        .I1(buff0_reg_4[16]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_48_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_49
       (.I0(buff0_reg_3[15]),
        .I1(buff0_reg_4[15]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_4__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product_2),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[28]),
        .I4(tmp_product_1[28]),
        .I5(tmp_product_i_36__0_n_0),
        .O(grp_fu_511_p0[28]));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_50
       (.I0(buff0_reg_3[14]),
        .I1(buff0_reg_4[14]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_50_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_51
       (.I0(buff0_reg_3[13]),
        .I1(buff0_reg_4[13]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_51_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_52
       (.I0(buff0_reg_3[12]),
        .I1(buff0_reg_4[12]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_52_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_53
       (.I0(buff0_reg_3[11]),
        .I1(buff0_reg_4[11]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_53_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_54
       (.I0(buff0_reg_3[10]),
        .I1(buff0_reg_4[10]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_54_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_55
       (.I0(buff0_reg_3[9]),
        .I1(buff0_reg_4[9]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_55_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_56
       (.I0(buff0_reg_3[8]),
        .I1(buff0_reg_4[8]),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_56_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_57
       (.I0(buff0_reg_3[7]),
        .I1(buff0_reg_4[7]),
        .I2(tmp_product__0_0),
        .I3(mul_ln53_2_reg_2134_reg),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_57_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_58
       (.I0(buff0_reg_3[6]),
        .I1(buff0_reg_4[6]),
        .I2(tmp_product__0_0),
        .I3(mul_ln53_2_reg_2134_reg),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_58_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_59
       (.I0(buff0_reg_3[5]),
        .I1(buff0_reg_4[5]),
        .I2(tmp_product__0_0),
        .I3(mul_ln53_2_reg_2134_reg),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_5__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product_2),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[27]),
        .I4(tmp_product_1[27]),
        .I5(tmp_product_i_37_n_0),
        .O(grp_fu_511_p0[27]));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_60
       (.I0(buff0_reg_3[4]),
        .I1(buff0_reg_4[4]),
        .I2(tmp_product__0_0),
        .I3(mul_ln53_2_reg_2134_reg),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_60_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_61
       (.I0(buff0_reg_3[3]),
        .I1(buff0_reg_4[3]),
        .I2(tmp_product__0_0),
        .I3(mul_ln53_2_reg_2134_reg),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_61_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_62
       (.I0(buff0_reg_3[2]),
        .I1(buff0_reg_4[2]),
        .I2(tmp_product__0_0),
        .I3(mul_ln53_2_reg_2134_reg),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_62_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_63
       (.I0(buff0_reg_3[1]),
        .I1(buff0_reg_4[1]),
        .I2(tmp_product__0_0),
        .I3(mul_ln53_2_reg_2134_reg),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_63_n_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    tmp_product_i_64
       (.I0(buff0_reg_3[0]),
        .I1(buff0_reg_4[0]),
        .I2(tmp_product__0_0),
        .I3(mul_ln53_2_reg_2134_reg),
        .I4(buff0_reg_2[0]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(tmp_product_i_64_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_6__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product_2),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[26]),
        .I4(tmp_product_1[26]),
        .I5(tmp_product_i_38_n_0),
        .O(grp_fu_511_p0[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_7__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product_2),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[25]),
        .I4(tmp_product_1[25]),
        .I5(tmp_product_i_39_n_0),
        .O(grp_fu_511_p0[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_8__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[24]),
        .I4(tmp_product_1[24]),
        .I5(tmp_product_i_40_n_0),
        .O(grp_fu_511_p0[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8882000)) 
    tmp_product_i_9__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_product__0_0),
        .I2(tmp_product__0_1),
        .I3(tmp_product_0[23]),
        .I4(tmp_product_1[23]),
        .I5(tmp_product_i_41_n_0),
        .O(grp_fu_511_p0[23]));
  LUT6 #(
    .INIT(64'h0000000022222202)) 
    \trunc_ln_reg_2111[29]_i_1 
       (.I0(mul_ln53_2_reg_2134_reg),
        .I1(\icmp_ln50_2_reg_2085_pp0_iter1_reg_reg[0] ),
        .I2(\icmp_ln143_reg_2022_pp0_iter1_reg_reg[0] ),
        .I3(icmp_ln17_3_reg_2055_pp0_iter1_reg),
        .I4(aw_ARREADY),
        .I5(dout_vld_reg),
        .O(mul_ln50_reg_21160));
  LUT5 #(
    .INIT(32'h08000000)) 
    \trunc_ln_reg_2111[29]_i_3 
       (.I0(icmp_ln50_2_reg_2085_pp0_iter1_reg),
        .I1(and_ln53_1_reg_2094_pp0_iter1_reg),
        .I2(bi_ARREADY),
        .I3(icmp_ln143_reg_2022_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln50_2_reg_2085_pp0_iter1_reg_reg[0] ));
  LUT3 #(
    .INIT(8'h80)) 
    \trunc_ln_reg_2111[29]_i_4 
       (.I0(icmp_ln143_reg_2022_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(and_ln53_2_reg_2107_pp0_iter1_reg),
        .O(\icmp_ln143_reg_2022_pp0_iter1_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h11001F00)) 
    \trunc_ln_reg_2111[29]_i_5 
       (.I0(\icmp_ln143_reg_2022_pp0_iter3_reg_reg[0] ),
        .I1(bi_RVALID),
        .I2(\icmp_ln143_reg_2022_pp0_iter3_reg_reg[0]_0 ),
        .I3(mul_ln53_2_reg_2134_reg_0),
        .I4(aw_RVALID),
        .O(dout_vld_reg));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_10
   (D,
    grp_fu_511_ce,
    ap_clk,
    tmp_product_0,
    Q,
    tmp_product_1,
    tmp_product_2,
    tmp_product_3,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2);
  output [31:0]D;
  input grp_fu_511_ce;
  input ap_clk;
  input tmp_product_0;
  input [31:0]Q;
  input [31:0]tmp_product_1;
  input tmp_product_2;
  input [31:0]tmp_product_3;
  input [31:0]buff0_reg_0;
  input [31:0]buff0_reg_1;
  input [31:0]buff0_reg_2;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire [31:0]buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire [31:0]buff0_reg_2;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_fu_511_ce;
  wire [31:0]grp_fu_515_p0;
  wire [31:0]grp_fu_515_p1;
  wire \reg_543[19]_i_2_n_0 ;
  wire \reg_543[19]_i_3_n_0 ;
  wire \reg_543[19]_i_4_n_0 ;
  wire \reg_543[23]_i_2_n_0 ;
  wire \reg_543[23]_i_3_n_0 ;
  wire \reg_543[23]_i_4_n_0 ;
  wire \reg_543[23]_i_5_n_0 ;
  wire \reg_543[27]_i_2_n_0 ;
  wire \reg_543[27]_i_3_n_0 ;
  wire \reg_543[27]_i_4_n_0 ;
  wire \reg_543[27]_i_5_n_0 ;
  wire \reg_543[31]_i_3_n_0 ;
  wire \reg_543[31]_i_4_n_0 ;
  wire \reg_543[31]_i_5_n_0 ;
  wire \reg_543[31]_i_6_n_0 ;
  wire \reg_543_reg[19]_i_1_n_0 ;
  wire \reg_543_reg[19]_i_1_n_1 ;
  wire \reg_543_reg[19]_i_1_n_2 ;
  wire \reg_543_reg[19]_i_1_n_3 ;
  wire \reg_543_reg[23]_i_1_n_0 ;
  wire \reg_543_reg[23]_i_1_n_1 ;
  wire \reg_543_reg[23]_i_1_n_2 ;
  wire \reg_543_reg[23]_i_1_n_3 ;
  wire \reg_543_reg[27]_i_1_n_0 ;
  wire \reg_543_reg[27]_i_1_n_1 ;
  wire \reg_543_reg[27]_i_1_n_2 ;
  wire \reg_543_reg[27]_i_1_n_3 ;
  wire \reg_543_reg[31]_i_2_n_1 ;
  wire \reg_543_reg[31]_i_2_n_2 ;
  wire \reg_543_reg[31]_i_2_n_3 ;
  wire tmp_product_0;
  wire [31:0]tmp_product_1;
  wire tmp_product_2;
  wire [31:0]tmp_product_3;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_543_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_515_p1[31],grp_fu_515_p1[31],grp_fu_515_p1[31],grp_fu_515_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_511_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_10__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[22]),
        .I2(buff0_reg_1[22]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[22]),
        .O(grp_fu_515_p1[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_11__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[21]),
        .I2(buff0_reg_1[21]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[21]),
        .O(grp_fu_515_p1[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_12__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[20]),
        .I2(buff0_reg_1[20]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[20]),
        .O(grp_fu_515_p1[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_13__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[19]),
        .I2(buff0_reg_1[19]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[19]),
        .O(grp_fu_515_p1[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_14__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[18]),
        .I2(buff0_reg_1[18]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[18]),
        .O(grp_fu_515_p1[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_15__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[17]),
        .I2(buff0_reg_1[17]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[17]),
        .O(grp_fu_515_p1[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_1__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[31]),
        .I2(buff0_reg_1[31]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[31]),
        .O(grp_fu_515_p1[31]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_2__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[30]),
        .I2(buff0_reg_1[30]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[30]),
        .O(grp_fu_515_p1[30]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_3__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[29]),
        .I2(buff0_reg_1[29]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[29]),
        .O(grp_fu_515_p1[29]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_4__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[28]),
        .I2(buff0_reg_1[28]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[28]),
        .O(grp_fu_515_p1[28]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_5__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[27]),
        .I2(buff0_reg_1[27]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[27]),
        .O(grp_fu_515_p1[27]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_6__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[26]),
        .I2(buff0_reg_1[26]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[26]),
        .O(grp_fu_515_p1[26]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_7__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[25]),
        .I2(buff0_reg_1[25]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[25]),
        .O(grp_fu_515_p1[25]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_8__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[24]),
        .I2(buff0_reg_1[24]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[24]),
        .O(grp_fu_515_p1[24]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    buff0_reg_i_9__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[23]),
        .I2(buff0_reg_1[23]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[23]),
        .O(grp_fu_515_p1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_543[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_543[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_543[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_543[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_543[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_543[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_543[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_543[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_543[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_543[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_543[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[31]_i_3 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\reg_543[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[31]_i_4 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\reg_543[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[31]_i_5 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_543[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_543[31]_i_6 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_543[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_543_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_543_reg[19]_i_1_n_0 ,\reg_543_reg[19]_i_1_n_1 ,\reg_543_reg[19]_i_1_n_2 ,\reg_543_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\reg_543[19]_i_2_n_0 ,\reg_543[19]_i_3_n_0 ,\reg_543[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_543_reg[23]_i_1 
       (.CI(\reg_543_reg[19]_i_1_n_0 ),
        .CO({\reg_543_reg[23]_i_1_n_0 ,\reg_543_reg[23]_i_1_n_1 ,\reg_543_reg[23]_i_1_n_2 ,\reg_543_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\reg_543[23]_i_2_n_0 ,\reg_543[23]_i_3_n_0 ,\reg_543[23]_i_4_n_0 ,\reg_543[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_543_reg[27]_i_1 
       (.CI(\reg_543_reg[23]_i_1_n_0 ),
        .CO({\reg_543_reg[27]_i_1_n_0 ,\reg_543_reg[27]_i_1_n_1 ,\reg_543_reg[27]_i_1_n_2 ,\reg_543_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\reg_543[27]_i_2_n_0 ,\reg_543[27]_i_3_n_0 ,\reg_543[27]_i_4_n_0 ,\reg_543[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_543_reg[31]_i_2 
       (.CI(\reg_543_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_543_reg[31]_i_2_CO_UNCONNECTED [3],\reg_543_reg[31]_i_2_n_1 ,\reg_543_reg[31]_i_2_n_2 ,\reg_543_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\reg_543[31]_i_3_n_0 ,\reg_543[31]_i_4_n_0 ,\reg_543[31]_i_5_n_0 ,\reg_543[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_515_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_515_p0[31],grp_fu_515_p0[31],grp_fu_515_p0[31],grp_fu_515_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_511_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_515_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_515_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_10__3
       (.I0(tmp_product_0),
        .I1(Q[7]),
        .I2(tmp_product_1[7]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[7]),
        .O(grp_fu_515_p0[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_11__3
       (.I0(tmp_product_0),
        .I1(Q[6]),
        .I2(tmp_product_1[6]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[6]),
        .O(grp_fu_515_p0[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_12__3
       (.I0(tmp_product_0),
        .I1(Q[5]),
        .I2(tmp_product_1[5]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[5]),
        .O(grp_fu_515_p0[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_13__3
       (.I0(tmp_product_0),
        .I1(Q[4]),
        .I2(tmp_product_1[4]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[4]),
        .O(grp_fu_515_p0[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_14__3
       (.I0(tmp_product_0),
        .I1(Q[3]),
        .I2(tmp_product_1[3]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[3]),
        .O(grp_fu_515_p0[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_15__3
       (.I0(tmp_product_0),
        .I1(Q[2]),
        .I2(tmp_product_1[2]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[2]),
        .O(grp_fu_515_p0[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_16__3
       (.I0(tmp_product_0),
        .I1(Q[1]),
        .I2(tmp_product_1[1]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[1]),
        .O(grp_fu_515_p0[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_17__3
       (.I0(tmp_product_0),
        .I1(Q[0]),
        .I2(tmp_product_1[0]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[0]),
        .O(grp_fu_515_p0[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_1__3
       (.I0(tmp_product_0),
        .I1(Q[16]),
        .I2(tmp_product_1[16]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[16]),
        .O(grp_fu_515_p0[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_2__3
       (.I0(tmp_product_0),
        .I1(Q[15]),
        .I2(tmp_product_1[15]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[15]),
        .O(grp_fu_515_p0[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_3__3
       (.I0(tmp_product_0),
        .I1(Q[14]),
        .I2(tmp_product_1[14]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[14]),
        .O(grp_fu_515_p0[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_4__3
       (.I0(tmp_product_0),
        .I1(Q[13]),
        .I2(tmp_product_1[13]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[13]),
        .O(grp_fu_515_p0[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_5__3
       (.I0(tmp_product_0),
        .I1(Q[12]),
        .I2(tmp_product_1[12]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[12]),
        .O(grp_fu_515_p0[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_6__3
       (.I0(tmp_product_0),
        .I1(Q[11]),
        .I2(tmp_product_1[11]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[11]),
        .O(grp_fu_515_p0[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_7__3
       (.I0(tmp_product_0),
        .I1(Q[10]),
        .I2(tmp_product_1[10]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[10]),
        .O(grp_fu_515_p0[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_8__3
       (.I0(tmp_product_0),
        .I1(Q[9]),
        .I2(tmp_product_1[9]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[9]),
        .O(grp_fu_515_p0[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product__0_i_9__3
       (.I0(tmp_product_0),
        .I1(Q[8]),
        .I2(tmp_product_1[8]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[8]),
        .O(grp_fu_515_p0[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_10__3
       (.I0(tmp_product_0),
        .I1(Q[22]),
        .I2(tmp_product_1[22]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[22]),
        .O(grp_fu_515_p0[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_11__3
       (.I0(tmp_product_0),
        .I1(Q[21]),
        .I2(tmp_product_1[21]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[21]),
        .O(grp_fu_515_p0[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_12__3
       (.I0(tmp_product_0),
        .I1(Q[20]),
        .I2(tmp_product_1[20]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[20]),
        .O(grp_fu_515_p0[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_13__3
       (.I0(tmp_product_0),
        .I1(Q[19]),
        .I2(tmp_product_1[19]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[19]),
        .O(grp_fu_515_p0[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_14__3
       (.I0(tmp_product_0),
        .I1(Q[18]),
        .I2(tmp_product_1[18]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[18]),
        .O(grp_fu_515_p0[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_15__3
       (.I0(tmp_product_0),
        .I1(Q[17]),
        .I2(tmp_product_1[17]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[17]),
        .O(grp_fu_515_p0[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_16__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[16]),
        .I2(buff0_reg_1[16]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[16]),
        .O(grp_fu_515_p1[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_17__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[15]),
        .I2(buff0_reg_1[15]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[15]),
        .O(grp_fu_515_p1[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_18__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[14]),
        .I2(buff0_reg_1[14]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[14]),
        .O(grp_fu_515_p1[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_19__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[13]),
        .I2(buff0_reg_1[13]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[13]),
        .O(grp_fu_515_p1[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_1__3
       (.I0(tmp_product_0),
        .I1(Q[31]),
        .I2(tmp_product_1[31]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[31]),
        .O(grp_fu_515_p0[31]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_20__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[12]),
        .I2(buff0_reg_1[12]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[12]),
        .O(grp_fu_515_p1[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_21__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[11]),
        .I2(buff0_reg_1[11]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[11]),
        .O(grp_fu_515_p1[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_22__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[10]),
        .I2(buff0_reg_1[10]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[10]),
        .O(grp_fu_515_p1[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_23__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[9]),
        .I2(buff0_reg_1[9]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[9]),
        .O(grp_fu_515_p1[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_24__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[8]),
        .I2(buff0_reg_1[8]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[8]),
        .O(grp_fu_515_p1[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_25__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[7]),
        .I2(buff0_reg_1[7]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[7]),
        .O(grp_fu_515_p1[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_26__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[6]),
        .I2(buff0_reg_1[6]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[6]),
        .O(grp_fu_515_p1[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_27__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[5]),
        .I2(buff0_reg_1[5]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[5]),
        .O(grp_fu_515_p1[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_28__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[4]),
        .I2(buff0_reg_1[4]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[4]),
        .O(grp_fu_515_p1[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_29__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[3]),
        .I2(buff0_reg_1[3]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[3]),
        .O(grp_fu_515_p1[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_2__3
       (.I0(tmp_product_0),
        .I1(Q[30]),
        .I2(tmp_product_1[30]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[30]),
        .O(grp_fu_515_p0[30]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_30__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[2]),
        .I2(buff0_reg_1[2]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[2]),
        .O(grp_fu_515_p1[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_31__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[1]),
        .I2(buff0_reg_1[1]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[1]),
        .O(grp_fu_515_p1[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_32__3
       (.I0(tmp_product_0),
        .I1(buff0_reg_0[0]),
        .I2(buff0_reg_1[0]),
        .I3(tmp_product_2),
        .I4(buff0_reg_2[0]),
        .O(grp_fu_515_p1[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_3__3
       (.I0(tmp_product_0),
        .I1(Q[29]),
        .I2(tmp_product_1[29]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[29]),
        .O(grp_fu_515_p0[29]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_4__3
       (.I0(tmp_product_0),
        .I1(Q[28]),
        .I2(tmp_product_1[28]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[28]),
        .O(grp_fu_515_p0[28]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_5__3
       (.I0(tmp_product_0),
        .I1(Q[27]),
        .I2(tmp_product_1[27]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[27]),
        .O(grp_fu_515_p0[27]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_6__3
       (.I0(tmp_product_0),
        .I1(Q[26]),
        .I2(tmp_product_1[26]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[26]),
        .O(grp_fu_515_p0[26]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_7__3
       (.I0(tmp_product_0),
        .I1(Q[25]),
        .I2(tmp_product_1[25]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[25]),
        .O(grp_fu_515_p0[25]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_8__3
       (.I0(tmp_product_0),
        .I1(Q[24]),
        .I2(tmp_product_1[24]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[24]),
        .O(grp_fu_515_p0[24]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    tmp_product_i_9__3
       (.I0(tmp_product_0),
        .I1(Q[23]),
        .I2(tmp_product_1[23]),
        .I3(tmp_product_2),
        .I4(tmp_product_3[23]),
        .O(grp_fu_515_p0[23]));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_11
   (D,
    grp_fu_511_ce,
    ap_clk,
    tmp_product__0_0,
    Q,
    buff0_reg_0,
    tmp_product__0_1,
    tmp_product__0_2,
    buff0_reg_1,
    tmp_product__0_3,
    tmp_product_0,
    tmp_product_1,
    tmp_product_2);
  output [31:0]D;
  input grp_fu_511_ce;
  input ap_clk;
  input tmp_product__0_0;
  input [31:0]Q;
  input [31:0]buff0_reg_0;
  input tmp_product__0_1;
  input tmp_product__0_2;
  input [31:0]buff0_reg_1;
  input tmp_product__0_3;
  input [31:0]tmp_product_0;
  input [31:0]tmp_product_1;
  input [31:0]tmp_product_2;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire [31:0]buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_fu_511_ce;
  wire [31:0]grp_fu_519_p0;
  wire [31:0]grp_fu_519_p1;
  wire \reg_547[19]_i_2_n_0 ;
  wire \reg_547[19]_i_3_n_0 ;
  wire \reg_547[19]_i_4_n_0 ;
  wire \reg_547[23]_i_2_n_0 ;
  wire \reg_547[23]_i_3_n_0 ;
  wire \reg_547[23]_i_4_n_0 ;
  wire \reg_547[23]_i_5_n_0 ;
  wire \reg_547[27]_i_2_n_0 ;
  wire \reg_547[27]_i_3_n_0 ;
  wire \reg_547[27]_i_4_n_0 ;
  wire \reg_547[27]_i_5_n_0 ;
  wire \reg_547[31]_i_3_n_0 ;
  wire \reg_547[31]_i_4_n_0 ;
  wire \reg_547[31]_i_5_n_0 ;
  wire \reg_547[31]_i_6_n_0 ;
  wire \reg_547_reg[19]_i_1_n_0 ;
  wire \reg_547_reg[19]_i_1_n_1 ;
  wire \reg_547_reg[19]_i_1_n_2 ;
  wire \reg_547_reg[19]_i_1_n_3 ;
  wire \reg_547_reg[23]_i_1_n_0 ;
  wire \reg_547_reg[23]_i_1_n_1 ;
  wire \reg_547_reg[23]_i_1_n_2 ;
  wire \reg_547_reg[23]_i_1_n_3 ;
  wire \reg_547_reg[27]_i_1_n_0 ;
  wire \reg_547_reg[27]_i_1_n_1 ;
  wire \reg_547_reg[27]_i_1_n_2 ;
  wire \reg_547_reg[27]_i_1_n_3 ;
  wire \reg_547_reg[31]_i_2_n_1 ;
  wire \reg_547_reg[31]_i_2_n_2 ;
  wire \reg_547_reg[31]_i_2_n_3 ;
  wire [31:0]tmp_product_0;
  wire [31:0]tmp_product_1;
  wire [31:0]tmp_product_2;
  wire tmp_product__0_0;
  wire tmp_product__0_1;
  wire tmp_product__0_2;
  wire tmp_product__0_3;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_547_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_519_p1[31],grp_fu_519_p1[31],grp_fu_519_p1[31],grp_fu_519_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_511_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_10__1
       (.I0(tmp_product__0_0),
        .I1(Q[22]),
        .I2(buff0_reg_0[22]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[22]),
        .O(grp_fu_519_p1[22]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_11__1
       (.I0(tmp_product__0_0),
        .I1(Q[21]),
        .I2(buff0_reg_0[21]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[21]),
        .O(grp_fu_519_p1[21]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_12__1
       (.I0(tmp_product__0_0),
        .I1(Q[20]),
        .I2(buff0_reg_0[20]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[20]),
        .O(grp_fu_519_p1[20]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_13__1
       (.I0(tmp_product__0_0),
        .I1(Q[19]),
        .I2(buff0_reg_0[19]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[19]),
        .O(grp_fu_519_p1[19]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_14__1
       (.I0(tmp_product__0_0),
        .I1(Q[18]),
        .I2(buff0_reg_0[18]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[18]),
        .O(grp_fu_519_p1[18]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_15__1
       (.I0(tmp_product__0_0),
        .I1(Q[17]),
        .I2(buff0_reg_0[17]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[17]),
        .O(grp_fu_519_p1[17]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_1__1
       (.I0(tmp_product__0_0),
        .I1(Q[31]),
        .I2(buff0_reg_0[31]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[31]),
        .O(grp_fu_519_p1[31]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_2__1
       (.I0(tmp_product__0_0),
        .I1(Q[30]),
        .I2(buff0_reg_0[30]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[30]),
        .O(grp_fu_519_p1[30]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_3__1
       (.I0(tmp_product__0_0),
        .I1(Q[29]),
        .I2(buff0_reg_0[29]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[29]),
        .O(grp_fu_519_p1[29]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_4__1
       (.I0(tmp_product__0_0),
        .I1(Q[28]),
        .I2(buff0_reg_0[28]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[28]),
        .O(grp_fu_519_p1[28]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_5__1
       (.I0(tmp_product__0_0),
        .I1(Q[27]),
        .I2(buff0_reg_0[27]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[27]),
        .O(grp_fu_519_p1[27]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_6__1
       (.I0(tmp_product__0_0),
        .I1(Q[26]),
        .I2(buff0_reg_0[26]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[26]),
        .O(grp_fu_519_p1[26]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_7__1
       (.I0(tmp_product__0_0),
        .I1(Q[25]),
        .I2(buff0_reg_0[25]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[25]),
        .O(grp_fu_519_p1[25]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_8__1
       (.I0(tmp_product__0_0),
        .I1(Q[24]),
        .I2(buff0_reg_0[24]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[24]),
        .O(grp_fu_519_p1[24]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    buff0_reg_i_9__1
       (.I0(tmp_product__0_0),
        .I1(Q[23]),
        .I2(buff0_reg_0[23]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[23]),
        .O(grp_fu_519_p1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_547[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_547[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_547[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_547[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_547[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_547[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_547[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_547[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_547[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_547[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_547[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[31]_i_3 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\reg_547[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[31]_i_4 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\reg_547[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[31]_i_5 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_547[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_547[31]_i_6 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_547[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_547_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_547_reg[19]_i_1_n_0 ,\reg_547_reg[19]_i_1_n_1 ,\reg_547_reg[19]_i_1_n_2 ,\reg_547_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\reg_547[19]_i_2_n_0 ,\reg_547[19]_i_3_n_0 ,\reg_547[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_547_reg[23]_i_1 
       (.CI(\reg_547_reg[19]_i_1_n_0 ),
        .CO({\reg_547_reg[23]_i_1_n_0 ,\reg_547_reg[23]_i_1_n_1 ,\reg_547_reg[23]_i_1_n_2 ,\reg_547_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\reg_547[23]_i_2_n_0 ,\reg_547[23]_i_3_n_0 ,\reg_547[23]_i_4_n_0 ,\reg_547[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_547_reg[27]_i_1 
       (.CI(\reg_547_reg[23]_i_1_n_0 ),
        .CO({\reg_547_reg[27]_i_1_n_0 ,\reg_547_reg[27]_i_1_n_1 ,\reg_547_reg[27]_i_1_n_2 ,\reg_547_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\reg_547[27]_i_2_n_0 ,\reg_547[27]_i_3_n_0 ,\reg_547[27]_i_4_n_0 ,\reg_547[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_547_reg[31]_i_2 
       (.CI(\reg_547_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_547_reg[31]_i_2_CO_UNCONNECTED [3],\reg_547_reg[31]_i_2_n_1 ,\reg_547_reg[31]_i_2_n_2 ,\reg_547_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\reg_547[31]_i_3_n_0 ,\reg_547[31]_i_4_n_0 ,\reg_547[31]_i_5_n_0 ,\reg_547[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_519_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_519_p0[31],grp_fu_519_p0[31],grp_fu_519_p0[31],grp_fu_519_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_511_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_519_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_519_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_10__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[7]),
        .I2(tmp_product_1[7]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[7]),
        .O(grp_fu_519_p0[7]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_11__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[6]),
        .I2(tmp_product_1[6]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[6]),
        .O(grp_fu_519_p0[6]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_12__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[5]),
        .I2(tmp_product_1[5]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[5]),
        .O(grp_fu_519_p0[5]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_13__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[4]),
        .I2(tmp_product_1[4]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[4]),
        .O(grp_fu_519_p0[4]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_14__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[3]),
        .I2(tmp_product_1[3]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[3]),
        .O(grp_fu_519_p0[3]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_15__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[2]),
        .I2(tmp_product_1[2]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[2]),
        .O(grp_fu_519_p0[2]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_16__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[1]),
        .I2(tmp_product_1[1]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[1]),
        .O(grp_fu_519_p0[1]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_17__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[0]),
        .I2(tmp_product_1[0]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[0]),
        .O(grp_fu_519_p0[0]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_1__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[16]),
        .I2(tmp_product_1[16]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[16]),
        .O(grp_fu_519_p0[16]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_2__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[15]),
        .I2(tmp_product_1[15]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[15]),
        .O(grp_fu_519_p0[15]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_3__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[14]),
        .I2(tmp_product_1[14]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[14]),
        .O(grp_fu_519_p0[14]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_4__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[13]),
        .I2(tmp_product_1[13]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[13]),
        .O(grp_fu_519_p0[13]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_5__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[12]),
        .I2(tmp_product_1[12]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[12]),
        .O(grp_fu_519_p0[12]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_6__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[11]),
        .I2(tmp_product_1[11]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[11]),
        .O(grp_fu_519_p0[11]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_7__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[10]),
        .I2(tmp_product_1[10]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[10]),
        .O(grp_fu_519_p0[10]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_8__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[9]),
        .I2(tmp_product_1[9]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[9]),
        .O(grp_fu_519_p0[9]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product__0_i_9__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[8]),
        .I2(tmp_product_1[8]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[8]),
        .O(grp_fu_519_p0[8]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_10__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[22]),
        .I2(tmp_product_1[22]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[22]),
        .O(grp_fu_519_p0[22]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_11__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[21]),
        .I2(tmp_product_1[21]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[21]),
        .O(grp_fu_519_p0[21]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_12__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[20]),
        .I2(tmp_product_1[20]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[20]),
        .O(grp_fu_519_p0[20]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_13__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[19]),
        .I2(tmp_product_1[19]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[19]),
        .O(grp_fu_519_p0[19]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_14__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[18]),
        .I2(tmp_product_1[18]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[18]),
        .O(grp_fu_519_p0[18]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_15__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[17]),
        .I2(tmp_product_1[17]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[17]),
        .O(grp_fu_519_p0[17]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_16__1
       (.I0(tmp_product__0_0),
        .I1(Q[16]),
        .I2(buff0_reg_0[16]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[16]),
        .O(grp_fu_519_p1[16]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_17__1
       (.I0(tmp_product__0_0),
        .I1(Q[15]),
        .I2(buff0_reg_0[15]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[15]),
        .O(grp_fu_519_p1[15]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_18__1
       (.I0(tmp_product__0_0),
        .I1(Q[14]),
        .I2(buff0_reg_0[14]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[14]),
        .O(grp_fu_519_p1[14]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_19__1
       (.I0(tmp_product__0_0),
        .I1(Q[13]),
        .I2(buff0_reg_0[13]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[13]),
        .O(grp_fu_519_p1[13]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_1__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[31]),
        .I2(tmp_product_1[31]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[31]),
        .O(grp_fu_519_p0[31]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_20__1
       (.I0(tmp_product__0_0),
        .I1(Q[12]),
        .I2(buff0_reg_0[12]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[12]),
        .O(grp_fu_519_p1[12]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_21__1
       (.I0(tmp_product__0_0),
        .I1(Q[11]),
        .I2(buff0_reg_0[11]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[11]),
        .O(grp_fu_519_p1[11]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_22__1
       (.I0(tmp_product__0_0),
        .I1(Q[10]),
        .I2(buff0_reg_0[10]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[10]),
        .O(grp_fu_519_p1[10]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_23__1
       (.I0(tmp_product__0_0),
        .I1(Q[9]),
        .I2(buff0_reg_0[9]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[9]),
        .O(grp_fu_519_p1[9]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_24__1
       (.I0(tmp_product__0_0),
        .I1(Q[8]),
        .I2(buff0_reg_0[8]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[8]),
        .O(grp_fu_519_p1[8]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_25__1
       (.I0(tmp_product__0_0),
        .I1(Q[7]),
        .I2(buff0_reg_0[7]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[7]),
        .O(grp_fu_519_p1[7]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_26__1
       (.I0(tmp_product__0_0),
        .I1(Q[6]),
        .I2(buff0_reg_0[6]),
        .I3(tmp_product__0_1),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[6]),
        .O(grp_fu_519_p1[6]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_27__1
       (.I0(tmp_product__0_0),
        .I1(Q[5]),
        .I2(buff0_reg_0[5]),
        .I3(tmp_product__0_1),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[5]),
        .O(grp_fu_519_p1[5]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_28__1
       (.I0(tmp_product__0_0),
        .I1(Q[4]),
        .I2(buff0_reg_0[4]),
        .I3(tmp_product__0_1),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[4]),
        .O(grp_fu_519_p1[4]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_29__1
       (.I0(tmp_product__0_0),
        .I1(Q[3]),
        .I2(buff0_reg_0[3]),
        .I3(tmp_product__0_1),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[3]),
        .O(grp_fu_519_p1[3]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_2__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[30]),
        .I2(tmp_product_1[30]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[30]),
        .O(grp_fu_519_p0[30]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_30__1
       (.I0(tmp_product__0_0),
        .I1(Q[2]),
        .I2(buff0_reg_0[2]),
        .I3(tmp_product__0_1),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[2]),
        .O(grp_fu_519_p1[2]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_31__1
       (.I0(tmp_product__0_0),
        .I1(Q[1]),
        .I2(buff0_reg_0[1]),
        .I3(tmp_product__0_1),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[1]),
        .O(grp_fu_519_p1[1]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_32__1
       (.I0(tmp_product__0_0),
        .I1(Q[0]),
        .I2(buff0_reg_0[0]),
        .I3(tmp_product__0_1),
        .I4(tmp_product__0_2),
        .I5(buff0_reg_1[0]),
        .O(grp_fu_519_p1[0]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_3__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[29]),
        .I2(tmp_product_1[29]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[29]),
        .O(grp_fu_519_p0[29]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_4__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[28]),
        .I2(tmp_product_1[28]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[28]),
        .O(grp_fu_519_p0[28]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_5__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[27]),
        .I2(tmp_product_1[27]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[27]),
        .O(grp_fu_519_p0[27]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_6__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[26]),
        .I2(tmp_product_1[26]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[26]),
        .O(grp_fu_519_p0[26]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_7__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[25]),
        .I2(tmp_product_1[25]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[25]),
        .O(grp_fu_519_p0[25]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_8__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[24]),
        .I2(tmp_product_1[24]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[24]),
        .O(grp_fu_519_p0[24]));
  LUT6 #(
    .INIT(64'hFFE4CCCC00E4CCCC)) 
    tmp_product_i_9__1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[23]),
        .I2(tmp_product_1[23]),
        .I3(tmp_product__0_3),
        .I4(tmp_product__0_2),
        .I5(tmp_product_2[23]),
        .O(grp_fu_519_p0[23]));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_12
   (ap_enable_reg_pp0_iter4_reg,
    ap_enable_reg_pp0_iter4_reg_0,
    D,
    grp_fu_511_ce,
    ap_clk,
    Q,
    buff0_reg_0,
    buff0_reg_1,
    tmp_product_0,
    tmp_product_1,
    tmp_product_2,
    ap_enable_reg_pp0_iter4,
    tmp_product_3,
    tmp_product__0_0,
    tmp_product__0_1);
  output ap_enable_reg_pp0_iter4_reg;
  output ap_enable_reg_pp0_iter4_reg_0;
  output [31:0]D;
  input grp_fu_511_ce;
  input ap_clk;
  input [31:0]Q;
  input [31:0]buff0_reg_0;
  input [31:0]buff0_reg_1;
  input [31:0]tmp_product_0;
  input [31:0]tmp_product_1;
  input [31:0]tmp_product_2;
  input ap_enable_reg_pp0_iter4;
  input tmp_product_3;
  input tmp_product__0_0;
  input tmp_product__0_1;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire \buff0_reg[16]__0_n_0 ;
  wire [31:0]buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_fu_511_ce;
  wire [31:0]grp_fu_523_p0;
  wire grp_fu_523_p01;
  wire [31:0]grp_fu_523_p1;
  wire \reg_551[19]_i_2_n_0 ;
  wire \reg_551[19]_i_3_n_0 ;
  wire \reg_551[19]_i_4_n_0 ;
  wire \reg_551[23]_i_2_n_0 ;
  wire \reg_551[23]_i_3_n_0 ;
  wire \reg_551[23]_i_4_n_0 ;
  wire \reg_551[23]_i_5_n_0 ;
  wire \reg_551[27]_i_2_n_0 ;
  wire \reg_551[27]_i_3_n_0 ;
  wire \reg_551[27]_i_4_n_0 ;
  wire \reg_551[27]_i_5_n_0 ;
  wire \reg_551[31]_i_3_n_0 ;
  wire \reg_551[31]_i_4_n_0 ;
  wire \reg_551[31]_i_5_n_0 ;
  wire \reg_551[31]_i_6_n_0 ;
  wire \reg_551_reg[19]_i_1_n_0 ;
  wire \reg_551_reg[19]_i_1_n_1 ;
  wire \reg_551_reg[19]_i_1_n_2 ;
  wire \reg_551_reg[19]_i_1_n_3 ;
  wire \reg_551_reg[23]_i_1_n_0 ;
  wire \reg_551_reg[23]_i_1_n_1 ;
  wire \reg_551_reg[23]_i_1_n_2 ;
  wire \reg_551_reg[23]_i_1_n_3 ;
  wire \reg_551_reg[27]_i_1_n_0 ;
  wire \reg_551_reg[27]_i_1_n_1 ;
  wire \reg_551_reg[27]_i_1_n_2 ;
  wire \reg_551_reg[27]_i_1_n_3 ;
  wire \reg_551_reg[31]_i_2_n_1 ;
  wire \reg_551_reg[31]_i_2_n_2 ;
  wire \reg_551_reg[31]_i_2_n_3 ;
  wire [31:0]tmp_product_0;
  wire [31:0]tmp_product_1;
  wire [31:0]tmp_product_2;
  wire tmp_product_3;
  wire tmp_product__0_0;
  wire tmp_product__0_1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_551_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_523_p1[31],grp_fu_523_p1[31],grp_fu_523_p1[31],grp_fu_523_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_511_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_10__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[22]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[22]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[22]),
        .O(grp_fu_523_p1[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_11__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[21]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[21]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[21]),
        .O(grp_fu_523_p1[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_12__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[20]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[20]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[20]),
        .O(grp_fu_523_p1[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_13__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[19]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[19]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[19]),
        .O(grp_fu_523_p1[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_14__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[18]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[18]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[18]),
        .O(grp_fu_523_p1[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_15__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[17]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[17]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[17]),
        .O(grp_fu_523_p1[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[31]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[31]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[31]),
        .O(grp_fu_523_p1[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_2__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[30]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[30]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[30]),
        .O(grp_fu_523_p1[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_3__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[29]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[29]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[29]),
        .O(grp_fu_523_p1[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_4__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[28]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[28]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[28]),
        .O(grp_fu_523_p1[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_5__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[27]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[27]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[27]),
        .O(grp_fu_523_p1[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_6__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[26]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[26]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[26]),
        .O(grp_fu_523_p1[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_7__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[25]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[25]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[25]),
        .O(grp_fu_523_p1[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_8__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[24]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[24]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[24]),
        .O(grp_fu_523_p1[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_9__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[23]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[23]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[23]),
        .O(grp_fu_523_p1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_551[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_551[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_551[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_551[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_551[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_551[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_551[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_551[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_551[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_551[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_551[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[31]_i_3 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\reg_551[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[31]_i_4 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\reg_551[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[31]_i_5 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_551[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_551[31]_i_6 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_551[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_551_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_551_reg[19]_i_1_n_0 ,\reg_551_reg[19]_i_1_n_1 ,\reg_551_reg[19]_i_1_n_2 ,\reg_551_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\reg_551[19]_i_2_n_0 ,\reg_551[19]_i_3_n_0 ,\reg_551[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_551_reg[23]_i_1 
       (.CI(\reg_551_reg[19]_i_1_n_0 ),
        .CO({\reg_551_reg[23]_i_1_n_0 ,\reg_551_reg[23]_i_1_n_1 ,\reg_551_reg[23]_i_1_n_2 ,\reg_551_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\reg_551[23]_i_2_n_0 ,\reg_551[23]_i_3_n_0 ,\reg_551[23]_i_4_n_0 ,\reg_551[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_551_reg[27]_i_1 
       (.CI(\reg_551_reg[23]_i_1_n_0 ),
        .CO({\reg_551_reg[27]_i_1_n_0 ,\reg_551_reg[27]_i_1_n_1 ,\reg_551_reg[27]_i_1_n_2 ,\reg_551_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\reg_551[27]_i_2_n_0 ,\reg_551[27]_i_3_n_0 ,\reg_551[27]_i_4_n_0 ,\reg_551[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_551_reg[31]_i_2 
       (.CI(\reg_551_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_551_reg[31]_i_2_CO_UNCONNECTED [3],\reg_551_reg[31]_i_2_n_1 ,\reg_551_reg[31]_i_2_n_2 ,\reg_551_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\reg_551[31]_i_3_n_0 ,\reg_551[31]_i_4_n_0 ,\reg_551[31]_i_5_n_0 ,\reg_551[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_523_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_523_p0[31],grp_fu_523_p0[31],grp_fu_523_p0[31],grp_fu_523_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_511_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_523_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_523_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_10__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[7]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[7]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[7]),
        .O(grp_fu_523_p0[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_11__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[6]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[6]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[6]),
        .O(grp_fu_523_p0[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_12__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[5]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[5]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[5]),
        .O(grp_fu_523_p0[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_13__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[4]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[4]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[4]),
        .O(grp_fu_523_p0[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_14__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[3]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[3]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[3]),
        .O(grp_fu_523_p0[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_15__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[2]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[2]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[2]),
        .O(grp_fu_523_p0[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_16__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[1]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[1]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[1]),
        .O(grp_fu_523_p0[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_17__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[0]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[0]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[0]),
        .O(grp_fu_523_p0[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_1__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[16]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[16]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[16]),
        .O(grp_fu_523_p0[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_2__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[15]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[15]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[15]),
        .O(grp_fu_523_p0[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_3__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[14]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[14]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[14]),
        .O(grp_fu_523_p0[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_4__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[13]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[13]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[13]),
        .O(grp_fu_523_p0[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_5__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[12]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[12]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[12]),
        .O(grp_fu_523_p0[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_6__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[11]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[11]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[11]),
        .O(grp_fu_523_p0[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_7__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[10]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[10]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[10]),
        .O(grp_fu_523_p0[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_8__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[9]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[9]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[9]),
        .O(grp_fu_523_p0[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_9__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[8]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[8]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[8]),
        .O(grp_fu_523_p0[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_10__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[23]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[23]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[23]),
        .O(grp_fu_523_p0[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_11__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[22]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[22]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[22]),
        .O(grp_fu_523_p0[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_12__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[21]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[21]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[21]),
        .O(grp_fu_523_p0[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_13__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[20]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[20]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[20]),
        .O(grp_fu_523_p0[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_14__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[19]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[19]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[19]),
        .O(grp_fu_523_p0[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_15__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[18]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[18]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[18]),
        .O(grp_fu_523_p0[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_16__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[17]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[17]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[17]),
        .O(grp_fu_523_p0[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_17__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[16]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[16]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[16]),
        .O(grp_fu_523_p1[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_18__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[15]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[15]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[15]),
        .O(grp_fu_523_p1[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_19__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[14]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[14]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[14]),
        .O(grp_fu_523_p1[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_20__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[13]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[13]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[13]),
        .O(grp_fu_523_p1[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_21__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[12]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[12]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[12]),
        .O(grp_fu_523_p1[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_22__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[11]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[11]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[11]),
        .O(grp_fu_523_p1[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_23__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[10]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[10]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[10]),
        .O(grp_fu_523_p1[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_24__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[9]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[9]),
        .O(grp_fu_523_p1[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_25__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[8]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[8]),
        .O(grp_fu_523_p1[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_26__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[7]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[7]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[7]),
        .O(grp_fu_523_p1[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_27__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[6]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[6]),
        .O(grp_fu_523_p1[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_28__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[5]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[5]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[5]),
        .O(grp_fu_523_p1[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_29__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[4]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[4]),
        .O(grp_fu_523_p1[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_2__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[31]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[31]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[31]),
        .O(grp_fu_523_p0[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_30__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[3]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[3]),
        .O(grp_fu_523_p1[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_31__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[2]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[2]),
        .O(grp_fu_523_p1[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_32__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[1]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[1]),
        .O(grp_fu_523_p1[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_33
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(buff0_reg_0[0]),
        .I4(grp_fu_523_p01),
        .I5(buff0_reg_1[0]),
        .O(grp_fu_523_p1[0]));
  LUT4 #(
    .INIT(16'h0777)) 
    tmp_product_i_34__0
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(tmp_product_3),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .O(ap_enable_reg_pp0_iter4_reg));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product_i_35__0
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(tmp_product_3),
        .I2(tmp_product__0_0),
        .I3(tmp_product__0_1),
        .O(ap_enable_reg_pp0_iter4_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_36
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(tmp_product_3),
        .O(grp_fu_523_p01));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_3__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[30]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[30]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[30]),
        .O(grp_fu_523_p0[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_4__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[29]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[29]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[29]),
        .O(grp_fu_523_p0[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_5__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[28]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[28]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[28]),
        .O(grp_fu_523_p0[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_6__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[27]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[27]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[27]),
        .O(grp_fu_523_p0[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_7__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[26]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[26]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[26]),
        .O(grp_fu_523_p0[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_8__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[25]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[25]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[25]),
        .O(grp_fu_523_p0[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_9__0
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(tmp_product_0[24]),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(tmp_product_1[24]),
        .I4(grp_fu_523_p01),
        .I5(tmp_product_2[24]),
        .O(grp_fu_523_p0[24]));
endmodule

(* ORIG_REF_NAME = "shell_top_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_mul_32s_32s_32_2_1_13
   (D,
    grp_fu_511_ce,
    ap_clk,
    tmp_product__0_0,
    Q,
    tmp_product__0_1,
    buff0_reg_0,
    buff0_reg_1,
    tmp_product_0,
    tmp_product_1,
    tmp_product_2,
    ap_enable_reg_pp0_iter4,
    buff0_reg_2);
  output [31:0]D;
  input grp_fu_511_ce;
  input ap_clk;
  input tmp_product__0_0;
  input [31:0]Q;
  input tmp_product__0_1;
  input [31:0]buff0_reg_0;
  input [31:0]buff0_reg_1;
  input [31:0]tmp_product_0;
  input [31:0]tmp_product_1;
  input [31:0]tmp_product_2;
  input ap_enable_reg_pp0_iter4;
  input buff0_reg_2;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire \buff0_reg[16]__0_n_0 ;
  wire [31:0]buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_fu_511_ce;
  wire [31:0]grp_fu_529_p0;
  wire [31:0]grp_fu_529_p1;
  wire \reg_555[19]_i_2_n_0 ;
  wire \reg_555[19]_i_3_n_0 ;
  wire \reg_555[19]_i_4_n_0 ;
  wire \reg_555[23]_i_2_n_0 ;
  wire \reg_555[23]_i_3_n_0 ;
  wire \reg_555[23]_i_4_n_0 ;
  wire \reg_555[23]_i_5_n_0 ;
  wire \reg_555[27]_i_2_n_0 ;
  wire \reg_555[27]_i_3_n_0 ;
  wire \reg_555[27]_i_4_n_0 ;
  wire \reg_555[27]_i_5_n_0 ;
  wire \reg_555[31]_i_2_n_0 ;
  wire \reg_555[31]_i_3_n_0 ;
  wire \reg_555[31]_i_4_n_0 ;
  wire \reg_555[31]_i_5_n_0 ;
  wire \reg_555_reg[19]_i_1_n_0 ;
  wire \reg_555_reg[19]_i_1_n_1 ;
  wire \reg_555_reg[19]_i_1_n_2 ;
  wire \reg_555_reg[19]_i_1_n_3 ;
  wire \reg_555_reg[23]_i_1_n_0 ;
  wire \reg_555_reg[23]_i_1_n_1 ;
  wire \reg_555_reg[23]_i_1_n_2 ;
  wire \reg_555_reg[23]_i_1_n_3 ;
  wire \reg_555_reg[27]_i_1_n_0 ;
  wire \reg_555_reg[27]_i_1_n_1 ;
  wire \reg_555_reg[27]_i_1_n_2 ;
  wire \reg_555_reg[27]_i_1_n_3 ;
  wire \reg_555_reg[31]_i_1_n_1 ;
  wire \reg_555_reg[31]_i_1_n_2 ;
  wire \reg_555_reg[31]_i_1_n_3 ;
  wire [31:0]tmp_product_0;
  wire [31:0]tmp_product_1;
  wire [31:0]tmp_product_2;
  wire tmp_product__0_0;
  wire tmp_product__0_1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_33__1_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_555_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_529_p1[31],grp_fu_529_p1[31],grp_fu_529_p1[31],grp_fu_529_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_511_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_511_ce),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_1
       (.I0(tmp_product__0_0),
        .I1(Q[31]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[31]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[31]),
        .O(grp_fu_529_p1[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_10
       (.I0(tmp_product__0_0),
        .I1(Q[22]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[22]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[22]),
        .O(grp_fu_529_p1[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_11
       (.I0(tmp_product__0_0),
        .I1(Q[21]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[21]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[21]),
        .O(grp_fu_529_p1[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_12
       (.I0(tmp_product__0_0),
        .I1(Q[20]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[20]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[20]),
        .O(grp_fu_529_p1[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_13
       (.I0(tmp_product__0_0),
        .I1(Q[19]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[19]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[19]),
        .O(grp_fu_529_p1[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_14
       (.I0(tmp_product__0_0),
        .I1(Q[18]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[18]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[18]),
        .O(grp_fu_529_p1[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_15
       (.I0(tmp_product__0_0),
        .I1(Q[17]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[17]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[17]),
        .O(grp_fu_529_p1[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_2
       (.I0(tmp_product__0_0),
        .I1(Q[30]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[30]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[30]),
        .O(grp_fu_529_p1[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_3
       (.I0(tmp_product__0_0),
        .I1(Q[29]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[29]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[29]),
        .O(grp_fu_529_p1[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_4
       (.I0(tmp_product__0_0),
        .I1(Q[28]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[28]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[28]),
        .O(grp_fu_529_p1[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_5
       (.I0(tmp_product__0_0),
        .I1(Q[27]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[27]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[27]),
        .O(grp_fu_529_p1[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_6
       (.I0(tmp_product__0_0),
        .I1(Q[26]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[26]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[26]),
        .O(grp_fu_529_p1[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_7
       (.I0(tmp_product__0_0),
        .I1(Q[25]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[25]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[25]),
        .O(grp_fu_529_p1[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_8
       (.I0(tmp_product__0_0),
        .I1(Q[24]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[24]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[24]),
        .O(grp_fu_529_p1[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    buff0_reg_i_9
       (.I0(tmp_product__0_0),
        .I1(Q[23]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[23]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[23]),
        .O(grp_fu_529_p1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_555[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_555[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_555[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_555[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_555[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_555[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_555[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_555[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_555[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_555[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_555[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\reg_555[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\reg_555[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_555[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_555[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_555[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_555_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_555_reg[19]_i_1_n_0 ,\reg_555_reg[19]_i_1_n_1 ,\reg_555_reg[19]_i_1_n_2 ,\reg_555_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\reg_555[19]_i_2_n_0 ,\reg_555[19]_i_3_n_0 ,\reg_555[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_555_reg[23]_i_1 
       (.CI(\reg_555_reg[19]_i_1_n_0 ),
        .CO({\reg_555_reg[23]_i_1_n_0 ,\reg_555_reg[23]_i_1_n_1 ,\reg_555_reg[23]_i_1_n_2 ,\reg_555_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\reg_555[23]_i_2_n_0 ,\reg_555[23]_i_3_n_0 ,\reg_555[23]_i_4_n_0 ,\reg_555[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_555_reg[27]_i_1 
       (.CI(\reg_555_reg[23]_i_1_n_0 ),
        .CO({\reg_555_reg[27]_i_1_n_0 ,\reg_555_reg[27]_i_1_n_1 ,\reg_555_reg[27]_i_1_n_2 ,\reg_555_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\reg_555[27]_i_2_n_0 ,\reg_555[27]_i_3_n_0 ,\reg_555[27]_i_4_n_0 ,\reg_555[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_555_reg[31]_i_1 
       (.CI(\reg_555_reg[27]_i_1_n_0 ),
        .CO({\NLW_reg_555_reg[31]_i_1_CO_UNCONNECTED [3],\reg_555_reg[31]_i_1_n_1 ,\reg_555_reg[31]_i_1_n_2 ,\reg_555_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\reg_555[31]_i_2_n_0 ,\reg_555[31]_i_3_n_0 ,\reg_555[31]_i_4_n_0 ,\reg_555[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_529_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_529_p0[31],grp_fu_529_p0[31],grp_fu_529_p0[31],grp_fu_529_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_511_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_529_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_529_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_1
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[16]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[16]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[16]),
        .O(grp_fu_529_p0[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_10
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[7]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[7]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[7]),
        .O(grp_fu_529_p0[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_11
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[6]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[6]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[6]),
        .O(grp_fu_529_p0[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_12
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[5]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[5]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[5]),
        .O(grp_fu_529_p0[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_13
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[4]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[4]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[4]),
        .O(grp_fu_529_p0[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_14
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[3]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[3]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[3]),
        .O(grp_fu_529_p0[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_15
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[2]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[2]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[2]),
        .O(grp_fu_529_p0[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_16
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[1]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[1]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[1]),
        .O(grp_fu_529_p0[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_17
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[0]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[0]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[0]),
        .O(grp_fu_529_p0[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[15]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[15]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[15]),
        .O(grp_fu_529_p0[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_3
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[14]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[14]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[14]),
        .O(grp_fu_529_p0[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_4
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[13]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[13]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[13]),
        .O(grp_fu_529_p0[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_5
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[12]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[12]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[12]),
        .O(grp_fu_529_p0[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_6
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[11]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[11]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[11]),
        .O(grp_fu_529_p0[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_7
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[10]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[10]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[10]),
        .O(grp_fu_529_p0[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_8
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[9]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[9]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[9]),
        .O(grp_fu_529_p0[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product__0_i_9
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[8]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[8]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[8]),
        .O(grp_fu_529_p0[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_10
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[22]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[22]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[22]),
        .O(grp_fu_529_p0[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_11
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[21]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[21]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[21]),
        .O(grp_fu_529_p0[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_12
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[20]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[20]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[20]),
        .O(grp_fu_529_p0[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_13
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[19]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[19]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[19]),
        .O(grp_fu_529_p0[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_14
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[18]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[18]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[18]),
        .O(grp_fu_529_p0[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_15
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[17]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[17]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[17]),
        .O(grp_fu_529_p0[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_16
       (.I0(tmp_product__0_0),
        .I1(Q[16]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[16]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[16]),
        .O(grp_fu_529_p1[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_17
       (.I0(tmp_product__0_0),
        .I1(Q[15]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[15]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[15]),
        .O(grp_fu_529_p1[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_18
       (.I0(tmp_product__0_0),
        .I1(Q[14]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[14]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[14]),
        .O(grp_fu_529_p1[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_19
       (.I0(tmp_product__0_0),
        .I1(Q[13]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[13]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[13]),
        .O(grp_fu_529_p1[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_1__0
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[31]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[31]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[31]),
        .O(grp_fu_529_p0[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_2
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[30]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[30]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[30]),
        .O(grp_fu_529_p0[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_20
       (.I0(tmp_product__0_0),
        .I1(Q[12]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[12]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[12]),
        .O(grp_fu_529_p1[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_21
       (.I0(tmp_product__0_0),
        .I1(Q[11]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[11]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[11]),
        .O(grp_fu_529_p1[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_22
       (.I0(tmp_product__0_0),
        .I1(Q[10]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[10]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[10]),
        .O(grp_fu_529_p1[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_23
       (.I0(tmp_product__0_0),
        .I1(Q[9]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[9]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[9]),
        .O(grp_fu_529_p1[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_24
       (.I0(tmp_product__0_0),
        .I1(Q[8]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[8]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[8]),
        .O(grp_fu_529_p1[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_25
       (.I0(tmp_product__0_0),
        .I1(Q[7]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[7]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[7]),
        .O(grp_fu_529_p1[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_26
       (.I0(tmp_product__0_0),
        .I1(Q[6]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[6]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[6]),
        .O(grp_fu_529_p1[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_27
       (.I0(tmp_product__0_0),
        .I1(Q[5]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[5]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[5]),
        .O(grp_fu_529_p1[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_28
       (.I0(tmp_product__0_0),
        .I1(Q[4]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[4]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[4]),
        .O(grp_fu_529_p1[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_29
       (.I0(tmp_product__0_0),
        .I1(Q[3]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[3]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[3]),
        .O(grp_fu_529_p1[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_3
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[29]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[29]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[29]),
        .O(grp_fu_529_p0[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_30
       (.I0(tmp_product__0_0),
        .I1(Q[2]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[2]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[2]),
        .O(grp_fu_529_p1[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_31
       (.I0(tmp_product__0_0),
        .I1(Q[1]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[1]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[1]),
        .O(grp_fu_529_p1[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_32
       (.I0(tmp_product__0_0),
        .I1(Q[0]),
        .I2(tmp_product__0_1),
        .I3(buff0_reg_0[0]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(buff0_reg_1[0]),
        .O(grp_fu_529_p1[0]));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_33__1
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(buff0_reg_2),
        .O(tmp_product_i_33__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_4
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[28]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[28]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[28]),
        .O(grp_fu_529_p0[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_5
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[27]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[27]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[27]),
        .O(grp_fu_529_p0[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_6
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[26]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[26]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[26]),
        .O(grp_fu_529_p0[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_7
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[25]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[25]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[25]),
        .O(grp_fu_529_p0[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_8
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[24]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[24]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[24]),
        .O(grp_fu_529_p0[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    tmp_product_i_9
       (.I0(tmp_product__0_0),
        .I1(tmp_product_0[23]),
        .I2(tmp_product__0_1),
        .I3(tmp_product_1[23]),
        .I4(tmp_product_i_33__1_n_0),
        .I5(tmp_product_2[23]),
        .O(grp_fu_529_p0[23]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shell_top_sa_store_1
   (push_2,
    E,
    mOutPtr18_out,
    WEBWE,
    pop_3,
    empty_n_reg,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    \zext_ln90_reg_537_reg[15]_0 ,
    m_axi_ca_WDATA,
    ca_AWREADY,
    Q,
    ca_WREADY,
    pop_4,
    ca_BVALID,
    dout_vld_reg,
    grp_sa_store_1_fu_360_ap_start_reg,
    \ap_CS_fsm_reg[2]_i_2_0 ,
    \zext_ln90_reg_537_reg[15]_1 ,
    ap_rst_n_inv,
    ap_clk,
    \zext_ln88_reg_532_reg[15]_0 ,
    trunc_ln133_reg_818,
    shell_top_sa_pe_ba_3_3,
    shell_top_sa_pe_ba_3_1,
    shell_top_sa_pe_ba_3_2,
    shell_top_sa_pe_ba_3_0,
    shell_top_sa_pe_ba_1_3,
    shell_top_sa_pe_ba_1_1,
    shell_top_sa_pe_ba_1_2,
    shell_top_sa_pe_ba_1_0,
    shell_top_sa_pe_ba_2_3,
    shell_top_sa_pe_ba_2_1,
    shell_top_sa_pe_ba_2_2,
    shell_top_sa_pe_ba_2_0,
    shell_top_sa_pe_ba_0_3,
    shell_top_sa_pe_ba_0_1,
    shell_top_sa_pe_ba_0_2,
    shell_top_sa_pe_ba_0_0,
    \ca_addr_reg_555_reg[29]_0 ,
    \ca_addr_reg_555_reg[29]_i_2_0 );
  output push_2;
  output [0:0]E;
  output mOutPtr18_out;
  output [0:0]WEBWE;
  output pop_3;
  output empty_n_reg;
  output [1:0]D;
  output \ap_CS_fsm_reg[1]_0 ;
  output [45:0]\zext_ln90_reg_537_reg[15]_0 ;
  output [31:0]m_axi_ca_WDATA;
  input ca_AWREADY;
  input [1:0]Q;
  input ca_WREADY;
  input pop_4;
  input ca_BVALID;
  input dout_vld_reg;
  input grp_sa_store_1_fu_360_ap_start_reg;
  input [7:0]\ap_CS_fsm_reg[2]_i_2_0 ;
  input [15:0]\zext_ln90_reg_537_reg[15]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]\zext_ln88_reg_532_reg[15]_0 ;
  input [7:0]trunc_ln133_reg_818;
  input [31:0]shell_top_sa_pe_ba_3_3;
  input [31:0]shell_top_sa_pe_ba_3_1;
  input [31:0]shell_top_sa_pe_ba_3_2;
  input [31:0]shell_top_sa_pe_ba_3_0;
  input [31:0]shell_top_sa_pe_ba_1_3;
  input [31:0]shell_top_sa_pe_ba_1_1;
  input [31:0]shell_top_sa_pe_ba_1_2;
  input [31:0]shell_top_sa_pe_ba_1_0;
  input [31:0]shell_top_sa_pe_ba_2_3;
  input [31:0]shell_top_sa_pe_ba_2_1;
  input [31:0]shell_top_sa_pe_ba_2_2;
  input [31:0]shell_top_sa_pe_ba_2_0;
  input [31:0]shell_top_sa_pe_ba_0_3;
  input [31:0]shell_top_sa_pe_ba_0_1;
  input [31:0]shell_top_sa_pe_ba_0_2;
  input [31:0]shell_top_sa_pe_ba_0_0;
  input [30:0]\ca_addr_reg_555_reg[29]_0 ;
  input [27:0]\ca_addr_reg_555_reg[29]_i_2_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire [15:0]add_ln88_2_fu_239_p2;
  wire [15:0]add_ln88_2_reg_550;
  wire \add_ln88_2_reg_550_reg[12]_i_1_n_0 ;
  wire \add_ln88_2_reg_550_reg[12]_i_1_n_1 ;
  wire \add_ln88_2_reg_550_reg[12]_i_1_n_2 ;
  wire \add_ln88_2_reg_550_reg[12]_i_1_n_3 ;
  wire \add_ln88_2_reg_550_reg[15]_i_1_n_2 ;
  wire \add_ln88_2_reg_550_reg[15]_i_1_n_3 ;
  wire \add_ln88_2_reg_550_reg[4]_i_1_n_0 ;
  wire \add_ln88_2_reg_550_reg[4]_i_1_n_1 ;
  wire \add_ln88_2_reg_550_reg[4]_i_1_n_2 ;
  wire \add_ln88_2_reg_550_reg[4]_i_1_n_3 ;
  wire \add_ln88_2_reg_550_reg[8]_i_1_n_0 ;
  wire \add_ln88_2_reg_550_reg[8]_i_1_n_1 ;
  wire \add_ln88_2_reg_550_reg[8]_i_1_n_2 ;
  wire \add_ln88_2_reg_550_reg[8]_i_1_n_3 ;
  wire [29:0]add_ln88_3_fu_229_p2;
  wire [29:0]add_ln88_3_reg_542;
  wire \add_ln88_3_reg_542[11]_i_2_n_0 ;
  wire \add_ln88_3_reg_542[11]_i_3_n_0 ;
  wire \add_ln88_3_reg_542[11]_i_4_n_0 ;
  wire \add_ln88_3_reg_542[11]_i_5_n_0 ;
  wire \add_ln88_3_reg_542[15]_i_2_n_0 ;
  wire \add_ln88_3_reg_542[15]_i_3_n_0 ;
  wire \add_ln88_3_reg_542[15]_i_4_n_0 ;
  wire \add_ln88_3_reg_542[15]_i_5_n_0 ;
  wire \add_ln88_3_reg_542[3]_i_2_n_0 ;
  wire \add_ln88_3_reg_542[3]_i_3_n_0 ;
  wire \add_ln88_3_reg_542[3]_i_4_n_0 ;
  wire \add_ln88_3_reg_542[3]_i_5_n_0 ;
  wire \add_ln88_3_reg_542[7]_i_2_n_0 ;
  wire \add_ln88_3_reg_542[7]_i_3_n_0 ;
  wire \add_ln88_3_reg_542[7]_i_4_n_0 ;
  wire \add_ln88_3_reg_542[7]_i_5_n_0 ;
  wire \add_ln88_3_reg_542_reg[11]_i_1_n_0 ;
  wire \add_ln88_3_reg_542_reg[11]_i_1_n_1 ;
  wire \add_ln88_3_reg_542_reg[11]_i_1_n_2 ;
  wire \add_ln88_3_reg_542_reg[11]_i_1_n_3 ;
  wire \add_ln88_3_reg_542_reg[15]_i_1_n_0 ;
  wire \add_ln88_3_reg_542_reg[15]_i_1_n_1 ;
  wire \add_ln88_3_reg_542_reg[15]_i_1_n_2 ;
  wire \add_ln88_3_reg_542_reg[15]_i_1_n_3 ;
  wire \add_ln88_3_reg_542_reg[19]_i_1_n_0 ;
  wire \add_ln88_3_reg_542_reg[19]_i_1_n_1 ;
  wire \add_ln88_3_reg_542_reg[19]_i_1_n_2 ;
  wire \add_ln88_3_reg_542_reg[19]_i_1_n_3 ;
  wire \add_ln88_3_reg_542_reg[23]_i_1_n_0 ;
  wire \add_ln88_3_reg_542_reg[23]_i_1_n_1 ;
  wire \add_ln88_3_reg_542_reg[23]_i_1_n_2 ;
  wire \add_ln88_3_reg_542_reg[23]_i_1_n_3 ;
  wire \add_ln88_3_reg_542_reg[27]_i_1_n_0 ;
  wire \add_ln88_3_reg_542_reg[27]_i_1_n_1 ;
  wire \add_ln88_3_reg_542_reg[27]_i_1_n_2 ;
  wire \add_ln88_3_reg_542_reg[27]_i_1_n_3 ;
  wire \add_ln88_3_reg_542_reg[29]_i_1_n_3 ;
  wire \add_ln88_3_reg_542_reg[3]_i_1_n_0 ;
  wire \add_ln88_3_reg_542_reg[3]_i_1_n_1 ;
  wire \add_ln88_3_reg_542_reg[3]_i_1_n_2 ;
  wire \add_ln88_3_reg_542_reg[3]_i_1_n_3 ;
  wire \add_ln88_3_reg_542_reg[7]_i_1_n_0 ;
  wire \add_ln88_3_reg_542_reg[7]_i_1_n_1 ;
  wire \add_ln88_3_reg_542_reg[7]_i_1_n_2 ;
  wire \add_ln88_3_reg_542_reg[7]_i_1_n_3 ;
  wire [29:2]add_ln88_fu_245_p2;
  wire [15:0]add_ln90_fu_292_p2;
  wire [15:0]add_ln90_reg_569;
  wire \add_ln90_reg_569_reg[12]_i_1_n_0 ;
  wire \add_ln90_reg_569_reg[12]_i_1_n_1 ;
  wire \add_ln90_reg_569_reg[12]_i_1_n_2 ;
  wire \add_ln90_reg_569_reg[12]_i_1_n_3 ;
  wire \add_ln90_reg_569_reg[15]_i_1_n_2 ;
  wire \add_ln90_reg_569_reg[15]_i_1_n_3 ;
  wire \add_ln90_reg_569_reg[4]_i_1_n_0 ;
  wire \add_ln90_reg_569_reg[4]_i_1_n_1 ;
  wire \add_ln90_reg_569_reg[4]_i_1_n_2 ;
  wire \add_ln90_reg_569_reg[4]_i_1_n_3 ;
  wire \add_ln90_reg_569_reg[8]_i_1_n_0 ;
  wire \add_ln90_reg_569_reg[8]_i_1_n_1 ;
  wire \add_ln90_reg_569_reg[8]_i_1_n_2 ;
  wire \add_ln90_reg_569_reg[8]_i_1_n_3 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[3]_i_4__0_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [7:0]\ap_CS_fsm_reg[2]_i_2_0 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [9:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_block_state101_in;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ca_AWREADY;
  wire ca_BVALID;
  wire ca_WREADY;
  wire \ca_addr_reg_555[10]_i_10_n_0 ;
  wire \ca_addr_reg_555[10]_i_3_n_0 ;
  wire \ca_addr_reg_555[10]_i_4_n_0 ;
  wire \ca_addr_reg_555[10]_i_5_n_0 ;
  wire \ca_addr_reg_555[10]_i_6_n_0 ;
  wire \ca_addr_reg_555[10]_i_7_n_0 ;
  wire \ca_addr_reg_555[10]_i_8_n_0 ;
  wire \ca_addr_reg_555[10]_i_9_n_0 ;
  wire \ca_addr_reg_555[14]_i_10_n_0 ;
  wire \ca_addr_reg_555[14]_i_3_n_0 ;
  wire \ca_addr_reg_555[14]_i_4_n_0 ;
  wire \ca_addr_reg_555[14]_i_5_n_0 ;
  wire \ca_addr_reg_555[14]_i_6_n_0 ;
  wire \ca_addr_reg_555[14]_i_7_n_0 ;
  wire \ca_addr_reg_555[14]_i_8_n_0 ;
  wire \ca_addr_reg_555[14]_i_9_n_0 ;
  wire \ca_addr_reg_555[18]_i_10_n_0 ;
  wire \ca_addr_reg_555[18]_i_3_n_0 ;
  wire \ca_addr_reg_555[18]_i_4_n_0 ;
  wire \ca_addr_reg_555[18]_i_5_n_0 ;
  wire \ca_addr_reg_555[18]_i_6_n_0 ;
  wire \ca_addr_reg_555[18]_i_7_n_0 ;
  wire \ca_addr_reg_555[18]_i_8_n_0 ;
  wire \ca_addr_reg_555[18]_i_9_n_0 ;
  wire \ca_addr_reg_555[22]_i_10_n_0 ;
  wire \ca_addr_reg_555[22]_i_3_n_0 ;
  wire \ca_addr_reg_555[22]_i_4_n_0 ;
  wire \ca_addr_reg_555[22]_i_5_n_0 ;
  wire \ca_addr_reg_555[22]_i_6_n_0 ;
  wire \ca_addr_reg_555[22]_i_7_n_0 ;
  wire \ca_addr_reg_555[22]_i_8_n_0 ;
  wire \ca_addr_reg_555[22]_i_9_n_0 ;
  wire \ca_addr_reg_555[26]_i_10_n_0 ;
  wire \ca_addr_reg_555[26]_i_3_n_0 ;
  wire \ca_addr_reg_555[26]_i_4_n_0 ;
  wire \ca_addr_reg_555[26]_i_5_n_0 ;
  wire \ca_addr_reg_555[26]_i_6_n_0 ;
  wire \ca_addr_reg_555[26]_i_7_n_0 ;
  wire \ca_addr_reg_555[26]_i_8_n_0 ;
  wire \ca_addr_reg_555[26]_i_9_n_0 ;
  wire \ca_addr_reg_555[29]_i_3_n_0 ;
  wire \ca_addr_reg_555[29]_i_4_n_0 ;
  wire \ca_addr_reg_555[29]_i_5_n_0 ;
  wire \ca_addr_reg_555[29]_i_6_n_0 ;
  wire \ca_addr_reg_555[29]_i_7_n_0 ;
  wire \ca_addr_reg_555[29]_i_8_n_0 ;
  wire \ca_addr_reg_555[29]_i_9_n_0 ;
  wire \ca_addr_reg_555[2]_i_2_n_0 ;
  wire \ca_addr_reg_555[2]_i_3_n_0 ;
  wire \ca_addr_reg_555[2]_i_4_n_0 ;
  wire \ca_addr_reg_555[6]_i_10_n_0 ;
  wire \ca_addr_reg_555[6]_i_3_n_0 ;
  wire \ca_addr_reg_555[6]_i_4_n_0 ;
  wire \ca_addr_reg_555[6]_i_5_n_0 ;
  wire \ca_addr_reg_555[6]_i_6_n_0 ;
  wire \ca_addr_reg_555[6]_i_7_n_0 ;
  wire \ca_addr_reg_555[6]_i_8_n_0 ;
  wire \ca_addr_reg_555[6]_i_9_n_0 ;
  wire \ca_addr_reg_555_reg[10]_i_1_n_0 ;
  wire \ca_addr_reg_555_reg[10]_i_1_n_1 ;
  wire \ca_addr_reg_555_reg[10]_i_1_n_2 ;
  wire \ca_addr_reg_555_reg[10]_i_1_n_3 ;
  wire \ca_addr_reg_555_reg[10]_i_2_n_0 ;
  wire \ca_addr_reg_555_reg[10]_i_2_n_1 ;
  wire \ca_addr_reg_555_reg[10]_i_2_n_2 ;
  wire \ca_addr_reg_555_reg[10]_i_2_n_3 ;
  wire \ca_addr_reg_555_reg[14]_i_1_n_0 ;
  wire \ca_addr_reg_555_reg[14]_i_1_n_1 ;
  wire \ca_addr_reg_555_reg[14]_i_1_n_2 ;
  wire \ca_addr_reg_555_reg[14]_i_1_n_3 ;
  wire \ca_addr_reg_555_reg[14]_i_2_n_0 ;
  wire \ca_addr_reg_555_reg[14]_i_2_n_1 ;
  wire \ca_addr_reg_555_reg[14]_i_2_n_2 ;
  wire \ca_addr_reg_555_reg[14]_i_2_n_3 ;
  wire \ca_addr_reg_555_reg[18]_i_1_n_0 ;
  wire \ca_addr_reg_555_reg[18]_i_1_n_1 ;
  wire \ca_addr_reg_555_reg[18]_i_1_n_2 ;
  wire \ca_addr_reg_555_reg[18]_i_1_n_3 ;
  wire \ca_addr_reg_555_reg[18]_i_2_n_0 ;
  wire \ca_addr_reg_555_reg[18]_i_2_n_1 ;
  wire \ca_addr_reg_555_reg[18]_i_2_n_2 ;
  wire \ca_addr_reg_555_reg[18]_i_2_n_3 ;
  wire \ca_addr_reg_555_reg[22]_i_1_n_0 ;
  wire \ca_addr_reg_555_reg[22]_i_1_n_1 ;
  wire \ca_addr_reg_555_reg[22]_i_1_n_2 ;
  wire \ca_addr_reg_555_reg[22]_i_1_n_3 ;
  wire \ca_addr_reg_555_reg[22]_i_2_n_0 ;
  wire \ca_addr_reg_555_reg[22]_i_2_n_1 ;
  wire \ca_addr_reg_555_reg[22]_i_2_n_2 ;
  wire \ca_addr_reg_555_reg[22]_i_2_n_3 ;
  wire \ca_addr_reg_555_reg[26]_i_1_n_0 ;
  wire \ca_addr_reg_555_reg[26]_i_1_n_1 ;
  wire \ca_addr_reg_555_reg[26]_i_1_n_2 ;
  wire \ca_addr_reg_555_reg[26]_i_1_n_3 ;
  wire \ca_addr_reg_555_reg[26]_i_2_n_0 ;
  wire \ca_addr_reg_555_reg[26]_i_2_n_1 ;
  wire \ca_addr_reg_555_reg[26]_i_2_n_2 ;
  wire \ca_addr_reg_555_reg[26]_i_2_n_3 ;
  wire [30:0]\ca_addr_reg_555_reg[29]_0 ;
  wire \ca_addr_reg_555_reg[29]_i_1_n_2 ;
  wire \ca_addr_reg_555_reg[29]_i_1_n_3 ;
  wire [27:0]\ca_addr_reg_555_reg[29]_i_2_0 ;
  wire \ca_addr_reg_555_reg[29]_i_2_n_1 ;
  wire \ca_addr_reg_555_reg[29]_i_2_n_2 ;
  wire \ca_addr_reg_555_reg[29]_i_2_n_3 ;
  wire \ca_addr_reg_555_reg[2]_i_1_n_0 ;
  wire \ca_addr_reg_555_reg[2]_i_1_n_1 ;
  wire \ca_addr_reg_555_reg[2]_i_1_n_2 ;
  wire \ca_addr_reg_555_reg[2]_i_1_n_3 ;
  wire \ca_addr_reg_555_reg[6]_i_1_n_0 ;
  wire \ca_addr_reg_555_reg[6]_i_1_n_1 ;
  wire \ca_addr_reg_555_reg[6]_i_1_n_2 ;
  wire \ca_addr_reg_555_reg[6]_i_1_n_3 ;
  wire \ca_addr_reg_555_reg[6]_i_2_n_0 ;
  wire \ca_addr_reg_555_reg[6]_i_2_n_1 ;
  wire \ca_addr_reg_555_reg[6]_i_2_n_2 ;
  wire \ca_addr_reg_555_reg[6]_i_2_n_3 ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire first_iter_0_reg_179;
  wire first_iter_0_reg_1790;
  wire grp_sa_store_1_fu_360_ap_done;
  wire grp_sa_store_1_fu_360_ap_start_reg;
  wire \i_fu_130_reg_n_0_[0] ;
  wire \i_fu_130_reg_n_0_[10] ;
  wire \i_fu_130_reg_n_0_[11] ;
  wire \i_fu_130_reg_n_0_[12] ;
  wire \i_fu_130_reg_n_0_[13] ;
  wire \i_fu_130_reg_n_0_[14] ;
  wire \i_fu_130_reg_n_0_[15] ;
  wire \i_fu_130_reg_n_0_[1] ;
  wire \i_fu_130_reg_n_0_[2] ;
  wire \i_fu_130_reg_n_0_[3] ;
  wire \i_fu_130_reg_n_0_[4] ;
  wire \i_fu_130_reg_n_0_[5] ;
  wire \i_fu_130_reg_n_0_[6] ;
  wire \i_fu_130_reg_n_0_[7] ;
  wire \i_fu_130_reg_n_0_[8] ;
  wire \i_fu_130_reg_n_0_[9] ;
  wire icmp_ln88_fu_234_p2;
  wire icmp_ln90_1_fu_493_p2;
  wire icmp_ln90_1_reg_580;
  wire \icmp_ln90_1_reg_580[0]_i_3_n_0 ;
  wire \icmp_ln90_1_reg_580[0]_i_4_n_0 ;
  wire \icmp_ln90_1_reg_580[0]_i_5_n_0 ;
  wire \icmp_ln90_1_reg_580[0]_i_6_n_0 ;
  wire \icmp_ln90_1_reg_580[0]_i_7_n_0 ;
  wire \icmp_ln90_1_reg_580[0]_i_8_n_0 ;
  wire \icmp_ln90_1_reg_580_reg[0]_i_1_n_3 ;
  wire \icmp_ln90_1_reg_580_reg[0]_i_2_n_0 ;
  wire \icmp_ln90_1_reg_580_reg[0]_i_2_n_1 ;
  wire \icmp_ln90_1_reg_580_reg[0]_i_2_n_2 ;
  wire \icmp_ln90_1_reg_580_reg[0]_i_2_n_3 ;
  wire icmp_ln90_fu_287_p2;
  wire [15:0]j_reg_193;
  wire mOutPtr18_out;
  wire [31:0]m_axi_ca_WDATA;
  wire [29:0]phi_mul_fu_126;
  wire pop_3;
  wire pop_4;
  wire push_2;
  wire [29:0]sext_ln90_fu_273_p1;
  wire [31:0]shell_top_sa_pe_ba_0_0;
  wire [31:0]shell_top_sa_pe_ba_0_1;
  wire [31:0]shell_top_sa_pe_ba_0_2;
  wire [31:0]shell_top_sa_pe_ba_0_3;
  wire [31:0]shell_top_sa_pe_ba_1_0;
  wire [31:0]shell_top_sa_pe_ba_1_1;
  wire [31:0]shell_top_sa_pe_ba_1_2;
  wire [31:0]shell_top_sa_pe_ba_1_3;
  wire [31:0]shell_top_sa_pe_ba_2_0;
  wire [31:0]shell_top_sa_pe_ba_2_1;
  wire [31:0]shell_top_sa_pe_ba_2_2;
  wire [31:0]shell_top_sa_pe_ba_2_3;
  wire [31:0]shell_top_sa_pe_ba_3_0;
  wire [31:0]shell_top_sa_pe_ba_3_1;
  wire [31:0]shell_top_sa_pe_ba_3_2;
  wire [31:0]shell_top_sa_pe_ba_3_3;
  wire [31:0]tmp_4_i_fu_470_p11;
  wire \tmp_4_i_reg_575[0]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[0]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[0]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[0]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[10]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[10]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[10]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[10]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[11]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[11]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[11]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[11]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[12]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[12]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[12]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[12]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[13]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[13]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[13]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[13]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[14]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[14]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[14]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[14]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[15]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[15]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[15]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[15]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[16]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[16]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[16]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[16]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[17]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[17]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[17]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[17]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[18]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[18]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[18]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[18]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[19]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[19]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[19]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[19]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[1]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[1]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[1]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[1]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[20]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[20]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[20]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[20]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[21]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[21]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[21]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[21]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[22]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[22]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[22]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[22]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[23]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[23]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[23]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[23]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[24]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[24]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[24]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[24]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[25]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[25]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[25]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[25]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[26]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[26]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[26]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[26]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[27]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[27]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[27]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[27]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[28]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[28]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[28]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[28]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[29]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[29]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[29]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[29]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[2]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[2]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[2]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[2]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[30]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[30]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[30]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[30]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[31]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[31]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[31]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[31]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[3]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[3]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[3]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[3]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[4]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[4]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[4]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[4]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[5]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[5]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[5]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[5]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[6]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[6]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[6]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[6]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[7]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[7]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[7]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[7]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[8]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[8]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[8]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[8]_i_7_n_0 ;
  wire \tmp_4_i_reg_575[9]_i_4_n_0 ;
  wire \tmp_4_i_reg_575[9]_i_5_n_0 ;
  wire \tmp_4_i_reg_575[9]_i_6_n_0 ;
  wire \tmp_4_i_reg_575[9]_i_7_n_0 ;
  wire \tmp_4_i_reg_575_reg[0]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[0]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[10]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[10]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[11]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[11]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[12]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[12]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[13]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[13]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[14]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[14]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[15]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[15]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[16]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[16]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[17]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[17]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[18]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[18]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[19]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[19]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[1]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[1]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[20]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[20]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[21]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[21]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[22]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[22]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[23]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[23]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[24]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[24]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[25]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[25]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[26]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[26]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[27]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[27]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[28]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[28]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[29]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[29]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[2]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[2]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[30]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[30]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[31]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[31]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[3]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[3]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[4]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[4]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[5]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[5]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[6]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[6]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[7]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[7]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[8]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[8]_i_3_n_0 ;
  wire \tmp_4_i_reg_575_reg[9]_i_2_n_0 ;
  wire \tmp_4_i_reg_575_reg[9]_i_3_n_0 ;
  wire [7:0]trunc_ln133_reg_818;
  wire [1:0]trunc_ln88_reg_561;
  wire [15:0]zext_ln88_reg_532;
  wire [15:0]\zext_ln88_reg_532_reg[15]_0 ;
  wire [45:0]\zext_ln90_reg_537_reg[15]_0 ;
  wire [15:0]\zext_ln90_reg_537_reg[15]_1 ;
  wire [3:2]\NLW_add_ln88_2_reg_550_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln88_2_reg_550_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln88_3_reg_542_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln88_3_reg_542_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln90_reg_569_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln90_reg_569_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ca_addr_reg_555_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ca_addr_reg_555_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_ca_addr_reg_555_reg[29]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_ca_addr_reg_555_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln90_1_reg_580_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln90_1_reg_580_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln90_1_reg_580_reg[0]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln88_2_reg_550[0]_i_1 
       (.I0(\i_fu_130_reg_n_0_[0] ),
        .O(add_ln88_2_fu_239_p2[0]));
  FDRE \add_ln88_2_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[0]),
        .Q(add_ln88_2_reg_550[0]),
        .R(1'b0));
  FDRE \add_ln88_2_reg_550_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[10]),
        .Q(add_ln88_2_reg_550[10]),
        .R(1'b0));
  FDRE \add_ln88_2_reg_550_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[11]),
        .Q(add_ln88_2_reg_550[11]),
        .R(1'b0));
  FDRE \add_ln88_2_reg_550_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[12]),
        .Q(add_ln88_2_reg_550[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln88_2_reg_550_reg[12]_i_1 
       (.CI(\add_ln88_2_reg_550_reg[8]_i_1_n_0 ),
        .CO({\add_ln88_2_reg_550_reg[12]_i_1_n_0 ,\add_ln88_2_reg_550_reg[12]_i_1_n_1 ,\add_ln88_2_reg_550_reg[12]_i_1_n_2 ,\add_ln88_2_reg_550_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln88_2_fu_239_p2[12:9]),
        .S({\i_fu_130_reg_n_0_[12] ,\i_fu_130_reg_n_0_[11] ,\i_fu_130_reg_n_0_[10] ,\i_fu_130_reg_n_0_[9] }));
  FDRE \add_ln88_2_reg_550_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[13]),
        .Q(add_ln88_2_reg_550[13]),
        .R(1'b0));
  FDRE \add_ln88_2_reg_550_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[14]),
        .Q(add_ln88_2_reg_550[14]),
        .R(1'b0));
  FDRE \add_ln88_2_reg_550_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[15]),
        .Q(add_ln88_2_reg_550[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln88_2_reg_550_reg[15]_i_1 
       (.CI(\add_ln88_2_reg_550_reg[12]_i_1_n_0 ),
        .CO({\NLW_add_ln88_2_reg_550_reg[15]_i_1_CO_UNCONNECTED [3:2],\add_ln88_2_reg_550_reg[15]_i_1_n_2 ,\add_ln88_2_reg_550_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln88_2_reg_550_reg[15]_i_1_O_UNCONNECTED [3],add_ln88_2_fu_239_p2[15:13]}),
        .S({1'b0,\i_fu_130_reg_n_0_[15] ,\i_fu_130_reg_n_0_[14] ,\i_fu_130_reg_n_0_[13] }));
  FDRE \add_ln88_2_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[1]),
        .Q(add_ln88_2_reg_550[1]),
        .R(1'b0));
  FDRE \add_ln88_2_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[2]),
        .Q(add_ln88_2_reg_550[2]),
        .R(1'b0));
  FDRE \add_ln88_2_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[3]),
        .Q(add_ln88_2_reg_550[3]),
        .R(1'b0));
  FDRE \add_ln88_2_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[4]),
        .Q(add_ln88_2_reg_550[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln88_2_reg_550_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln88_2_reg_550_reg[4]_i_1_n_0 ,\add_ln88_2_reg_550_reg[4]_i_1_n_1 ,\add_ln88_2_reg_550_reg[4]_i_1_n_2 ,\add_ln88_2_reg_550_reg[4]_i_1_n_3 }),
        .CYINIT(\i_fu_130_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln88_2_fu_239_p2[4:1]),
        .S({\i_fu_130_reg_n_0_[4] ,\i_fu_130_reg_n_0_[3] ,\i_fu_130_reg_n_0_[2] ,\i_fu_130_reg_n_0_[1] }));
  FDRE \add_ln88_2_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[5]),
        .Q(add_ln88_2_reg_550[5]),
        .R(1'b0));
  FDRE \add_ln88_2_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[6]),
        .Q(add_ln88_2_reg_550[6]),
        .R(1'b0));
  FDRE \add_ln88_2_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[7]),
        .Q(add_ln88_2_reg_550[7]),
        .R(1'b0));
  FDRE \add_ln88_2_reg_550_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[8]),
        .Q(add_ln88_2_reg_550[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln88_2_reg_550_reg[8]_i_1 
       (.CI(\add_ln88_2_reg_550_reg[4]_i_1_n_0 ),
        .CO({\add_ln88_2_reg_550_reg[8]_i_1_n_0 ,\add_ln88_2_reg_550_reg[8]_i_1_n_1 ,\add_ln88_2_reg_550_reg[8]_i_1_n_2 ,\add_ln88_2_reg_550_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln88_2_fu_239_p2[8:5]),
        .S({\i_fu_130_reg_n_0_[8] ,\i_fu_130_reg_n_0_[7] ,\i_fu_130_reg_n_0_[6] ,\i_fu_130_reg_n_0_[5] }));
  FDRE \add_ln88_2_reg_550_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_2_fu_239_p2[9]),
        .Q(add_ln88_2_reg_550[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[11]_i_2 
       (.I0(phi_mul_fu_126[11]),
        .I1(zext_ln88_reg_532[11]),
        .O(\add_ln88_3_reg_542[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[11]_i_3 
       (.I0(phi_mul_fu_126[10]),
        .I1(zext_ln88_reg_532[10]),
        .O(\add_ln88_3_reg_542[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[11]_i_4 
       (.I0(phi_mul_fu_126[9]),
        .I1(zext_ln88_reg_532[9]),
        .O(\add_ln88_3_reg_542[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[11]_i_5 
       (.I0(phi_mul_fu_126[8]),
        .I1(zext_ln88_reg_532[8]),
        .O(\add_ln88_3_reg_542[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[15]_i_2 
       (.I0(phi_mul_fu_126[15]),
        .I1(zext_ln88_reg_532[15]),
        .O(\add_ln88_3_reg_542[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[15]_i_3 
       (.I0(phi_mul_fu_126[14]),
        .I1(zext_ln88_reg_532[14]),
        .O(\add_ln88_3_reg_542[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[15]_i_4 
       (.I0(phi_mul_fu_126[13]),
        .I1(zext_ln88_reg_532[13]),
        .O(\add_ln88_3_reg_542[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[15]_i_5 
       (.I0(phi_mul_fu_126[12]),
        .I1(zext_ln88_reg_532[12]),
        .O(\add_ln88_3_reg_542[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[3]_i_2 
       (.I0(phi_mul_fu_126[3]),
        .I1(zext_ln88_reg_532[3]),
        .O(\add_ln88_3_reg_542[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[3]_i_3 
       (.I0(phi_mul_fu_126[2]),
        .I1(zext_ln88_reg_532[2]),
        .O(\add_ln88_3_reg_542[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[3]_i_4 
       (.I0(phi_mul_fu_126[1]),
        .I1(zext_ln88_reg_532[1]),
        .O(\add_ln88_3_reg_542[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[3]_i_5 
       (.I0(phi_mul_fu_126[0]),
        .I1(zext_ln88_reg_532[0]),
        .O(\add_ln88_3_reg_542[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[7]_i_2 
       (.I0(phi_mul_fu_126[7]),
        .I1(zext_ln88_reg_532[7]),
        .O(\add_ln88_3_reg_542[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[7]_i_3 
       (.I0(phi_mul_fu_126[6]),
        .I1(zext_ln88_reg_532[6]),
        .O(\add_ln88_3_reg_542[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[7]_i_4 
       (.I0(phi_mul_fu_126[5]),
        .I1(zext_ln88_reg_532[5]),
        .O(\add_ln88_3_reg_542[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln88_3_reg_542[7]_i_5 
       (.I0(phi_mul_fu_126[4]),
        .I1(zext_ln88_reg_532[4]),
        .O(\add_ln88_3_reg_542[7]_i_5_n_0 ));
  FDRE \add_ln88_3_reg_542_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[0]),
        .Q(add_ln88_3_reg_542[0]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[10]),
        .Q(add_ln88_3_reg_542[10]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[11]),
        .Q(add_ln88_3_reg_542[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln88_3_reg_542_reg[11]_i_1 
       (.CI(\add_ln88_3_reg_542_reg[7]_i_1_n_0 ),
        .CO({\add_ln88_3_reg_542_reg[11]_i_1_n_0 ,\add_ln88_3_reg_542_reg[11]_i_1_n_1 ,\add_ln88_3_reg_542_reg[11]_i_1_n_2 ,\add_ln88_3_reg_542_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_126[11:8]),
        .O(add_ln88_3_fu_229_p2[11:8]),
        .S({\add_ln88_3_reg_542[11]_i_2_n_0 ,\add_ln88_3_reg_542[11]_i_3_n_0 ,\add_ln88_3_reg_542[11]_i_4_n_0 ,\add_ln88_3_reg_542[11]_i_5_n_0 }));
  FDRE \add_ln88_3_reg_542_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[12]),
        .Q(add_ln88_3_reg_542[12]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[13]),
        .Q(add_ln88_3_reg_542[13]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[14]),
        .Q(add_ln88_3_reg_542[14]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[15]),
        .Q(add_ln88_3_reg_542[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln88_3_reg_542_reg[15]_i_1 
       (.CI(\add_ln88_3_reg_542_reg[11]_i_1_n_0 ),
        .CO({\add_ln88_3_reg_542_reg[15]_i_1_n_0 ,\add_ln88_3_reg_542_reg[15]_i_1_n_1 ,\add_ln88_3_reg_542_reg[15]_i_1_n_2 ,\add_ln88_3_reg_542_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_126[15:12]),
        .O(add_ln88_3_fu_229_p2[15:12]),
        .S({\add_ln88_3_reg_542[15]_i_2_n_0 ,\add_ln88_3_reg_542[15]_i_3_n_0 ,\add_ln88_3_reg_542[15]_i_4_n_0 ,\add_ln88_3_reg_542[15]_i_5_n_0 }));
  FDRE \add_ln88_3_reg_542_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[16]),
        .Q(add_ln88_3_reg_542[16]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[17]),
        .Q(add_ln88_3_reg_542[17]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[18]),
        .Q(add_ln88_3_reg_542[18]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[19]),
        .Q(add_ln88_3_reg_542[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln88_3_reg_542_reg[19]_i_1 
       (.CI(\add_ln88_3_reg_542_reg[15]_i_1_n_0 ),
        .CO({\add_ln88_3_reg_542_reg[19]_i_1_n_0 ,\add_ln88_3_reg_542_reg[19]_i_1_n_1 ,\add_ln88_3_reg_542_reg[19]_i_1_n_2 ,\add_ln88_3_reg_542_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_126[19:16]),
        .O(add_ln88_3_fu_229_p2[19:16]),
        .S(phi_mul_fu_126[19:16]));
  FDRE \add_ln88_3_reg_542_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[1]),
        .Q(add_ln88_3_reg_542[1]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[20]),
        .Q(add_ln88_3_reg_542[20]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[21]),
        .Q(add_ln88_3_reg_542[21]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[22]),
        .Q(add_ln88_3_reg_542[22]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[23]),
        .Q(add_ln88_3_reg_542[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln88_3_reg_542_reg[23]_i_1 
       (.CI(\add_ln88_3_reg_542_reg[19]_i_1_n_0 ),
        .CO({\add_ln88_3_reg_542_reg[23]_i_1_n_0 ,\add_ln88_3_reg_542_reg[23]_i_1_n_1 ,\add_ln88_3_reg_542_reg[23]_i_1_n_2 ,\add_ln88_3_reg_542_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_126[23:20]),
        .O(add_ln88_3_fu_229_p2[23:20]),
        .S(phi_mul_fu_126[23:20]));
  FDRE \add_ln88_3_reg_542_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[24]),
        .Q(add_ln88_3_reg_542[24]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[25]),
        .Q(add_ln88_3_reg_542[25]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[26]),
        .Q(add_ln88_3_reg_542[26]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[27]),
        .Q(add_ln88_3_reg_542[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln88_3_reg_542_reg[27]_i_1 
       (.CI(\add_ln88_3_reg_542_reg[23]_i_1_n_0 ),
        .CO({\add_ln88_3_reg_542_reg[27]_i_1_n_0 ,\add_ln88_3_reg_542_reg[27]_i_1_n_1 ,\add_ln88_3_reg_542_reg[27]_i_1_n_2 ,\add_ln88_3_reg_542_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_126[27:24]),
        .O(add_ln88_3_fu_229_p2[27:24]),
        .S(phi_mul_fu_126[27:24]));
  FDRE \add_ln88_3_reg_542_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[28]),
        .Q(add_ln88_3_reg_542[28]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[29]),
        .Q(add_ln88_3_reg_542[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln88_3_reg_542_reg[29]_i_1 
       (.CI(\add_ln88_3_reg_542_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln88_3_reg_542_reg[29]_i_1_CO_UNCONNECTED [3:1],\add_ln88_3_reg_542_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_fu_126[28]}),
        .O({\NLW_add_ln88_3_reg_542_reg[29]_i_1_O_UNCONNECTED [3:2],add_ln88_3_fu_229_p2[29:28]}),
        .S({1'b0,1'b0,phi_mul_fu_126[29:28]}));
  FDRE \add_ln88_3_reg_542_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[2]),
        .Q(add_ln88_3_reg_542[2]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[3]),
        .Q(add_ln88_3_reg_542[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln88_3_reg_542_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln88_3_reg_542_reg[3]_i_1_n_0 ,\add_ln88_3_reg_542_reg[3]_i_1_n_1 ,\add_ln88_3_reg_542_reg[3]_i_1_n_2 ,\add_ln88_3_reg_542_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_126[3:0]),
        .O(add_ln88_3_fu_229_p2[3:0]),
        .S({\add_ln88_3_reg_542[3]_i_2_n_0 ,\add_ln88_3_reg_542[3]_i_3_n_0 ,\add_ln88_3_reg_542[3]_i_4_n_0 ,\add_ln88_3_reg_542[3]_i_5_n_0 }));
  FDRE \add_ln88_3_reg_542_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[4]),
        .Q(add_ln88_3_reg_542[4]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[5]),
        .Q(add_ln88_3_reg_542[5]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[6]),
        .Q(add_ln88_3_reg_542[6]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[7]),
        .Q(add_ln88_3_reg_542[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln88_3_reg_542_reg[7]_i_1 
       (.CI(\add_ln88_3_reg_542_reg[3]_i_1_n_0 ),
        .CO({\add_ln88_3_reg_542_reg[7]_i_1_n_0 ,\add_ln88_3_reg_542_reg[7]_i_1_n_1 ,\add_ln88_3_reg_542_reg[7]_i_1_n_2 ,\add_ln88_3_reg_542_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_126[7:4]),
        .O(add_ln88_3_fu_229_p2[7:4]),
        .S({\add_ln88_3_reg_542[7]_i_2_n_0 ,\add_ln88_3_reg_542[7]_i_3_n_0 ,\add_ln88_3_reg_542[7]_i_4_n_0 ,\add_ln88_3_reg_542[7]_i_5_n_0 }));
  FDRE \add_ln88_3_reg_542_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[8]),
        .Q(add_ln88_3_reg_542[8]),
        .R(1'b0));
  FDRE \add_ln88_3_reg_542_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln88_3_fu_229_p2[9]),
        .Q(add_ln88_3_reg_542[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln90_reg_569[0]_i_1 
       (.I0(j_reg_193[0]),
        .O(add_ln90_fu_292_p2[0]));
  FDRE \add_ln90_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[0]),
        .Q(add_ln90_reg_569[0]),
        .R(1'b0));
  FDRE \add_ln90_reg_569_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[10]),
        .Q(add_ln90_reg_569[10]),
        .R(1'b0));
  FDRE \add_ln90_reg_569_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[11]),
        .Q(add_ln90_reg_569[11]),
        .R(1'b0));
  FDRE \add_ln90_reg_569_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[12]),
        .Q(add_ln90_reg_569[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_569_reg[12]_i_1 
       (.CI(\add_ln90_reg_569_reg[8]_i_1_n_0 ),
        .CO({\add_ln90_reg_569_reg[12]_i_1_n_0 ,\add_ln90_reg_569_reg[12]_i_1_n_1 ,\add_ln90_reg_569_reg[12]_i_1_n_2 ,\add_ln90_reg_569_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_fu_292_p2[12:9]),
        .S(j_reg_193[12:9]));
  FDRE \add_ln90_reg_569_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[13]),
        .Q(add_ln90_reg_569[13]),
        .R(1'b0));
  FDRE \add_ln90_reg_569_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[14]),
        .Q(add_ln90_reg_569[14]),
        .R(1'b0));
  FDRE \add_ln90_reg_569_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[15]),
        .Q(add_ln90_reg_569[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_569_reg[15]_i_1 
       (.CI(\add_ln90_reg_569_reg[12]_i_1_n_0 ),
        .CO({\NLW_add_ln90_reg_569_reg[15]_i_1_CO_UNCONNECTED [3:2],\add_ln90_reg_569_reg[15]_i_1_n_2 ,\add_ln90_reg_569_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln90_reg_569_reg[15]_i_1_O_UNCONNECTED [3],add_ln90_fu_292_p2[15:13]}),
        .S({1'b0,j_reg_193[15:13]}));
  FDRE \add_ln90_reg_569_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[1]),
        .Q(add_ln90_reg_569[1]),
        .R(1'b0));
  FDRE \add_ln90_reg_569_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[2]),
        .Q(add_ln90_reg_569[2]),
        .R(1'b0));
  FDRE \add_ln90_reg_569_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[3]),
        .Q(add_ln90_reg_569[3]),
        .R(1'b0));
  FDRE \add_ln90_reg_569_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[4]),
        .Q(add_ln90_reg_569[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_569_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln90_reg_569_reg[4]_i_1_n_0 ,\add_ln90_reg_569_reg[4]_i_1_n_1 ,\add_ln90_reg_569_reg[4]_i_1_n_2 ,\add_ln90_reg_569_reg[4]_i_1_n_3 }),
        .CYINIT(j_reg_193[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_fu_292_p2[4:1]),
        .S(j_reg_193[4:1]));
  FDRE \add_ln90_reg_569_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[5]),
        .Q(add_ln90_reg_569[5]),
        .R(1'b0));
  FDRE \add_ln90_reg_569_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[6]),
        .Q(add_ln90_reg_569[6]),
        .R(1'b0));
  FDRE \add_ln90_reg_569_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[7]),
        .Q(add_ln90_reg_569[7]),
        .R(1'b0));
  FDRE \add_ln90_reg_569_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[8]),
        .Q(add_ln90_reg_569[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_569_reg[8]_i_1 
       (.CI(\add_ln90_reg_569_reg[4]_i_1_n_0 ),
        .CO({\add_ln90_reg_569_reg[8]_i_1_n_0 ,\add_ln90_reg_569_reg[8]_i_1_n_1 ,\add_ln90_reg_569_reg[8]_i_1_n_2 ,\add_ln90_reg_569_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_fu_292_p2[8:5]),
        .S(j_reg_193[8:5]));
  FDRE \add_ln90_reg_569_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln90_fu_292_p2[9]),
        .Q(add_ln90_reg_569[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln88_fu_234_p2),
        .I2(ap_CS_fsm_state1),
        .I3(grp_sa_store_1_fu_360_ap_start_reg),
        .O(grp_sa_store_1_fu_360_ap_done));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(icmp_ln90_fu_287_p2),
        .I1(ap_CS_fsm_state3),
        .I2(grp_sa_store_1_fu_360_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hDD5DCC0C)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(icmp_ln88_fu_234_p2),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln90_1_reg_580),
        .I3(ca_BVALID),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\ap_CS_fsm_reg[2]_i_2_0 [7]),
        .I1(\i_fu_130_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\ap_CS_fsm_reg[2]_i_2_0 [6]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [5]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [4]),
        .I3(\i_fu_130_reg_n_0_[12] ),
        .I4(\i_fu_130_reg_n_0_[13] ),
        .I5(\i_fu_130_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\ap_CS_fsm_reg[2]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [2]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [1]),
        .I3(\i_fu_130_reg_n_0_[9] ),
        .I4(\i_fu_130_reg_n_0_[10] ),
        .I5(\i_fu_130_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\ap_CS_fsm_reg[2]_i_2_0 [0]),
        .I1(trunc_ln133_reg_818[6]),
        .I2(trunc_ln133_reg_818[7]),
        .I3(\i_fu_130_reg_n_0_[6] ),
        .I4(\i_fu_130_reg_n_0_[7] ),
        .I5(\i_fu_130_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(trunc_ln133_reg_818[5]),
        .I1(trunc_ln133_reg_818[4]),
        .I2(trunc_ln133_reg_818[3]),
        .I3(\i_fu_130_reg_n_0_[3] ),
        .I4(\i_fu_130_reg_n_0_[4] ),
        .I5(\i_fu_130_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(trunc_ln133_reg_818[2]),
        .I1(trunc_ln133_reg_818[1]),
        .I2(trunc_ln133_reg_818[0]),
        .I3(\i_fu_130_reg_n_0_[0] ),
        .I4(\i_fu_130_reg_n_0_[1] ),
        .I5(\i_fu_130_reg_n_0_[2] ),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(icmp_ln90_fu_287_p2),
        .I1(ap_CS_fsm_state3),
        .I2(ca_AWREADY),
        .I3(first_iter_0_reg_179),
        .I4(ap_CS_fsm_state4),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[3]_i_4__0 
       (.I0(\zext_ln90_reg_537_reg[15]_1 [15]),
        .I1(j_reg_193[15]),
        .O(\ap_CS_fsm[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(\zext_ln90_reg_537_reg[15]_1 [14]),
        .I1(\zext_ln90_reg_537_reg[15]_1 [13]),
        .I2(j_reg_193[12]),
        .I3(\zext_ln90_reg_537_reg[15]_1 [12]),
        .I4(j_reg_193[13]),
        .I5(j_reg_193[14]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(\zext_ln90_reg_537_reg[15]_1 [11]),
        .I1(\zext_ln90_reg_537_reg[15]_1 [10]),
        .I2(j_reg_193[9]),
        .I3(\zext_ln90_reg_537_reg[15]_1 [9]),
        .I4(j_reg_193[10]),
        .I5(j_reg_193[11]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(\zext_ln90_reg_537_reg[15]_1 [8]),
        .I1(\zext_ln90_reg_537_reg[15]_1 [7]),
        .I2(j_reg_193[6]),
        .I3(\zext_ln90_reg_537_reg[15]_1 [6]),
        .I4(j_reg_193[7]),
        .I5(j_reg_193[8]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(\zext_ln90_reg_537_reg[15]_1 [5]),
        .I1(\zext_ln90_reg_537_reg[15]_1 [4]),
        .I2(j_reg_193[3]),
        .I3(\zext_ln90_reg_537_reg[15]_1 [3]),
        .I4(j_reg_193[4]),
        .I5(j_reg_193[5]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(\zext_ln90_reg_537_reg[15]_1 [2]),
        .I1(\zext_ln90_reg_537_reg[15]_1 [1]),
        .I2(\zext_ln90_reg_537_reg[15]_1 [0]),
        .I3(j_reg_193[1]),
        .I4(j_reg_193[0]),
        .I5(j_reg_193[2]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hD0D0FFD0)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(first_iter_0_reg_179),
        .I1(ca_AWREADY),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state5),
        .I4(ca_WREADY),
        .O(ap_NS_fsm[4]));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(ca_WREADY),
        .I2(icmp_ln90_1_reg_580),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF77070000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln88_fu_234_p2),
        .I2(ap_CS_fsm_state1),
        .I3(grp_sa_store_1_fu_360_ap_start_reg),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hF4440000)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(grp_sa_store_1_fu_360_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(icmp_ln88_fu_234_p2),
        .I3(ap_CS_fsm_state2),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF08F80808)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(ca_WREADY),
        .I2(icmp_ln90_1_reg_580),
        .I3(ca_BVALID),
        .I4(ap_CS_fsm_state10),
        .I5(\ap_CS_fsm_reg_n_0_[8] ),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sa_store_1_fu_360_ap_done),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED [3:2],icmp_ln88_fu_234_p2,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4_n_0 ,\ap_CS_fsm[2]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3_n_0 ,\ap_CS_fsm_reg[2]_i_3_n_1 ,\ap_CS_fsm_reg[2]_i_3_n_2 ,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6_n_0 ,\ap_CS_fsm[2]_i_7_n_0 ,\ap_CS_fsm[2]_i_8_n_0 ,\ap_CS_fsm[2]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED [3:2],icmp_ln90_fu_287_p2,\ap_CS_fsm_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4__0_n_0 ,\ap_CS_fsm[3]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3_n_0 ,\ap_CS_fsm_reg[3]_i_3_n_1 ,\ap_CS_fsm_reg[3]_i_3_n_2 ,\ap_CS_fsm_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_6_n_0 ,\ap_CS_fsm[3]_i_7_n_0 ,\ap_CS_fsm[3]_i_8_n_0 ,\ap_CS_fsm[3]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[10]_i_10 
       (.I0(phi_mul_fu_126[6]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [4]),
        .O(\ca_addr_reg_555[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[10]_i_3 
       (.I0(add_ln88_fu_245_p2[10]),
        .I1(\ca_addr_reg_555_reg[29]_0 [11]),
        .O(\ca_addr_reg_555[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[10]_i_4 
       (.I0(add_ln88_fu_245_p2[9]),
        .I1(\ca_addr_reg_555_reg[29]_0 [10]),
        .O(\ca_addr_reg_555[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[10]_i_5 
       (.I0(add_ln88_fu_245_p2[8]),
        .I1(\ca_addr_reg_555_reg[29]_0 [9]),
        .O(\ca_addr_reg_555[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[10]_i_6 
       (.I0(add_ln88_fu_245_p2[7]),
        .I1(\ca_addr_reg_555_reg[29]_0 [8]),
        .O(\ca_addr_reg_555[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[10]_i_7 
       (.I0(phi_mul_fu_126[9]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [7]),
        .O(\ca_addr_reg_555[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[10]_i_8 
       (.I0(phi_mul_fu_126[8]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [6]),
        .O(\ca_addr_reg_555[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[10]_i_9 
       (.I0(phi_mul_fu_126[7]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [5]),
        .O(\ca_addr_reg_555[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[14]_i_10 
       (.I0(phi_mul_fu_126[10]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [8]),
        .O(\ca_addr_reg_555[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[14]_i_3 
       (.I0(add_ln88_fu_245_p2[14]),
        .I1(\ca_addr_reg_555_reg[29]_0 [15]),
        .O(\ca_addr_reg_555[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[14]_i_4 
       (.I0(add_ln88_fu_245_p2[13]),
        .I1(\ca_addr_reg_555_reg[29]_0 [14]),
        .O(\ca_addr_reg_555[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[14]_i_5 
       (.I0(add_ln88_fu_245_p2[12]),
        .I1(\ca_addr_reg_555_reg[29]_0 [13]),
        .O(\ca_addr_reg_555[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[14]_i_6 
       (.I0(add_ln88_fu_245_p2[11]),
        .I1(\ca_addr_reg_555_reg[29]_0 [12]),
        .O(\ca_addr_reg_555[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[14]_i_7 
       (.I0(phi_mul_fu_126[13]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [11]),
        .O(\ca_addr_reg_555[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[14]_i_8 
       (.I0(phi_mul_fu_126[12]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [10]),
        .O(\ca_addr_reg_555[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[14]_i_9 
       (.I0(phi_mul_fu_126[11]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [9]),
        .O(\ca_addr_reg_555[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[18]_i_10 
       (.I0(phi_mul_fu_126[14]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [12]),
        .O(\ca_addr_reg_555[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[18]_i_3 
       (.I0(add_ln88_fu_245_p2[18]),
        .I1(\ca_addr_reg_555_reg[29]_0 [19]),
        .O(\ca_addr_reg_555[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[18]_i_4 
       (.I0(add_ln88_fu_245_p2[17]),
        .I1(\ca_addr_reg_555_reg[29]_0 [18]),
        .O(\ca_addr_reg_555[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[18]_i_5 
       (.I0(add_ln88_fu_245_p2[16]),
        .I1(\ca_addr_reg_555_reg[29]_0 [17]),
        .O(\ca_addr_reg_555[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[18]_i_6 
       (.I0(add_ln88_fu_245_p2[15]),
        .I1(\ca_addr_reg_555_reg[29]_0 [16]),
        .O(\ca_addr_reg_555[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[18]_i_7 
       (.I0(phi_mul_fu_126[17]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [15]),
        .O(\ca_addr_reg_555[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[18]_i_8 
       (.I0(phi_mul_fu_126[16]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [14]),
        .O(\ca_addr_reg_555[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[18]_i_9 
       (.I0(phi_mul_fu_126[15]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [13]),
        .O(\ca_addr_reg_555[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[22]_i_10 
       (.I0(phi_mul_fu_126[18]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [16]),
        .O(\ca_addr_reg_555[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[22]_i_3 
       (.I0(add_ln88_fu_245_p2[22]),
        .I1(\ca_addr_reg_555_reg[29]_0 [23]),
        .O(\ca_addr_reg_555[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[22]_i_4 
       (.I0(add_ln88_fu_245_p2[21]),
        .I1(\ca_addr_reg_555_reg[29]_0 [22]),
        .O(\ca_addr_reg_555[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[22]_i_5 
       (.I0(add_ln88_fu_245_p2[20]),
        .I1(\ca_addr_reg_555_reg[29]_0 [21]),
        .O(\ca_addr_reg_555[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[22]_i_6 
       (.I0(add_ln88_fu_245_p2[19]),
        .I1(\ca_addr_reg_555_reg[29]_0 [20]),
        .O(\ca_addr_reg_555[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[22]_i_7 
       (.I0(phi_mul_fu_126[21]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [19]),
        .O(\ca_addr_reg_555[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[22]_i_8 
       (.I0(phi_mul_fu_126[20]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [18]),
        .O(\ca_addr_reg_555[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[22]_i_9 
       (.I0(phi_mul_fu_126[19]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [17]),
        .O(\ca_addr_reg_555[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[26]_i_10 
       (.I0(phi_mul_fu_126[22]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [20]),
        .O(\ca_addr_reg_555[26]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[26]_i_3 
       (.I0(add_ln88_fu_245_p2[26]),
        .I1(\ca_addr_reg_555_reg[29]_0 [27]),
        .O(\ca_addr_reg_555[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[26]_i_4 
       (.I0(add_ln88_fu_245_p2[25]),
        .I1(\ca_addr_reg_555_reg[29]_0 [26]),
        .O(\ca_addr_reg_555[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[26]_i_5 
       (.I0(add_ln88_fu_245_p2[24]),
        .I1(\ca_addr_reg_555_reg[29]_0 [25]),
        .O(\ca_addr_reg_555[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[26]_i_6 
       (.I0(add_ln88_fu_245_p2[23]),
        .I1(\ca_addr_reg_555_reg[29]_0 [24]),
        .O(\ca_addr_reg_555[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[26]_i_7 
       (.I0(phi_mul_fu_126[25]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [23]),
        .O(\ca_addr_reg_555[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[26]_i_8 
       (.I0(phi_mul_fu_126[24]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [22]),
        .O(\ca_addr_reg_555[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[26]_i_9 
       (.I0(phi_mul_fu_126[23]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [21]),
        .O(\ca_addr_reg_555[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[29]_i_3 
       (.I0(add_ln88_fu_245_p2[29]),
        .I1(\ca_addr_reg_555_reg[29]_0 [30]),
        .O(\ca_addr_reg_555[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[29]_i_4 
       (.I0(add_ln88_fu_245_p2[28]),
        .I1(\ca_addr_reg_555_reg[29]_0 [29]),
        .O(\ca_addr_reg_555[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[29]_i_5 
       (.I0(add_ln88_fu_245_p2[27]),
        .I1(\ca_addr_reg_555_reg[29]_0 [28]),
        .O(\ca_addr_reg_555[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[29]_i_6 
       (.I0(phi_mul_fu_126[29]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [27]),
        .O(\ca_addr_reg_555[29]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[29]_i_7 
       (.I0(phi_mul_fu_126[28]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [26]),
        .O(\ca_addr_reg_555[29]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[29]_i_8 
       (.I0(phi_mul_fu_126[27]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [25]),
        .O(\ca_addr_reg_555[29]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[29]_i_9 
       (.I0(phi_mul_fu_126[26]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [24]),
        .O(\ca_addr_reg_555[29]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[2]_i_2 
       (.I0(add_ln88_fu_245_p2[2]),
        .I1(\ca_addr_reg_555_reg[29]_0 [3]),
        .O(\ca_addr_reg_555[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[2]_i_3 
       (.I0(phi_mul_fu_126[1]),
        .I1(\ca_addr_reg_555_reg[29]_0 [2]),
        .O(\ca_addr_reg_555[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[2]_i_4 
       (.I0(phi_mul_fu_126[0]),
        .I1(\ca_addr_reg_555_reg[29]_0 [1]),
        .O(\ca_addr_reg_555[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[6]_i_10 
       (.I0(phi_mul_fu_126[2]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [0]),
        .O(\ca_addr_reg_555[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[6]_i_3 
       (.I0(add_ln88_fu_245_p2[6]),
        .I1(\ca_addr_reg_555_reg[29]_0 [7]),
        .O(\ca_addr_reg_555[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[6]_i_4 
       (.I0(add_ln88_fu_245_p2[5]),
        .I1(\ca_addr_reg_555_reg[29]_0 [6]),
        .O(\ca_addr_reg_555[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[6]_i_5 
       (.I0(add_ln88_fu_245_p2[4]),
        .I1(\ca_addr_reg_555_reg[29]_0 [5]),
        .O(\ca_addr_reg_555[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[6]_i_6 
       (.I0(add_ln88_fu_245_p2[3]),
        .I1(\ca_addr_reg_555_reg[29]_0 [4]),
        .O(\ca_addr_reg_555[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[6]_i_7 
       (.I0(phi_mul_fu_126[5]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [3]),
        .O(\ca_addr_reg_555[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[6]_i_8 
       (.I0(phi_mul_fu_126[4]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [2]),
        .O(\ca_addr_reg_555[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ca_addr_reg_555[6]_i_9 
       (.I0(phi_mul_fu_126[3]),
        .I1(\ca_addr_reg_555_reg[29]_i_2_0 [1]),
        .O(\ca_addr_reg_555[6]_i_9_n_0 ));
  FDRE \ca_addr_reg_555_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[0]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[10]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[10]_i_1 
       (.CI(\ca_addr_reg_555_reg[6]_i_1_n_0 ),
        .CO({\ca_addr_reg_555_reg[10]_i_1_n_0 ,\ca_addr_reg_555_reg[10]_i_1_n_1 ,\ca_addr_reg_555_reg[10]_i_1_n_2 ,\ca_addr_reg_555_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln88_fu_245_p2[10:7]),
        .O(sext_ln90_fu_273_p1[10:7]),
        .S({\ca_addr_reg_555[10]_i_3_n_0 ,\ca_addr_reg_555[10]_i_4_n_0 ,\ca_addr_reg_555[10]_i_5_n_0 ,\ca_addr_reg_555[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[10]_i_2 
       (.CI(\ca_addr_reg_555_reg[6]_i_2_n_0 ),
        .CO({\ca_addr_reg_555_reg[10]_i_2_n_0 ,\ca_addr_reg_555_reg[10]_i_2_n_1 ,\ca_addr_reg_555_reg[10]_i_2_n_2 ,\ca_addr_reg_555_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_126[9:6]),
        .O(add_ln88_fu_245_p2[9:6]),
        .S({\ca_addr_reg_555[10]_i_7_n_0 ,\ca_addr_reg_555[10]_i_8_n_0 ,\ca_addr_reg_555[10]_i_9_n_0 ,\ca_addr_reg_555[10]_i_10_n_0 }));
  FDRE \ca_addr_reg_555_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[11]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[12]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[13]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[14]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[14]_i_1 
       (.CI(\ca_addr_reg_555_reg[10]_i_1_n_0 ),
        .CO({\ca_addr_reg_555_reg[14]_i_1_n_0 ,\ca_addr_reg_555_reg[14]_i_1_n_1 ,\ca_addr_reg_555_reg[14]_i_1_n_2 ,\ca_addr_reg_555_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln88_fu_245_p2[14:11]),
        .O(sext_ln90_fu_273_p1[14:11]),
        .S({\ca_addr_reg_555[14]_i_3_n_0 ,\ca_addr_reg_555[14]_i_4_n_0 ,\ca_addr_reg_555[14]_i_5_n_0 ,\ca_addr_reg_555[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[14]_i_2 
       (.CI(\ca_addr_reg_555_reg[10]_i_2_n_0 ),
        .CO({\ca_addr_reg_555_reg[14]_i_2_n_0 ,\ca_addr_reg_555_reg[14]_i_2_n_1 ,\ca_addr_reg_555_reg[14]_i_2_n_2 ,\ca_addr_reg_555_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_126[13:10]),
        .O(add_ln88_fu_245_p2[13:10]),
        .S({\ca_addr_reg_555[14]_i_7_n_0 ,\ca_addr_reg_555[14]_i_8_n_0 ,\ca_addr_reg_555[14]_i_9_n_0 ,\ca_addr_reg_555[14]_i_10_n_0 }));
  FDRE \ca_addr_reg_555_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[15]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[16]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [16]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[17]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [17]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[18]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[18]_i_1 
       (.CI(\ca_addr_reg_555_reg[14]_i_1_n_0 ),
        .CO({\ca_addr_reg_555_reg[18]_i_1_n_0 ,\ca_addr_reg_555_reg[18]_i_1_n_1 ,\ca_addr_reg_555_reg[18]_i_1_n_2 ,\ca_addr_reg_555_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln88_fu_245_p2[18:15]),
        .O(sext_ln90_fu_273_p1[18:15]),
        .S({\ca_addr_reg_555[18]_i_3_n_0 ,\ca_addr_reg_555[18]_i_4_n_0 ,\ca_addr_reg_555[18]_i_5_n_0 ,\ca_addr_reg_555[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[18]_i_2 
       (.CI(\ca_addr_reg_555_reg[14]_i_2_n_0 ),
        .CO({\ca_addr_reg_555_reg[18]_i_2_n_0 ,\ca_addr_reg_555_reg[18]_i_2_n_1 ,\ca_addr_reg_555_reg[18]_i_2_n_2 ,\ca_addr_reg_555_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_126[17:14]),
        .O(add_ln88_fu_245_p2[17:14]),
        .S({\ca_addr_reg_555[18]_i_7_n_0 ,\ca_addr_reg_555[18]_i_8_n_0 ,\ca_addr_reg_555[18]_i_9_n_0 ,\ca_addr_reg_555[18]_i_10_n_0 }));
  FDRE \ca_addr_reg_555_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[19]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [19]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[1]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[20]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [20]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[21]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [21]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[22]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[22]_i_1 
       (.CI(\ca_addr_reg_555_reg[18]_i_1_n_0 ),
        .CO({\ca_addr_reg_555_reg[22]_i_1_n_0 ,\ca_addr_reg_555_reg[22]_i_1_n_1 ,\ca_addr_reg_555_reg[22]_i_1_n_2 ,\ca_addr_reg_555_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln88_fu_245_p2[22:19]),
        .O(sext_ln90_fu_273_p1[22:19]),
        .S({\ca_addr_reg_555[22]_i_3_n_0 ,\ca_addr_reg_555[22]_i_4_n_0 ,\ca_addr_reg_555[22]_i_5_n_0 ,\ca_addr_reg_555[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[22]_i_2 
       (.CI(\ca_addr_reg_555_reg[18]_i_2_n_0 ),
        .CO({\ca_addr_reg_555_reg[22]_i_2_n_0 ,\ca_addr_reg_555_reg[22]_i_2_n_1 ,\ca_addr_reg_555_reg[22]_i_2_n_2 ,\ca_addr_reg_555_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_126[21:18]),
        .O(add_ln88_fu_245_p2[21:18]),
        .S({\ca_addr_reg_555[22]_i_7_n_0 ,\ca_addr_reg_555[22]_i_8_n_0 ,\ca_addr_reg_555[22]_i_9_n_0 ,\ca_addr_reg_555[22]_i_10_n_0 }));
  FDRE \ca_addr_reg_555_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[23]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [23]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[24]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [24]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[25]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [25]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[26]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[26]_i_1 
       (.CI(\ca_addr_reg_555_reg[22]_i_1_n_0 ),
        .CO({\ca_addr_reg_555_reg[26]_i_1_n_0 ,\ca_addr_reg_555_reg[26]_i_1_n_1 ,\ca_addr_reg_555_reg[26]_i_1_n_2 ,\ca_addr_reg_555_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln88_fu_245_p2[26:23]),
        .O(sext_ln90_fu_273_p1[26:23]),
        .S({\ca_addr_reg_555[26]_i_3_n_0 ,\ca_addr_reg_555[26]_i_4_n_0 ,\ca_addr_reg_555[26]_i_5_n_0 ,\ca_addr_reg_555[26]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[26]_i_2 
       (.CI(\ca_addr_reg_555_reg[22]_i_2_n_0 ),
        .CO({\ca_addr_reg_555_reg[26]_i_2_n_0 ,\ca_addr_reg_555_reg[26]_i_2_n_1 ,\ca_addr_reg_555_reg[26]_i_2_n_2 ,\ca_addr_reg_555_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_126[25:22]),
        .O(add_ln88_fu_245_p2[25:22]),
        .S({\ca_addr_reg_555[26]_i_7_n_0 ,\ca_addr_reg_555[26]_i_8_n_0 ,\ca_addr_reg_555[26]_i_9_n_0 ,\ca_addr_reg_555[26]_i_10_n_0 }));
  FDRE \ca_addr_reg_555_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[27]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [27]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[28]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [28]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[29]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[29]_i_1 
       (.CI(\ca_addr_reg_555_reg[26]_i_1_n_0 ),
        .CO({\NLW_ca_addr_reg_555_reg[29]_i_1_CO_UNCONNECTED [3:2],\ca_addr_reg_555_reg[29]_i_1_n_2 ,\ca_addr_reg_555_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln88_fu_245_p2[28:27]}),
        .O({\NLW_ca_addr_reg_555_reg[29]_i_1_O_UNCONNECTED [3],sext_ln90_fu_273_p1[29:27]}),
        .S({1'b0,\ca_addr_reg_555[29]_i_3_n_0 ,\ca_addr_reg_555[29]_i_4_n_0 ,\ca_addr_reg_555[29]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[29]_i_2 
       (.CI(\ca_addr_reg_555_reg[26]_i_2_n_0 ),
        .CO({\NLW_ca_addr_reg_555_reg[29]_i_2_CO_UNCONNECTED [3],\ca_addr_reg_555_reg[29]_i_2_n_1 ,\ca_addr_reg_555_reg[29]_i_2_n_2 ,\ca_addr_reg_555_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_fu_126[28:26]}),
        .O(add_ln88_fu_245_p2[29:26]),
        .S({\ca_addr_reg_555[29]_i_6_n_0 ,\ca_addr_reg_555[29]_i_7_n_0 ,\ca_addr_reg_555[29]_i_8_n_0 ,\ca_addr_reg_555[29]_i_9_n_0 }));
  FDRE \ca_addr_reg_555_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[2]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\ca_addr_reg_555_reg[2]_i_1_n_0 ,\ca_addr_reg_555_reg[2]_i_1_n_1 ,\ca_addr_reg_555_reg[2]_i_1_n_2 ,\ca_addr_reg_555_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln88_fu_245_p2[2],phi_mul_fu_126[1:0],1'b0}),
        .O({sext_ln90_fu_273_p1[2:0],\NLW_ca_addr_reg_555_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\ca_addr_reg_555[2]_i_2_n_0 ,\ca_addr_reg_555[2]_i_3_n_0 ,\ca_addr_reg_555[2]_i_4_n_0 ,\ca_addr_reg_555_reg[29]_0 [0]}));
  FDRE \ca_addr_reg_555_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[3]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[4]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[5]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[6]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[6]_i_1 
       (.CI(\ca_addr_reg_555_reg[2]_i_1_n_0 ),
        .CO({\ca_addr_reg_555_reg[6]_i_1_n_0 ,\ca_addr_reg_555_reg[6]_i_1_n_1 ,\ca_addr_reg_555_reg[6]_i_1_n_2 ,\ca_addr_reg_555_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln88_fu_245_p2[6:3]),
        .O(sext_ln90_fu_273_p1[6:3]),
        .S({\ca_addr_reg_555[6]_i_3_n_0 ,\ca_addr_reg_555[6]_i_4_n_0 ,\ca_addr_reg_555[6]_i_5_n_0 ,\ca_addr_reg_555[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ca_addr_reg_555_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\ca_addr_reg_555_reg[6]_i_2_n_0 ,\ca_addr_reg_555_reg[6]_i_2_n_1 ,\ca_addr_reg_555_reg[6]_i_2_n_2 ,\ca_addr_reg_555_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_126[5:2]),
        .O(add_ln88_fu_245_p2[5:2]),
        .S({\ca_addr_reg_555[6]_i_7_n_0 ,\ca_addr_reg_555[6]_i_8_n_0 ,\ca_addr_reg_555[6]_i_9_n_0 ,\ca_addr_reg_555[6]_i_10_n_0 }));
  FDRE \ca_addr_reg_555_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[7]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[8]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \ca_addr_reg_555_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sext_ln90_fu_273_p1[9]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBAFABAFABAFAFAFA)) 
    dout_vld_i_1__10
       (.I0(dout_vld_reg),
        .I1(ap_CS_fsm_state10),
        .I2(ca_BVALID),
        .I3(icmp_ln90_1_reg_580),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(empty_n_reg));
  FDSE \first_iter_0_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(1'b0),
        .Q(first_iter_0_reg_179),
        .S(first_iter_0_reg_1790));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_sa_store_1_fu_360_ap_start_reg_i_1
       (.I0(icmp_ln88_fu_234_p2),
        .I1(ap_CS_fsm_state2),
        .I2(Q[0]),
        .I3(grp_sa_store_1_fu_360_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_130[15]_i_1 
       (.I0(grp_sa_store_1_fu_360_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .O(ap_NS_fsm10_out));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_130[15]_i_2 
       (.I0(icmp_ln90_fu_287_p2),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[0]),
        .Q(\i_fu_130_reg_n_0_[0] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[10]),
        .Q(\i_fu_130_reg_n_0_[10] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[11]),
        .Q(\i_fu_130_reg_n_0_[11] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[12]),
        .Q(\i_fu_130_reg_n_0_[12] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[13]),
        .Q(\i_fu_130_reg_n_0_[13] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[14]),
        .Q(\i_fu_130_reg_n_0_[14] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[15]),
        .Q(\i_fu_130_reg_n_0_[15] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[1]),
        .Q(\i_fu_130_reg_n_0_[1] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[2]),
        .Q(\i_fu_130_reg_n_0_[2] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[3]),
        .Q(\i_fu_130_reg_n_0_[3] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[4]),
        .Q(\i_fu_130_reg_n_0_[4] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[5]),
        .Q(\i_fu_130_reg_n_0_[5] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[6]),
        .Q(\i_fu_130_reg_n_0_[6] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[7]),
        .Q(\i_fu_130_reg_n_0_[7] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[8]),
        .Q(\i_fu_130_reg_n_0_[8] ),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_130_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_2_reg_550[9]),
        .Q(\i_fu_130_reg_n_0_[9] ),
        .R(ap_NS_fsm10_out));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln90_1_reg_580[0]_i_3 
       (.I0(\zext_ln90_reg_537_reg[15]_1 [15]),
        .I1(add_ln90_reg_569[15]),
        .O(\icmp_ln90_1_reg_580[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \icmp_ln90_1_reg_580[0]_i_4 
       (.I0(\zext_ln90_reg_537_reg[15]_1 [14]),
        .I1(add_ln90_reg_569[13]),
        .I2(add_ln90_reg_569[12]),
        .I3(\zext_ln90_reg_537_reg[15]_1 [12]),
        .I4(\zext_ln90_reg_537_reg[15]_1 [13]),
        .I5(add_ln90_reg_569[14]),
        .O(\icmp_ln90_1_reg_580[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \icmp_ln90_1_reg_580[0]_i_5 
       (.I0(\zext_ln90_reg_537_reg[15]_1 [11]),
        .I1(add_ln90_reg_569[10]),
        .I2(add_ln90_reg_569[9]),
        .I3(\zext_ln90_reg_537_reg[15]_1 [9]),
        .I4(\zext_ln90_reg_537_reg[15]_1 [10]),
        .I5(add_ln90_reg_569[11]),
        .O(\icmp_ln90_1_reg_580[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \icmp_ln90_1_reg_580[0]_i_6 
       (.I0(\zext_ln90_reg_537_reg[15]_1 [8]),
        .I1(add_ln90_reg_569[7]),
        .I2(add_ln90_reg_569[6]),
        .I3(\zext_ln90_reg_537_reg[15]_1 [6]),
        .I4(\zext_ln90_reg_537_reg[15]_1 [7]),
        .I5(add_ln90_reg_569[8]),
        .O(\icmp_ln90_1_reg_580[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \icmp_ln90_1_reg_580[0]_i_7 
       (.I0(\zext_ln90_reg_537_reg[15]_1 [5]),
        .I1(add_ln90_reg_569[4]),
        .I2(add_ln90_reg_569[3]),
        .I3(\zext_ln90_reg_537_reg[15]_1 [3]),
        .I4(\zext_ln90_reg_537_reg[15]_1 [4]),
        .I5(add_ln90_reg_569[5]),
        .O(\icmp_ln90_1_reg_580[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \icmp_ln90_1_reg_580[0]_i_8 
       (.I0(\zext_ln90_reg_537_reg[15]_1 [2]),
        .I1(\zext_ln90_reg_537_reg[15]_1 [1]),
        .I2(add_ln90_reg_569[0]),
        .I3(\zext_ln90_reg_537_reg[15]_1 [0]),
        .I4(add_ln90_reg_569[1]),
        .I5(add_ln90_reg_569[2]),
        .O(\icmp_ln90_1_reg_580[0]_i_8_n_0 ));
  FDRE \icmp_ln90_1_reg_580_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(icmp_ln90_1_fu_493_p2),
        .Q(icmp_ln90_1_reg_580),
        .R(1'b0));
  CARRY4 \icmp_ln90_1_reg_580_reg[0]_i_1 
       (.CI(\icmp_ln90_1_reg_580_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln90_1_reg_580_reg[0]_i_1_CO_UNCONNECTED [3:2],icmp_ln90_1_fu_493_p2,\icmp_ln90_1_reg_580_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln90_1_reg_580_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln90_1_reg_580[0]_i_3_n_0 ,\icmp_ln90_1_reg_580[0]_i_4_n_0 }));
  CARRY4 \icmp_ln90_1_reg_580_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln90_1_reg_580_reg[0]_i_2_n_0 ,\icmp_ln90_1_reg_580_reg[0]_i_2_n_1 ,\icmp_ln90_1_reg_580_reg[0]_i_2_n_2 ,\icmp_ln90_1_reg_580_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln90_1_reg_580_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln90_1_reg_580[0]_i_5_n_0 ,\icmp_ln90_1_reg_580[0]_i_6_n_0 ,\icmp_ln90_1_reg_580[0]_i_7_n_0 ,\icmp_ln90_1_reg_580[0]_i_8_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_193[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln88_fu_234_p2),
        .O(first_iter_0_reg_1790));
  LUT3 #(
    .INIT(8'hB0)) 
    \j_reg_193[15]_i_2 
       (.I0(ca_BVALID),
        .I1(icmp_ln90_1_reg_580),
        .I2(ap_CS_fsm_state10),
        .O(ap_block_state101_in));
  FDRE \j_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[0]),
        .Q(j_reg_193[0]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[10]),
        .Q(j_reg_193[10]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[11]),
        .Q(j_reg_193[11]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[12]),
        .Q(j_reg_193[12]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[13]),
        .Q(j_reg_193[13]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[14]),
        .Q(j_reg_193[14]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[15]),
        .Q(j_reg_193[15]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[1]),
        .Q(j_reg_193[1]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[2]),
        .Q(j_reg_193[2]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[3]),
        .Q(j_reg_193[3]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[4]),
        .Q(j_reg_193[4]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[5]),
        .Q(j_reg_193[5]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[6]),
        .Q(j_reg_193[6]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[7]),
        .Q(j_reg_193[7]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[8]),
        .Q(j_reg_193[8]),
        .R(first_iter_0_reg_1790));
  FDRE \j_reg_193_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_state101_in),
        .D(add_ln90_reg_569[9]),
        .Q(j_reg_193[9]),
        .R(first_iter_0_reg_1790));
  LUT6 #(
    .INIT(64'hE000FFFF00000000)) 
    \mOutPtr[2]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(icmp_ln90_1_reg_580),
        .I3(ap_CS_fsm_state10),
        .I4(ca_BVALID),
        .I5(dout_vld_reg),
        .O(pop_3));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h777F8880)) 
    \mOutPtr[4]_i_1__1 
       (.I0(ca_WREADY),
        .I1(ap_CS_fsm_state5),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(pop_4),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \mOutPtr[4]_i_3__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state5),
        .I3(ca_WREADY),
        .I4(pop_4),
        .O(mOutPtr18_out));
  LUT5 #(
    .INIT(32'h80808000)) 
    \mem_reg[2][0]_srl3_i_1 
       (.I0(ca_AWREADY),
        .I1(first_iter_0_reg_179),
        .I2(ap_CS_fsm_state4),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(push_2));
  LUT4 #(
    .INIT(16'h8880)) 
    mem_reg_i_4__0
       (.I0(ca_WREADY),
        .I1(ap_CS_fsm_state5),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(WEBWE));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[0]),
        .Q(phi_mul_fu_126[0]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[10]),
        .Q(phi_mul_fu_126[10]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[11]),
        .Q(phi_mul_fu_126[11]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[12]),
        .Q(phi_mul_fu_126[12]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[13]),
        .Q(phi_mul_fu_126[13]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[14]),
        .Q(phi_mul_fu_126[14]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[15]),
        .Q(phi_mul_fu_126[15]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[16]),
        .Q(phi_mul_fu_126[16]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[17]),
        .Q(phi_mul_fu_126[17]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[18]),
        .Q(phi_mul_fu_126[18]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[19]),
        .Q(phi_mul_fu_126[19]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[1]),
        .Q(phi_mul_fu_126[1]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[20]),
        .Q(phi_mul_fu_126[20]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[21]),
        .Q(phi_mul_fu_126[21]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[22]),
        .Q(phi_mul_fu_126[22]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[23]),
        .Q(phi_mul_fu_126[23]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[24]),
        .Q(phi_mul_fu_126[24]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[25]),
        .Q(phi_mul_fu_126[25]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[26]),
        .Q(phi_mul_fu_126[26]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[27]),
        .Q(phi_mul_fu_126[27]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[28]),
        .Q(phi_mul_fu_126[28]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[29]),
        .Q(phi_mul_fu_126[29]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[2]),
        .Q(phi_mul_fu_126[2]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[3]),
        .Q(phi_mul_fu_126[3]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[4]),
        .Q(phi_mul_fu_126[4]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[5]),
        .Q(phi_mul_fu_126[5]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[6]),
        .Q(phi_mul_fu_126[6]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[7]),
        .Q(phi_mul_fu_126[7]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[8]),
        .Q(phi_mul_fu_126[8]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln88_3_reg_542[9]),
        .Q(phi_mul_fu_126[9]),
        .R(ap_NS_fsm10_out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[0]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[0]),
        .I1(shell_top_sa_pe_ba_0_1[0]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[0]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[0]),
        .O(\tmp_4_i_reg_575[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[0]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[0]),
        .I1(shell_top_sa_pe_ba_2_1[0]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[0]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[0]),
        .O(\tmp_4_i_reg_575[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[0]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[0]),
        .I1(shell_top_sa_pe_ba_1_1[0]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[0]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[0]),
        .O(\tmp_4_i_reg_575[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[0]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[0]),
        .I1(shell_top_sa_pe_ba_3_1[0]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[0]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[0]),
        .O(\tmp_4_i_reg_575[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[10]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[10]),
        .I1(shell_top_sa_pe_ba_0_1[10]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[10]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[10]),
        .O(\tmp_4_i_reg_575[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[10]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[10]),
        .I1(shell_top_sa_pe_ba_2_1[10]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[10]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[10]),
        .O(\tmp_4_i_reg_575[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[10]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[10]),
        .I1(shell_top_sa_pe_ba_1_1[10]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[10]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[10]),
        .O(\tmp_4_i_reg_575[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[10]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[10]),
        .I1(shell_top_sa_pe_ba_3_1[10]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[10]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[10]),
        .O(\tmp_4_i_reg_575[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[11]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[11]),
        .I1(shell_top_sa_pe_ba_0_1[11]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[11]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[11]),
        .O(\tmp_4_i_reg_575[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[11]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[11]),
        .I1(shell_top_sa_pe_ba_2_1[11]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[11]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[11]),
        .O(\tmp_4_i_reg_575[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[11]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[11]),
        .I1(shell_top_sa_pe_ba_1_1[11]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[11]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[11]),
        .O(\tmp_4_i_reg_575[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[11]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[11]),
        .I1(shell_top_sa_pe_ba_3_1[11]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[11]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[11]),
        .O(\tmp_4_i_reg_575[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[12]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[12]),
        .I1(shell_top_sa_pe_ba_0_1[12]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[12]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[12]),
        .O(\tmp_4_i_reg_575[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[12]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[12]),
        .I1(shell_top_sa_pe_ba_2_1[12]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[12]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[12]),
        .O(\tmp_4_i_reg_575[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[12]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[12]),
        .I1(shell_top_sa_pe_ba_1_1[12]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[12]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[12]),
        .O(\tmp_4_i_reg_575[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[12]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[12]),
        .I1(shell_top_sa_pe_ba_3_1[12]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[12]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[12]),
        .O(\tmp_4_i_reg_575[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[13]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[13]),
        .I1(shell_top_sa_pe_ba_0_1[13]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[13]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[13]),
        .O(\tmp_4_i_reg_575[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[13]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[13]),
        .I1(shell_top_sa_pe_ba_2_1[13]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[13]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[13]),
        .O(\tmp_4_i_reg_575[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[13]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[13]),
        .I1(shell_top_sa_pe_ba_1_1[13]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[13]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[13]),
        .O(\tmp_4_i_reg_575[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[13]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[13]),
        .I1(shell_top_sa_pe_ba_3_1[13]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[13]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[13]),
        .O(\tmp_4_i_reg_575[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[14]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[14]),
        .I1(shell_top_sa_pe_ba_0_1[14]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[14]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[14]),
        .O(\tmp_4_i_reg_575[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[14]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[14]),
        .I1(shell_top_sa_pe_ba_2_1[14]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[14]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[14]),
        .O(\tmp_4_i_reg_575[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[14]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[14]),
        .I1(shell_top_sa_pe_ba_1_1[14]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[14]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[14]),
        .O(\tmp_4_i_reg_575[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[14]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[14]),
        .I1(shell_top_sa_pe_ba_3_1[14]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[14]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[14]),
        .O(\tmp_4_i_reg_575[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[15]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[15]),
        .I1(shell_top_sa_pe_ba_0_1[15]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[15]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[15]),
        .O(\tmp_4_i_reg_575[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[15]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[15]),
        .I1(shell_top_sa_pe_ba_2_1[15]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[15]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[15]),
        .O(\tmp_4_i_reg_575[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[15]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[15]),
        .I1(shell_top_sa_pe_ba_1_1[15]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[15]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[15]),
        .O(\tmp_4_i_reg_575[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[15]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[15]),
        .I1(shell_top_sa_pe_ba_3_1[15]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[15]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[15]),
        .O(\tmp_4_i_reg_575[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[16]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[16]),
        .I1(shell_top_sa_pe_ba_0_1[16]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[16]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[16]),
        .O(\tmp_4_i_reg_575[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[16]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[16]),
        .I1(shell_top_sa_pe_ba_2_1[16]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[16]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[16]),
        .O(\tmp_4_i_reg_575[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[16]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[16]),
        .I1(shell_top_sa_pe_ba_1_1[16]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[16]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[16]),
        .O(\tmp_4_i_reg_575[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[16]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[16]),
        .I1(shell_top_sa_pe_ba_3_1[16]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[16]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[16]),
        .O(\tmp_4_i_reg_575[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[17]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[17]),
        .I1(shell_top_sa_pe_ba_0_1[17]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[17]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[17]),
        .O(\tmp_4_i_reg_575[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[17]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[17]),
        .I1(shell_top_sa_pe_ba_2_1[17]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[17]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[17]),
        .O(\tmp_4_i_reg_575[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[17]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[17]),
        .I1(shell_top_sa_pe_ba_1_1[17]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[17]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[17]),
        .O(\tmp_4_i_reg_575[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[17]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[17]),
        .I1(shell_top_sa_pe_ba_3_1[17]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[17]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[17]),
        .O(\tmp_4_i_reg_575[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[18]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[18]),
        .I1(shell_top_sa_pe_ba_0_1[18]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[18]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[18]),
        .O(\tmp_4_i_reg_575[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[18]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[18]),
        .I1(shell_top_sa_pe_ba_2_1[18]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[18]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[18]),
        .O(\tmp_4_i_reg_575[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[18]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[18]),
        .I1(shell_top_sa_pe_ba_1_1[18]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[18]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[18]),
        .O(\tmp_4_i_reg_575[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[18]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[18]),
        .I1(shell_top_sa_pe_ba_3_1[18]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[18]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[18]),
        .O(\tmp_4_i_reg_575[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[19]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[19]),
        .I1(shell_top_sa_pe_ba_0_1[19]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[19]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[19]),
        .O(\tmp_4_i_reg_575[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[19]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[19]),
        .I1(shell_top_sa_pe_ba_2_1[19]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[19]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[19]),
        .O(\tmp_4_i_reg_575[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[19]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[19]),
        .I1(shell_top_sa_pe_ba_1_1[19]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[19]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[19]),
        .O(\tmp_4_i_reg_575[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[19]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[19]),
        .I1(shell_top_sa_pe_ba_3_1[19]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[19]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[19]),
        .O(\tmp_4_i_reg_575[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[1]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[1]),
        .I1(shell_top_sa_pe_ba_0_1[1]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[1]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[1]),
        .O(\tmp_4_i_reg_575[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[1]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[1]),
        .I1(shell_top_sa_pe_ba_2_1[1]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[1]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[1]),
        .O(\tmp_4_i_reg_575[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[1]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[1]),
        .I1(shell_top_sa_pe_ba_1_1[1]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[1]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[1]),
        .O(\tmp_4_i_reg_575[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[1]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[1]),
        .I1(shell_top_sa_pe_ba_3_1[1]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[1]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[1]),
        .O(\tmp_4_i_reg_575[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[20]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[20]),
        .I1(shell_top_sa_pe_ba_0_1[20]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[20]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[20]),
        .O(\tmp_4_i_reg_575[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[20]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[20]),
        .I1(shell_top_sa_pe_ba_2_1[20]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[20]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[20]),
        .O(\tmp_4_i_reg_575[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[20]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[20]),
        .I1(shell_top_sa_pe_ba_1_1[20]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[20]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[20]),
        .O(\tmp_4_i_reg_575[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[20]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[20]),
        .I1(shell_top_sa_pe_ba_3_1[20]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[20]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[20]),
        .O(\tmp_4_i_reg_575[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[21]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[21]),
        .I1(shell_top_sa_pe_ba_0_1[21]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[21]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[21]),
        .O(\tmp_4_i_reg_575[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[21]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[21]),
        .I1(shell_top_sa_pe_ba_2_1[21]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[21]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[21]),
        .O(\tmp_4_i_reg_575[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[21]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[21]),
        .I1(shell_top_sa_pe_ba_1_1[21]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[21]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[21]),
        .O(\tmp_4_i_reg_575[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[21]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[21]),
        .I1(shell_top_sa_pe_ba_3_1[21]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[21]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[21]),
        .O(\tmp_4_i_reg_575[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[22]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[22]),
        .I1(shell_top_sa_pe_ba_0_1[22]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[22]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[22]),
        .O(\tmp_4_i_reg_575[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[22]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[22]),
        .I1(shell_top_sa_pe_ba_2_1[22]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[22]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[22]),
        .O(\tmp_4_i_reg_575[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[22]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[22]),
        .I1(shell_top_sa_pe_ba_1_1[22]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[22]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[22]),
        .O(\tmp_4_i_reg_575[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[22]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[22]),
        .I1(shell_top_sa_pe_ba_3_1[22]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[22]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[22]),
        .O(\tmp_4_i_reg_575[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[23]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[23]),
        .I1(shell_top_sa_pe_ba_0_1[23]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[23]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[23]),
        .O(\tmp_4_i_reg_575[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[23]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[23]),
        .I1(shell_top_sa_pe_ba_2_1[23]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[23]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[23]),
        .O(\tmp_4_i_reg_575[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[23]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[23]),
        .I1(shell_top_sa_pe_ba_1_1[23]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[23]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[23]),
        .O(\tmp_4_i_reg_575[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[23]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[23]),
        .I1(shell_top_sa_pe_ba_3_1[23]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[23]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[23]),
        .O(\tmp_4_i_reg_575[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[24]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[24]),
        .I1(shell_top_sa_pe_ba_0_1[24]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[24]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[24]),
        .O(\tmp_4_i_reg_575[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[24]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[24]),
        .I1(shell_top_sa_pe_ba_2_1[24]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[24]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[24]),
        .O(\tmp_4_i_reg_575[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[24]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[24]),
        .I1(shell_top_sa_pe_ba_1_1[24]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[24]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[24]),
        .O(\tmp_4_i_reg_575[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[24]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[24]),
        .I1(shell_top_sa_pe_ba_3_1[24]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[24]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[24]),
        .O(\tmp_4_i_reg_575[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[25]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[25]),
        .I1(shell_top_sa_pe_ba_0_1[25]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[25]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[25]),
        .O(\tmp_4_i_reg_575[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[25]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[25]),
        .I1(shell_top_sa_pe_ba_2_1[25]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[25]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[25]),
        .O(\tmp_4_i_reg_575[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[25]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[25]),
        .I1(shell_top_sa_pe_ba_1_1[25]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[25]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[25]),
        .O(\tmp_4_i_reg_575[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[25]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[25]),
        .I1(shell_top_sa_pe_ba_3_1[25]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[25]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[25]),
        .O(\tmp_4_i_reg_575[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[26]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[26]),
        .I1(shell_top_sa_pe_ba_0_1[26]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[26]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[26]),
        .O(\tmp_4_i_reg_575[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[26]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[26]),
        .I1(shell_top_sa_pe_ba_2_1[26]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[26]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[26]),
        .O(\tmp_4_i_reg_575[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[26]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[26]),
        .I1(shell_top_sa_pe_ba_1_1[26]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[26]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[26]),
        .O(\tmp_4_i_reg_575[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[26]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[26]),
        .I1(shell_top_sa_pe_ba_3_1[26]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[26]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[26]),
        .O(\tmp_4_i_reg_575[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[27]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[27]),
        .I1(shell_top_sa_pe_ba_0_1[27]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[27]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[27]),
        .O(\tmp_4_i_reg_575[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[27]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[27]),
        .I1(shell_top_sa_pe_ba_2_1[27]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[27]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[27]),
        .O(\tmp_4_i_reg_575[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[27]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[27]),
        .I1(shell_top_sa_pe_ba_1_1[27]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[27]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[27]),
        .O(\tmp_4_i_reg_575[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[27]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[27]),
        .I1(shell_top_sa_pe_ba_3_1[27]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[27]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[27]),
        .O(\tmp_4_i_reg_575[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[28]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[28]),
        .I1(shell_top_sa_pe_ba_0_1[28]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[28]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[28]),
        .O(\tmp_4_i_reg_575[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[28]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[28]),
        .I1(shell_top_sa_pe_ba_2_1[28]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[28]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[28]),
        .O(\tmp_4_i_reg_575[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[28]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[28]),
        .I1(shell_top_sa_pe_ba_1_1[28]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[28]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[28]),
        .O(\tmp_4_i_reg_575[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[28]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[28]),
        .I1(shell_top_sa_pe_ba_3_1[28]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[28]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[28]),
        .O(\tmp_4_i_reg_575[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[29]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[29]),
        .I1(shell_top_sa_pe_ba_0_1[29]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[29]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[29]),
        .O(\tmp_4_i_reg_575[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[29]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[29]),
        .I1(shell_top_sa_pe_ba_2_1[29]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[29]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[29]),
        .O(\tmp_4_i_reg_575[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[29]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[29]),
        .I1(shell_top_sa_pe_ba_1_1[29]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[29]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[29]),
        .O(\tmp_4_i_reg_575[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[29]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[29]),
        .I1(shell_top_sa_pe_ba_3_1[29]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[29]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[29]),
        .O(\tmp_4_i_reg_575[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[2]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[2]),
        .I1(shell_top_sa_pe_ba_0_1[2]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[2]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[2]),
        .O(\tmp_4_i_reg_575[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[2]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[2]),
        .I1(shell_top_sa_pe_ba_2_1[2]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[2]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[2]),
        .O(\tmp_4_i_reg_575[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[2]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[2]),
        .I1(shell_top_sa_pe_ba_1_1[2]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[2]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[2]),
        .O(\tmp_4_i_reg_575[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[2]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[2]),
        .I1(shell_top_sa_pe_ba_3_1[2]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[2]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[2]),
        .O(\tmp_4_i_reg_575[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[30]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[30]),
        .I1(shell_top_sa_pe_ba_0_1[30]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[30]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[30]),
        .O(\tmp_4_i_reg_575[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[30]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[30]),
        .I1(shell_top_sa_pe_ba_2_1[30]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[30]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[30]),
        .O(\tmp_4_i_reg_575[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[30]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[30]),
        .I1(shell_top_sa_pe_ba_1_1[30]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[30]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[30]),
        .O(\tmp_4_i_reg_575[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[30]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[30]),
        .I1(shell_top_sa_pe_ba_3_1[30]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[30]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[30]),
        .O(\tmp_4_i_reg_575[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[31]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[31]),
        .I1(shell_top_sa_pe_ba_0_1[31]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[31]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[31]),
        .O(\tmp_4_i_reg_575[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[31]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[31]),
        .I1(shell_top_sa_pe_ba_2_1[31]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[31]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[31]),
        .O(\tmp_4_i_reg_575[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[31]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[31]),
        .I1(shell_top_sa_pe_ba_1_1[31]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[31]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[31]),
        .O(\tmp_4_i_reg_575[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[31]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[31]),
        .I1(shell_top_sa_pe_ba_3_1[31]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[31]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[31]),
        .O(\tmp_4_i_reg_575[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[3]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[3]),
        .I1(shell_top_sa_pe_ba_0_1[3]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[3]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[3]),
        .O(\tmp_4_i_reg_575[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[3]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[3]),
        .I1(shell_top_sa_pe_ba_2_1[3]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[3]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[3]),
        .O(\tmp_4_i_reg_575[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[3]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[3]),
        .I1(shell_top_sa_pe_ba_1_1[3]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[3]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[3]),
        .O(\tmp_4_i_reg_575[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[3]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[3]),
        .I1(shell_top_sa_pe_ba_3_1[3]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[3]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[3]),
        .O(\tmp_4_i_reg_575[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[4]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[4]),
        .I1(shell_top_sa_pe_ba_0_1[4]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[4]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[4]),
        .O(\tmp_4_i_reg_575[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[4]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[4]),
        .I1(shell_top_sa_pe_ba_2_1[4]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[4]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[4]),
        .O(\tmp_4_i_reg_575[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[4]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[4]),
        .I1(shell_top_sa_pe_ba_1_1[4]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[4]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[4]),
        .O(\tmp_4_i_reg_575[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[4]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[4]),
        .I1(shell_top_sa_pe_ba_3_1[4]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[4]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[4]),
        .O(\tmp_4_i_reg_575[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[5]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[5]),
        .I1(shell_top_sa_pe_ba_0_1[5]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[5]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[5]),
        .O(\tmp_4_i_reg_575[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[5]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[5]),
        .I1(shell_top_sa_pe_ba_2_1[5]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[5]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[5]),
        .O(\tmp_4_i_reg_575[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[5]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[5]),
        .I1(shell_top_sa_pe_ba_1_1[5]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[5]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[5]),
        .O(\tmp_4_i_reg_575[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[5]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[5]),
        .I1(shell_top_sa_pe_ba_3_1[5]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[5]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[5]),
        .O(\tmp_4_i_reg_575[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[6]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[6]),
        .I1(shell_top_sa_pe_ba_0_1[6]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[6]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[6]),
        .O(\tmp_4_i_reg_575[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[6]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[6]),
        .I1(shell_top_sa_pe_ba_2_1[6]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[6]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[6]),
        .O(\tmp_4_i_reg_575[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[6]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[6]),
        .I1(shell_top_sa_pe_ba_1_1[6]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[6]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[6]),
        .O(\tmp_4_i_reg_575[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[6]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[6]),
        .I1(shell_top_sa_pe_ba_3_1[6]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[6]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[6]),
        .O(\tmp_4_i_reg_575[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[7]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[7]),
        .I1(shell_top_sa_pe_ba_0_1[7]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[7]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[7]),
        .O(\tmp_4_i_reg_575[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[7]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[7]),
        .I1(shell_top_sa_pe_ba_2_1[7]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[7]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[7]),
        .O(\tmp_4_i_reg_575[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[7]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[7]),
        .I1(shell_top_sa_pe_ba_1_1[7]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[7]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[7]),
        .O(\tmp_4_i_reg_575[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[7]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[7]),
        .I1(shell_top_sa_pe_ba_3_1[7]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[7]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[7]),
        .O(\tmp_4_i_reg_575[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[8]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[8]),
        .I1(shell_top_sa_pe_ba_0_1[8]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[8]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[8]),
        .O(\tmp_4_i_reg_575[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[8]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[8]),
        .I1(shell_top_sa_pe_ba_2_1[8]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[8]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[8]),
        .O(\tmp_4_i_reg_575[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[8]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[8]),
        .I1(shell_top_sa_pe_ba_1_1[8]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[8]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[8]),
        .O(\tmp_4_i_reg_575[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[8]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[8]),
        .I1(shell_top_sa_pe_ba_3_1[8]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[8]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[8]),
        .O(\tmp_4_i_reg_575[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[9]_i_4 
       (.I0(shell_top_sa_pe_ba_0_3[9]),
        .I1(shell_top_sa_pe_ba_0_1[9]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_0_2[9]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_0_0[9]),
        .O(\tmp_4_i_reg_575[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[9]_i_5 
       (.I0(shell_top_sa_pe_ba_2_3[9]),
        .I1(shell_top_sa_pe_ba_2_1[9]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_2_2[9]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_2_0[9]),
        .O(\tmp_4_i_reg_575[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[9]_i_6 
       (.I0(shell_top_sa_pe_ba_1_3[9]),
        .I1(shell_top_sa_pe_ba_1_1[9]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_1_2[9]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_1_0[9]),
        .O(\tmp_4_i_reg_575[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_4_i_reg_575[9]_i_7 
       (.I0(shell_top_sa_pe_ba_3_3[9]),
        .I1(shell_top_sa_pe_ba_3_1[9]),
        .I2(j_reg_193[0]),
        .I3(shell_top_sa_pe_ba_3_2[9]),
        .I4(j_reg_193[1]),
        .I5(shell_top_sa_pe_ba_3_0[9]),
        .O(\tmp_4_i_reg_575[9]_i_7_n_0 ));
  FDRE \tmp_4_i_reg_575_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[0]),
        .Q(m_axi_ca_WDATA[0]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[0]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[0]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[0]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[0]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[0]_i_2 
       (.I0(\tmp_4_i_reg_575[0]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[0]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[0]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[0]_i_3 
       (.I0(\tmp_4_i_reg_575[0]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[0]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[0]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[10]),
        .Q(m_axi_ca_WDATA[10]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[10]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[10]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[10]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[10]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[10]_i_2 
       (.I0(\tmp_4_i_reg_575[10]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[10]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[10]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[10]_i_3 
       (.I0(\tmp_4_i_reg_575[10]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[10]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[10]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[11]),
        .Q(m_axi_ca_WDATA[11]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[11]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[11]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[11]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[11]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[11]_i_2 
       (.I0(\tmp_4_i_reg_575[11]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[11]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[11]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[11]_i_3 
       (.I0(\tmp_4_i_reg_575[11]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[11]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[11]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[12]),
        .Q(m_axi_ca_WDATA[12]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[12]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[12]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[12]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[12]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[12]_i_2 
       (.I0(\tmp_4_i_reg_575[12]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[12]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[12]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[12]_i_3 
       (.I0(\tmp_4_i_reg_575[12]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[12]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[12]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[13]),
        .Q(m_axi_ca_WDATA[13]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[13]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[13]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[13]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[13]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[13]_i_2 
       (.I0(\tmp_4_i_reg_575[13]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[13]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[13]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[13]_i_3 
       (.I0(\tmp_4_i_reg_575[13]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[13]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[13]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[14]),
        .Q(m_axi_ca_WDATA[14]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[14]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[14]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[14]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[14]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[14]_i_2 
       (.I0(\tmp_4_i_reg_575[14]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[14]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[14]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[14]_i_3 
       (.I0(\tmp_4_i_reg_575[14]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[14]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[14]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[15]),
        .Q(m_axi_ca_WDATA[15]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[15]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[15]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[15]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[15]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[15]_i_2 
       (.I0(\tmp_4_i_reg_575[15]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[15]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[15]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[15]_i_3 
       (.I0(\tmp_4_i_reg_575[15]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[15]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[15]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[16]),
        .Q(m_axi_ca_WDATA[16]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[16]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[16]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[16]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[16]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[16]_i_2 
       (.I0(\tmp_4_i_reg_575[16]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[16]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[16]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[16]_i_3 
       (.I0(\tmp_4_i_reg_575[16]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[16]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[16]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[17]),
        .Q(m_axi_ca_WDATA[17]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[17]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[17]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[17]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[17]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[17]_i_2 
       (.I0(\tmp_4_i_reg_575[17]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[17]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[17]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[17]_i_3 
       (.I0(\tmp_4_i_reg_575[17]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[17]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[17]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[18]),
        .Q(m_axi_ca_WDATA[18]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[18]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[18]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[18]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[18]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[18]_i_2 
       (.I0(\tmp_4_i_reg_575[18]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[18]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[18]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[18]_i_3 
       (.I0(\tmp_4_i_reg_575[18]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[18]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[18]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[19]),
        .Q(m_axi_ca_WDATA[19]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[19]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[19]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[19]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[19]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[19]_i_2 
       (.I0(\tmp_4_i_reg_575[19]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[19]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[19]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[19]_i_3 
       (.I0(\tmp_4_i_reg_575[19]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[19]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[19]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[1]),
        .Q(m_axi_ca_WDATA[1]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[1]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[1]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[1]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[1]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[1]_i_2 
       (.I0(\tmp_4_i_reg_575[1]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[1]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[1]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[1]_i_3 
       (.I0(\tmp_4_i_reg_575[1]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[1]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[1]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[20]),
        .Q(m_axi_ca_WDATA[20]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[20]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[20]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[20]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[20]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[20]_i_2 
       (.I0(\tmp_4_i_reg_575[20]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[20]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[20]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[20]_i_3 
       (.I0(\tmp_4_i_reg_575[20]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[20]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[20]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[21]),
        .Q(m_axi_ca_WDATA[21]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[21]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[21]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[21]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[21]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[21]_i_2 
       (.I0(\tmp_4_i_reg_575[21]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[21]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[21]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[21]_i_3 
       (.I0(\tmp_4_i_reg_575[21]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[21]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[21]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[22]),
        .Q(m_axi_ca_WDATA[22]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[22]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[22]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[22]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[22]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[22]_i_2 
       (.I0(\tmp_4_i_reg_575[22]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[22]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[22]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[22]_i_3 
       (.I0(\tmp_4_i_reg_575[22]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[22]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[22]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[23]),
        .Q(m_axi_ca_WDATA[23]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[23]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[23]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[23]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[23]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[23]_i_2 
       (.I0(\tmp_4_i_reg_575[23]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[23]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[23]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[23]_i_3 
       (.I0(\tmp_4_i_reg_575[23]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[23]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[23]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[24]),
        .Q(m_axi_ca_WDATA[24]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[24]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[24]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[24]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[24]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[24]_i_2 
       (.I0(\tmp_4_i_reg_575[24]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[24]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[24]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[24]_i_3 
       (.I0(\tmp_4_i_reg_575[24]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[24]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[24]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[25]),
        .Q(m_axi_ca_WDATA[25]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[25]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[25]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[25]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[25]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[25]_i_2 
       (.I0(\tmp_4_i_reg_575[25]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[25]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[25]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[25]_i_3 
       (.I0(\tmp_4_i_reg_575[25]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[25]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[25]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[26]),
        .Q(m_axi_ca_WDATA[26]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[26]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[26]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[26]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[26]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[26]_i_2 
       (.I0(\tmp_4_i_reg_575[26]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[26]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[26]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[26]_i_3 
       (.I0(\tmp_4_i_reg_575[26]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[26]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[26]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[27]),
        .Q(m_axi_ca_WDATA[27]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[27]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[27]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[27]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[27]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[27]_i_2 
       (.I0(\tmp_4_i_reg_575[27]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[27]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[27]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[27]_i_3 
       (.I0(\tmp_4_i_reg_575[27]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[27]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[27]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[28]),
        .Q(m_axi_ca_WDATA[28]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[28]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[28]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[28]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[28]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[28]_i_2 
       (.I0(\tmp_4_i_reg_575[28]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[28]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[28]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[28]_i_3 
       (.I0(\tmp_4_i_reg_575[28]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[28]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[28]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[29]),
        .Q(m_axi_ca_WDATA[29]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[29]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[29]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[29]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[29]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[29]_i_2 
       (.I0(\tmp_4_i_reg_575[29]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[29]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[29]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[29]_i_3 
       (.I0(\tmp_4_i_reg_575[29]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[29]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[29]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[2]),
        .Q(m_axi_ca_WDATA[2]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[2]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[2]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[2]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[2]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[2]_i_2 
       (.I0(\tmp_4_i_reg_575[2]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[2]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[2]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[2]_i_3 
       (.I0(\tmp_4_i_reg_575[2]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[2]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[2]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[30]),
        .Q(m_axi_ca_WDATA[30]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[30]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[30]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[30]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[30]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[30]_i_2 
       (.I0(\tmp_4_i_reg_575[30]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[30]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[30]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[30]_i_3 
       (.I0(\tmp_4_i_reg_575[30]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[30]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[30]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[31]),
        .Q(m_axi_ca_WDATA[31]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[31]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[31]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[31]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[31]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[31]_i_2 
       (.I0(\tmp_4_i_reg_575[31]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[31]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[31]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[31]_i_3 
       (.I0(\tmp_4_i_reg_575[31]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[31]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[31]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[3]),
        .Q(m_axi_ca_WDATA[3]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[3]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[3]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[3]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[3]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[3]_i_2 
       (.I0(\tmp_4_i_reg_575[3]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[3]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[3]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[3]_i_3 
       (.I0(\tmp_4_i_reg_575[3]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[3]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[3]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[4]),
        .Q(m_axi_ca_WDATA[4]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[4]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[4]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[4]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[4]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[4]_i_2 
       (.I0(\tmp_4_i_reg_575[4]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[4]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[4]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[4]_i_3 
       (.I0(\tmp_4_i_reg_575[4]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[4]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[4]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[5]),
        .Q(m_axi_ca_WDATA[5]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[5]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[5]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[5]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[5]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[5]_i_2 
       (.I0(\tmp_4_i_reg_575[5]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[5]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[5]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[5]_i_3 
       (.I0(\tmp_4_i_reg_575[5]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[5]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[5]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[6]),
        .Q(m_axi_ca_WDATA[6]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[6]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[6]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[6]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[6]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[6]_i_2 
       (.I0(\tmp_4_i_reg_575[6]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[6]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[6]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[6]_i_3 
       (.I0(\tmp_4_i_reg_575[6]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[6]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[6]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[7]),
        .Q(m_axi_ca_WDATA[7]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[7]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[7]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[7]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[7]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[7]_i_2 
       (.I0(\tmp_4_i_reg_575[7]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[7]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[7]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[7]_i_3 
       (.I0(\tmp_4_i_reg_575[7]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[7]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[7]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[8]),
        .Q(m_axi_ca_WDATA[8]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[8]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[8]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[8]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[8]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[8]_i_2 
       (.I0(\tmp_4_i_reg_575[8]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[8]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[8]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[8]_i_3 
       (.I0(\tmp_4_i_reg_575[8]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[8]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[8]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \tmp_4_i_reg_575_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_4_i_fu_470_p11[9]),
        .Q(m_axi_ca_WDATA[9]),
        .R(1'b0));
  MUXF8 \tmp_4_i_reg_575_reg[9]_i_1 
       (.I0(\tmp_4_i_reg_575_reg[9]_i_2_n_0 ),
        .I1(\tmp_4_i_reg_575_reg[9]_i_3_n_0 ),
        .O(tmp_4_i_fu_470_p11[9]),
        .S(trunc_ln88_reg_561[0]));
  MUXF7 \tmp_4_i_reg_575_reg[9]_i_2 
       (.I0(\tmp_4_i_reg_575[9]_i_4_n_0 ),
        .I1(\tmp_4_i_reg_575[9]_i_5_n_0 ),
        .O(\tmp_4_i_reg_575_reg[9]_i_2_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  MUXF7 \tmp_4_i_reg_575_reg[9]_i_3 
       (.I0(\tmp_4_i_reg_575[9]_i_6_n_0 ),
        .I1(\tmp_4_i_reg_575[9]_i_7_n_0 ),
        .O(\tmp_4_i_reg_575_reg[9]_i_3_n_0 ),
        .S(trunc_ln88_reg_561[1]));
  FDRE \trunc_ln88_reg_561_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_130_reg_n_0_[0] ),
        .Q(trunc_ln88_reg_561[0]),
        .R(1'b0));
  FDRE \trunc_ln88_reg_561_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_fu_130_reg_n_0_[1] ),
        .Q(trunc_ln88_reg_561[1]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [0]),
        .Q(zext_ln88_reg_532[0]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [10]),
        .Q(zext_ln88_reg_532[10]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [11]),
        .Q(zext_ln88_reg_532[11]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [12]),
        .Q(zext_ln88_reg_532[12]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [13]),
        .Q(zext_ln88_reg_532[13]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [14]),
        .Q(zext_ln88_reg_532[14]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [15]),
        .Q(zext_ln88_reg_532[15]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [1]),
        .Q(zext_ln88_reg_532[1]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [2]),
        .Q(zext_ln88_reg_532[2]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [3]),
        .Q(zext_ln88_reg_532[3]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [4]),
        .Q(zext_ln88_reg_532[4]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [5]),
        .Q(zext_ln88_reg_532[5]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [6]),
        .Q(zext_ln88_reg_532[6]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [7]),
        .Q(zext_ln88_reg_532[7]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [8]),
        .Q(zext_ln88_reg_532[8]),
        .R(1'b0));
  FDRE \zext_ln88_reg_532_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln88_reg_532_reg[15]_0 [9]),
        .Q(zext_ln88_reg_532[9]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [0]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [30]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [10]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [40]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [11]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [41]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [12]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [42]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [13]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [43]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [14]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [44]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [15]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [45]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [1]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [31]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [2]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [32]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [3]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [33]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [4]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [34]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [5]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [35]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [6]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [36]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [7]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [37]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [8]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [38]),
        .R(1'b0));
  FDRE \zext_ln90_reg_537_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln90_reg_537_reg[15]_1 [9]),
        .Q(\zext_ln90_reg_537_reg[15]_0 [39]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
