{"vcs1":{"timestamp_begin":1684271503.557609116, "rt":1.41, "ut":0.48, "st":0.23}}
{"vcselab":{"timestamp_begin":1684271505.057113793, "rt":1.27, "ut":0.47, "st":0.18}}
{"link":{"timestamp_begin":1684271506.395098192, "rt":0.56, "ut":0.25, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684271502.869432357}
{"VCS_COMP_START_TIME": 1684271502.869432357}
{"VCS_COMP_END_TIME": 1684271508.548758396}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331148}}
{"stitch_vcselab": {"peak_mem": 220992}}
