==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.114 seconds; current allocated memory: 0.445 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.864 seconds; peak allocated memory: 677.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 0.238 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.671 seconds; peak allocated memory: 677.789 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 0.211 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.43 seconds; peak allocated memory: 676.812 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.351 seconds; current allocated memory: 0.410 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 17.347 seconds; peak allocated memory: 677.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.026 seconds; current allocated memory: 0.293 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.157 seconds; peak allocated memory: 677.918 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.094 seconds; current allocated memory: 676.773 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.025 seconds; current allocated memory: 678.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.315 seconds; current allocated memory: 678.711 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 678.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 684.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 685.285 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_1' (first_accel/matprod.cpp:20) in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:20:17) to (first_accel/matprod.cpp:24:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 706.828 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 706.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
WARNING: [HLS 200-885] The II Violation in module 'matprod' (loop 'VITIS_LOOP_19_1'): Unable to schedule bus request operation ('gmem_load_1_req', first_accel/matprod.cpp:20) on port 'gmem' (first_accel/matprod.cpp:20) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_19_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod' consists of the following:	'load' operation ('i', first_accel/matprod.cpp:26) on local variable 'i' [42]  (0 ns)
	'mul' operation ('mul_ln20', first_accel/matprod.cpp:20) [50]  (6.86 ns)
	blocking operation 0.868 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 706.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 707.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 710.785 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 716.852 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 722.059 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 8.541 seconds; current allocated memory: 45.523 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.614 seconds; peak allocated memory: 722.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.515 seconds; current allocated memory: 3.648 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 17.593 seconds; peak allocated memory: 679.773 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 0.203 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.722 seconds; peak allocated memory: 677.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 0.215 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.464 seconds; peak allocated memory: 676.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.045 seconds; current allocated memory: 677.043 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
ERROR: [HLS 207-5494] the value for option 'Offset' is invalid, valid 'offet' value is [off, slave,  direct] (first_accel/matprod.cpp:12:48)
WARNING: [HLS 207-5566] expression is not an integral constant expression (first_accel/matprod.cpp:12:64)
INFO: [HLS 207-1674] read of non-const variable 'N1' is not allowed in a constant expression (first_accel/matprod.cpp:12:64)
INFO: [HLS 207-62] declared here (first_accel/matprod.cpp:3:84)
ERROR: [HLS 207-5494] the value for option 'Offset' is invalid, valid 'offet' value is [off, slave,  direct] (first_accel/matprod.cpp:13:48)
WARNING: [HLS 207-5566] expression is not an integral constant expression (first_accel/matprod.cpp:13:64)
INFO: [HLS 207-1674] read of non-const variable 'N2' is not allowed in a constant expression (first_accel/matprod.cpp:13:64)
INFO: [HLS 207-62] declared here (first_accel/matprod.cpp:3:92)
ERROR: [HLS 207-5494] the value for option 'Offset' is invalid, valid 'offet' value is [off, slave,  direct] (first_accel/matprod.cpp:14:48)
WARNING: [HLS 207-5566] expression is not an integral constant expression (first_accel/matprod.cpp:14:64)
INFO: [HLS 207-1674] read of non-const variable 'N1' is not allowed in a constant expression (first_accel/matprod.cpp:14:64)
WARNING: [HLS 207-5562] MAXI Interface pragma is ignored, because 'depth' is not const integer  (first_accel/matprod.cpp:12:64)
WARNING: [HLS 207-5562] MAXI Interface pragma is ignored, because 'depth' is not const integer  (first_accel/matprod.cpp:13:64)
WARNING: [HLS 207-5562] MAXI Interface pragma is ignored, because 'depth' is not const integer  (first_accel/matprod.cpp:14:64)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.737 seconds; current allocated memory: 0.414 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.723 seconds; peak allocated memory: 677.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 0.211 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.396 seconds; peak allocated memory: 677.078 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 0.199 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.348 seconds; peak allocated memory: 677.020 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 0.238 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.291 seconds; peak allocated memory: 676.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 0.207 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.448 seconds; peak allocated memory: 677.246 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 0.258 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.385 seconds; peak allocated memory: 676.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 0.207 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.483 seconds; peak allocated memory: 677.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.739 seconds; peak allocated memory: 676.980 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.145 seconds; current allocated memory: 677.859 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
WARNING: [HLS 207-5566] expression is not an integral constant expression (first_accel/matprod.cpp:15:47)
INFO: [HLS 207-1674] read of non-const variable 'N1' is not allowed in a constant expression (first_accel/matprod.cpp:15:47)
INFO: [HLS 207-62] declared here (first_accel/matprod.cpp:6:87)
WARNING: [HLS 207-5566] expression is not an integral constant expression (first_accel/matprod.cpp:16:47)
INFO: [HLS 207-1674] read of non-const variable 'N2' is not allowed in a constant expression (first_accel/matprod.cpp:16:47)
INFO: [HLS 207-62] declared here (first_accel/matprod.cpp:6:95)
WARNING: [HLS 207-5566] expression is not an integral constant expression (first_accel/matprod.cpp:17:47)
INFO: [HLS 207-1674] read of non-const variable 'N1' is not allowed in a constant expression (first_accel/matprod.cpp:17:47)
WARNING: [HLS 207-5562] MAXI Interface pragma is ignored, because 'depth' is not const integer  (first_accel/matprod.cpp:15:47)
WARNING: [HLS 207-5562] MAXI Interface pragma is ignored, because 'depth' is not const integer  (first_accel/matprod.cpp:16:47)
WARNING: [HLS 207-5562] MAXI Interface pragma is ignored, because 'depth' is not const integer  (first_accel/matprod.cpp:17:47)
INFO: [HLS 207-62] declared here (first_accel/matprod.cpp:6:129)
INFO: [HLS 207-62] declared here (first_accel/matprod.cpp:6:137)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.025 seconds; current allocated memory: 679.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.831 seconds; current allocated memory: 679.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 679.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 685.711 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 686.906 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (first_accel/matprod.cpp:34) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:34:24) to (first_accel/matprod.cpp:38:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 708.641 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:40:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 728.176 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 732.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 733.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 733.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 733.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_33_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_33_1' consists of the following:	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:41) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln42', first_accel/matprod.cpp:42) [63]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 734.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 734.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 735.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 735.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 737.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 739.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 740.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3_addr' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1_addr', 'm2_addr', 'm3_addr', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
WARNING: [RTGEN 206-101] Port 'matprod/m1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m3' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 742.578 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.149 seconds; current allocated memory: 747.359 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.891 seconds; current allocated memory: 753.199 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.32 seconds; current allocated memory: 75.629 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 28.72 seconds; peak allocated memory: 753.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.074 seconds; current allocated memory: 0.344 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.295 seconds; peak allocated memory: 677.633 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.152 seconds; current allocated memory: 676.465 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.549 seconds; current allocated memory: 677.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.465 seconds; current allocated memory: 678.277 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 678.277 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 684.016 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 685.109 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (first_accel/matprod.cpp:34) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:34:24) to (first_accel/matprod.cpp:38:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 707.145 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:40:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 726.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 731.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 732.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 732.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 732.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_33_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_33_1' consists of the following:	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:41) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln42', first_accel/matprod.cpp:42) [63]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 733.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 733.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 734.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 734.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 735.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 737.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 738.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3_addr' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'm1_addr', 'm2_addr', 'm3_addr', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.626 seconds; current allocated memory: 741.352 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 746.309 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.233 seconds; current allocated memory: 752.508 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.502 seconds; current allocated memory: 76.414 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 28.648 seconds; peak allocated memory: 752.934 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 0.207 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.049 seconds; peak allocated memory: 677.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 0.207 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.835 seconds; peak allocated memory: 676.652 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 0.219 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.623 seconds; peak allocated memory: 677.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 0.219 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.726 seconds; peak allocated memory: 676.789 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.913 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.306 seconds; peak allocated memory: 677.008 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.3 seconds; current allocated memory: 676.293 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 677.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.412 seconds; current allocated memory: 678.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 678.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 684.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 685.230 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (first_accel/matprod.cpp:34) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:34:24) to (first_accel/matprod.cpp:38:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 706.922 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:40:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 726.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.29 seconds; current allocated memory: 730.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 731.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 732.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 732.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_33_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_33_1' consists of the following:	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:41) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln42', first_accel/matprod.cpp:42) [63]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 733.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 733.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 734.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 734.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 735.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 737.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 738.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3_addr' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'm1_addr', 'm2_addr', 'm3_addr', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'matprod/m_axi_gmem_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.767 seconds; current allocated memory: 741.555 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.971 seconds; current allocated memory: 746.004 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.114 seconds; current allocated memory: 752.426 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 15.491 seconds; current allocated memory: 76.676 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.939 seconds; peak allocated memory: 753.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.148 seconds; current allocated memory: 0.289 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 14.844 seconds; peak allocated memory: 677.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.054 seconds; current allocated memory: 677.109 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.218 seconds; current allocated memory: 677.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.231 seconds; current allocated memory: 679.012 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 679.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 685.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 686.055 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (first_accel/matprod.cpp:30) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:30:24) to (first_accel/matprod.cpp:34:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 707.566 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:36:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 735.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 740.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 741.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 741.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 741.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_29_1' consists of the following:	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:37) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln38', first_accel/matprod.cpp:38) [63]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 742.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 743.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 743.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 743.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 743.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 744.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 746.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 747.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 749.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.696 seconds; current allocated memory: 750.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 753.840 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.833 seconds; current allocated memory: 758.652 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 765.555 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.61 seconds; current allocated memory: 89.043 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.877 seconds; peak allocated memory: 766.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.86 seconds; current allocated memory: 2.754 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 17.132 seconds; peak allocated memory: 680.059 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.886 seconds; current allocated memory: 0.352 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 14.482 seconds; peak allocated memory: 677.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.055 seconds; current allocated memory: 677.086 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.381 seconds; current allocated memory: 677.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.363 seconds; current allocated memory: 679.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 679.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 684.965 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 686.176 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (first_accel/matprod.cpp:30) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:30:24) to (first_accel/matprod.cpp:34:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 707.820 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:36:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 735.914 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 740.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 741.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 742.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 742.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_29_1' consists of the following:	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:37) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln38', first_accel/matprod.cpp:38) [63]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 743.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 743.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 743.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 743.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 744.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 744.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 746.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 748.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 749.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 750.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 754.172 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.845 seconds; current allocated memory: 758.863 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.924 seconds; current allocated memory: 765.531 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.522 seconds; current allocated memory: 89.359 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 24.988 seconds; peak allocated memory: 766.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.724 seconds; current allocated memory: 2.816 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 16.835 seconds; peak allocated memory: 680.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.914 seconds; current allocated memory: 0.324 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 14.071 seconds; peak allocated memory: 676.242 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.047 seconds; current allocated memory: 675.980 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.017 seconds; current allocated memory: 677.375 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.967 seconds; current allocated memory: 678.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 678.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 684.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 685.449 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:24) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 707.027 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 735.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 739.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 740.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 741.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 741.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_26_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_26_1' consists of the following:	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:34) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln35', first_accel/matprod.cpp:35) [63]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 742.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 742.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 742.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 742.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 743.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 744.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 745.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 747.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 748.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 750.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2' and 'm3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 753.789 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.971 seconds; current allocated memory: 759.066 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 765.703 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.554 seconds; current allocated memory: 90.316 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 25.111 seconds; peak allocated memory: 766.344 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.436 seconds; current allocated memory: 3.387 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 16.597 seconds; peak allocated memory: 681.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.786 seconds; current allocated memory: 0.293 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.933 seconds; peak allocated memory: 677.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 676.582 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.953 seconds; current allocated memory: 677.410 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.174 seconds; current allocated memory: 678.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 678.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 684.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 685.738 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:24) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 707.430 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 735.562 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 739.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 741.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 741.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 741.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_26_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_26_1' consists of the following:	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:34) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln35', first_accel/matprod.cpp:35) [63]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 742.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 742.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 742.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 742.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 743.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 744.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 745.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 747.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 748.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 750.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2' and 'm3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 753.742 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.996 seconds; current allocated memory: 758.426 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.172 seconds; current allocated memory: 765.410 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.791 seconds; current allocated memory: 89.406 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.996 seconds; peak allocated memory: 766.035 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.357 seconds; current allocated memory: 2.969 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 16.491 seconds; peak allocated memory: 679.660 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 0.203 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.904 seconds; peak allocated memory: 676.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.14 seconds; current allocated memory: 682.219 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.495 seconds; current allocated memory: 683.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.827 seconds; current allocated memory: 684.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 684.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 690.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 691.945 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:24) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 713.895 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 742.105 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 746.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 747.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 747.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 747.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_26_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_26_1' consists of the following:	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:34) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln35', first_accel/matprod.cpp:35) [63]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 748.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 748.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 749.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 749.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 749.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 750.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 752.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 753.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 755.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 756.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2' and 'm3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 759.797 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.958 seconds; current allocated memory: 764.871 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 771.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.688 seconds; current allocated memory: 90.184 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 24.288 seconds; peak allocated memory: 772.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.229 seconds; current allocated memory: 0.203 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 23.746 seconds; peak allocated memory: 689.953 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 0.273 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.558 seconds; peak allocated memory: 677.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 0.215 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.437 seconds; peak allocated memory: 677.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.979 seconds; current allocated memory: 0.469 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.755 seconds; peak allocated memory: 677.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.046 seconds; current allocated memory: 676.789 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.867 seconds; current allocated memory: 677.812 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'GMEM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'GMEM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.729 seconds; current allocated memory: 678.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 678.871 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 684.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 686.086 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:24) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 708.172 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 736.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 740.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 741.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 742.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 742.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_26_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_26_1' consists of the following:	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:34) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln35', first_accel/matprod.cpp:35) [63]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 743.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 743.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 743.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 743.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 744.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 744.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 746.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 748.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 749.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 750.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/GMEM0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2' and 'm3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 754.230 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.757 seconds; current allocated memory: 759.262 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 765.922 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.014 seconds; current allocated memory: 89.723 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.869 seconds; peak allocated memory: 766.551 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '16'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.875 seconds; current allocated memory: 3.516 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 19.794 seconds; peak allocated memory: 681.328 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 0.418 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.592 seconds; peak allocated memory: 677.207 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.049 seconds; current allocated memory: 677.820 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 678.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'GMEM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'GMEM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.663 seconds; current allocated memory: 679.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 679.336 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 685.219 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 686.457 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:24) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 708.117 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 736.277 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 740.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 741.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 742.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 742.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_26_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_26_1' consists of the following:	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:34) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln35', first_accel/matprod.cpp:35) [63]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 743.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 743.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 743.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 743.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 744.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 744.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_GMEM0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 746.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_GMEM0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 747.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 749.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_GMEM0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 750.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/GMEM0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2' and 'm3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 754.207 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 758.688 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.989 seconds; current allocated memory: 765.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.867 seconds; current allocated memory: 88.332 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.775 seconds; peak allocated memory: 766.184 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.013 seconds; current allocated memory: 7.246 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 36.913 seconds; peak allocated memory: 684.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.014 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 3 seconds. Total elapsed time: 16.564 seconds; peak allocated memory: 677.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 0.305 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 16.126 seconds; peak allocated memory: 677.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.054 seconds; current allocated memory: 676.602 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.259 seconds; current allocated memory: 677.633 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.535 seconds; current allocated memory: 678.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 678.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 684.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 685.934 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:24) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 707.574 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 735.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 740.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 741.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 742.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 742.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_26_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_26_1' consists of the following:	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:34) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln35', first_accel/matprod.cpp:35) [63]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 743.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 743.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 743.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 743.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 744.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 744.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 746.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 747.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 749.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 750.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 754.066 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 758.871 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.902 seconds; current allocated memory: 765.617 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.852 seconds; current allocated memory: 89.609 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.679 seconds; peak allocated memory: 766.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.172 seconds; current allocated memory: 3.133 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.829 seconds; peak allocated memory: 680.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.302 seconds; peak allocated memory: 677.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.062 seconds; current allocated memory: 677.219 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.229 seconds; current allocated memory: 678.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.496 seconds; current allocated memory: 678.887 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 678.887 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 684.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 685.930 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:24) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 707.586 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 735.723 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 740.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 741.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 741.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 741.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_26_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_26_1' consists of the following:	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:34) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln35', first_accel/matprod.cpp:35) [63]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 742.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 742.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 743.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 743.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 743.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 744.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 745.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 747.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_11ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 748.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 750.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 753.590 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.736 seconds; current allocated memory: 758.711 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 765.086 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.629 seconds; current allocated memory: 88.465 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.928 seconds; peak allocated memory: 765.766 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 0.316 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.706 seconds; peak allocated memory: 676.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.049 seconds; current allocated memory: 677.297 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 678.051 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.259 seconds; current allocated memory: 678.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 678.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 684.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 686.164 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:24) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 707.734 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 735.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 740.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 741.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 741.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 741.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_26_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_26_1' consists of the following:	'load' operation ('j_load') on local variable 'j' [29]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:34) [62]  (2.7 ns)
	'icmp' operation ('icmp_ln35', first_accel/matprod.cpp:35) [63]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 742.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 742.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 743.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 743.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 743.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 744.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 746.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 747.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 749.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 750.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 753.961 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.773 seconds; current allocated memory: 759.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.822 seconds; current allocated memory: 765.555 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.486 seconds; current allocated memory: 88.930 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.16 seconds; peak allocated memory: 766.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.208 seconds; current allocated memory: 7.441 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.517 seconds; peak allocated memory: 684.164 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.828 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 24.315 seconds; peak allocated memory: 686.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.041 seconds; current allocated memory: 676.699 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.496 seconds; current allocated memory: 677.531 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.661 seconds; current allocated memory: 678.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 678.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 684.258 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 685.484 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:9) to (first_accel/matprod.cpp:33:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 707.180 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:35:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 735.293 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 739.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 740.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 741.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 741.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln29_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_26_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_26_1' consists of the following:	'load' operation ('j_load', first_accel/matprod.cpp:17) on local variable 'j' [28]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:36) [63]  (2.7 ns)
	'icmp' operation ('icmp_ln37', first_accel/matprod.cpp:37) [64]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 742.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 742.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 742.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 742.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 743.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 744.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 745.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 747.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 748.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 750.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 753.777 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 758.652 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 765.129 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.786 seconds; current allocated memory: 89.043 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 25.071 seconds; peak allocated memory: 765.781 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 30.855 seconds; current allocated memory: 6.641 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 45.169 seconds; peak allocated memory: 683.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.084 seconds; current allocated memory: 677.203 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.704 seconds; current allocated memory: 678.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.312 seconds; current allocated memory: 678.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 679.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 684.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 686.211 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:9) to (first_accel/matprod.cpp:33:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 707.746 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:35:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 735.840 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 740.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 741.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.122 seconds; current allocated memory: 742.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 742.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln29_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_26_1'
WARNING: [HLS 200-871] Estimated clock period (7.728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'matprod_Pipeline_VITIS_LOOP_26_1' consists of the following:	'load' operation ('j_load', first_accel/matprod.cpp:17) on local variable 'j' [28]  (0 ns)
	'add' operation ('j', first_accel/matprod.cpp:36) [63]  (2.7 ns)
	'icmp' operation ('icmp_ln37', first_accel/matprod.cpp:37) [64]  (2.44 ns)
	blocking operation 2.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 743.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 743.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 743.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 743.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 744.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 744.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 746.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 748.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 749.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 750.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 754.203 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 758.676 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.242 seconds; current allocated memory: 765.664 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.123 seconds; current allocated memory: 89.098 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.393 seconds; peak allocated memory: 766.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ips/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 20.944 seconds; current allocated memory: 8.898 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 34.984 seconds; peak allocated memory: 686.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.087 seconds; current allocated memory: 677.332 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
ERROR: [HLS 207-3745] array subscript is not an integer (first_accel/matprod.cpp:29:24)
ERROR: [HLS 207-3745] array subscript is not an integer (first_accel/matprod.cpp:29:44)
ERROR: [HLS 207-3745] array subscript is not an integer (first_accel/matprod.cpp:35:13)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 0.219 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.052 seconds; peak allocated memory: 677.551 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.047 seconds; current allocated memory: 677.367 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
ERROR: [HLS 207-3745] array subscript is not an integer (first_accel/matprod.cpp:29:24)
ERROR: [HLS 207-3745] array subscript is not an integer (first_accel/matprod.cpp:29:44)
ERROR: [HLS 207-3745] array subscript is not an integer (first_accel/matprod.cpp:35:13)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 0.559 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 14.714 seconds; peak allocated memory: 677.934 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.057 seconds; current allocated memory: 676.266 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'N1' (first_accel/matprod.cpp:8:38)
WARNING: [HLS 207-5544] invalid variable expr  (first_accel/matprod.cpp:8:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'N2' (first_accel/matprod.cpp:9:38)
WARNING: [HLS 207-5544] invalid variable expr  (first_accel/matprod.cpp:9:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'N3' (first_accel/matprod.cpp:10:38)
WARNING: [HLS 207-5544] invalid variable expr  (first_accel/matprod.cpp:10:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.668 seconds; current allocated memory: 0.629 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.965 seconds; peak allocated memory: 676.910 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.059 seconds; current allocated memory: 677.031 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.508 seconds; current allocated memory: 677.730 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long long)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:219:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_uint<64>::ap_uint(unsigned long long)'
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:845:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:845:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb0EEC2EDq11_j' into 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi52ELb0EEC2EDq52_j' into 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:535:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:535:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:535:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi137ELb0EEC2EDq137_j' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1487:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1453:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1510:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1516:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1514:14)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi137ELb0EEC2EDq137_j' into 'ap_int_base<137, false>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:357:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:877:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:877:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:875:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:869:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:869:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:867:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1654:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:13031)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)'
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1653:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:542:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1407:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:983:57)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1022:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1022:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1197:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.696 seconds; current allocated memory: 681.477 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 681.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 705.242 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'matprod' (first_accel/matprod.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 727.496 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'matprod' (first_accel/matprod.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:32:9) to (first_accel/matprod.cpp:37:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 771.332 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:39:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 805.488 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 810.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 811.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 812.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 812.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 22, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 813.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 813.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 813.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 813.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 814.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 814.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 816.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 818.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 820.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 821.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1_d', 'N2_d', 'N3_d' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 824.973 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.471 seconds; current allocated memory: 830.543 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.136 seconds; current allocated memory: 836.348 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 17.674 seconds; current allocated memory: 160.359 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.41 seconds; peak allocated memory: 837.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.06 seconds; current allocated memory: 677.043 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.914 seconds; current allocated memory: 677.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long long)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:219:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_uint<64>::ap_uint(unsigned long long)'
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:845:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:845:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb0EEC2EDq11_j' into 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi52ELb0EEC2EDq52_j' into 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:535:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:535:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:535:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi137ELb0EEC2EDq137_j' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1487:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1453:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1510:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1516:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1514:14)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi137ELb0EEC2EDq137_j' into 'ap_int_base<137, false>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:357:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:877:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:877:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:875:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:869:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:869:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:867:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1654:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:13031)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)'
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1653:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:542:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1407:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:983:57)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1022:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1022:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1197:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.215 seconds; current allocated memory: 681.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 681.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 705.469 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'matprod' (first_accel/matprod.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 727.523 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'matprod' (first_accel/matprod.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:32:9) to (first_accel/matprod.cpp:37:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 771.102 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:39:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 805.254 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 810.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 811.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 811.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 811.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 22, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 812.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 813.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 813.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 813.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 814.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 814.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 816.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 818.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 820.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 821.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1_d', 'N2_d', 'N3_d' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 825.023 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.229 seconds; current allocated memory: 830.129 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.961 seconds; current allocated memory: 835.789 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.887 seconds; current allocated memory: 160.035 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 29.548 seconds; peak allocated memory: 837.129 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.121 seconds; current allocated memory: 0.363 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 14.932 seconds; peak allocated memory: 677.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 14.402 seconds; peak allocated memory: 677.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 14.155 seconds; peak allocated memory: 677.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 0.289 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 14.272 seconds; peak allocated memory: 678.031 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.056 seconds; current allocated memory: 676.141 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.321 seconds; current allocated memory: 677.422 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long long)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:219:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_uint<64>::ap_uint(unsigned long long)'
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:845:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:845:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb0EEC2EDq11_j' into 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi52ELb0EEC2EDq52_j' into 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:535:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:535:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:535:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi137ELb0EEC2EDq137_j' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1487:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1453:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1510:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1516:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1514:14)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi137ELb0EEC2EDq137_j' into 'ap_int_base<137, false>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:357:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:877:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:877:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:875:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:869:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:869:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:867:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1654:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:13031)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)'
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1653:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:542:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1407:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:983:57)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1022:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1022:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1197:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.553 seconds; current allocated memory: 680.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 681.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 704.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'matprod' (first_accel/matprod.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 727.520 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'matprod' (first_accel/matprod.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:32:9) to (first_accel/matprod.cpp:37:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 771.453 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:39:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 805.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 809.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 810.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 811.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 811.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('regc_write_ln34', first_accel/matprod.cpp:34) of variable 'select_ln34', first_accel/matprod.cpp:34 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:35) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 22, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 812.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 812.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 812.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 812.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 813.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 814.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 816.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 817.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 819.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 820.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1_d', 'N2_d', 'N3_d' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 824.184 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.512 seconds; current allocated memory: 829.402 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.267 seconds; current allocated memory: 835.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.392 seconds; current allocated memory: 160.254 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 31.084 seconds; peak allocated memory: 836.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.048 seconds; current allocated memory: 677.293 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'N1_d' (first_accel/matprod.cpp:8:38)
WARNING: [HLS 207-5544] invalid variable expr  (first_accel/matprod.cpp:8:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'N2_d' (first_accel/matprod.cpp:9:38)
WARNING: [HLS 207-5544] invalid variable expr  (first_accel/matprod.cpp:9:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'N3_d' (first_accel/matprod.cpp:10:38)
WARNING: [HLS 207-5544] invalid variable expr  (first_accel/matprod.cpp:10:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.603 seconds; current allocated memory: 0.555 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.919 seconds; peak allocated memory: 677.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.044 seconds; current allocated memory: 676.227 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.021 seconds; current allocated memory: 677.480 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.419 seconds; current allocated memory: 678.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 678.602 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 684.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 685.766 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:9) to (first_accel/matprod.cpp:33:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 707.910 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:35:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 736.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 740.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 741.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 742.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 742.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln29_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 22, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 743.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 743.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 743.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 743.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 744.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 744.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 746.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 748.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 749.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 751.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.378 seconds; current allocated memory: 754.152 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 759.156 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 766.238 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.979 seconds; current allocated memory: 90.234 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.674 seconds; peak allocated memory: 766.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.043 seconds; current allocated memory: 676.910 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 677.715 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.465 seconds; current allocated memory: 678.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 678.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 684.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 685.801 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:27) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 707.543 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 735.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 739.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 741.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 741.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 741.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 22, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 743.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 743.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 743.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 743.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 744.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 744.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 746.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 747.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 749.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 750.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 753.793 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 758.590 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.843 seconds; current allocated memory: 765.426 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.906 seconds; current allocated memory: 89.113 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 23.529 seconds; peak allocated memory: 766.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.748 seconds; current allocated memory: 3.809 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 17.313 seconds; peak allocated memory: 680.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 0.211 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 14.092 seconds; peak allocated memory: 677.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 14.243 seconds; peak allocated memory: 676.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.045 seconds; current allocated memory: 677.066 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.965 seconds; current allocated memory: 678.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.207 seconds; current allocated memory: 679.098 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 679.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 685.148 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 686.293 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:27) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 708.148 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 736.246 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 740.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 742.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 742.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 742.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 22, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 743.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 743.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 743.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 743.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 744.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 744.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 746.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 748.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 750.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 751.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 754.891 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 759.512 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 766.430 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.517 seconds; current allocated memory: 89.855 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 22.906 seconds; peak allocated memory: 767.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 50.482 seconds; current allocated memory: 7.441 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 63.988 seconds; peak allocated memory: 684.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ips/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 22.771 seconds; current allocated memory: 9.527 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 37.154 seconds; peak allocated memory: 685.992 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.068 seconds; current allocated memory: 0.312 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 16.782 seconds; peak allocated memory: 677.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.045 seconds; current allocated memory: 676.750 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.208 seconds; current allocated memory: 677.906 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.714 seconds; current allocated memory: 678.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 678.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 684.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 686.035 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:27) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 707.820 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 735.977 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 740.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.113 seconds; current allocated memory: 741.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 742.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 742.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 22, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 743.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 743.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 743.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 743.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 744.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 744.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 746.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 748.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 749.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 751.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 754.250 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.013 seconds; current allocated memory: 759.090 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.086 seconds; current allocated memory: 765.965 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 13.401 seconds; current allocated memory: 89.648 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 26.982 seconds; peak allocated memory: 766.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.25 seconds; current allocated memory: 0.203 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 16.101 seconds; peak allocated memory: 677.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.085 seconds; current allocated memory: 105.262 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.015 seconds; current allocated memory: 106.812 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.549 seconds; current allocated memory: 107.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 107.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 113.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 115.230 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:27) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 136.992 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 165.309 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 169.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 170.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 171.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 171.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 22, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 172.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 172.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 172.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 172.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 173.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 173.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 175.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 177.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 178.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 180.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 183.109 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.995 seconds; current allocated memory: 188.148 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 195.141 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.323 seconds; current allocated memory: 90.387 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.409 seconds; peak allocated memory: 195.660 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 59.369 seconds; current allocated memory: 7.195 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 71.167 seconds; peak allocated memory: 112.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.089 seconds; current allocated memory: 105.461 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.903 seconds; current allocated memory: 106.211 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.638 seconds; current allocated memory: 107.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 107.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 113.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 114.430 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:27) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 136.559 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 164.367 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 168.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 169.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 170.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 170.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 16, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 171.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 171.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 171.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 171.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.144 seconds; current allocated memory: 172.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 172.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 174.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 175.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 177.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 179.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 181.941 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.041 seconds; current allocated memory: 186.520 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.113 seconds; current allocated memory: 193.273 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 13.249 seconds; current allocated memory: 88.547 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.32 seconds; peak allocated memory: 193.977 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 182.694 seconds; current allocated memory: 7.633 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 205.872 seconds; peak allocated memory: 112.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.624 seconds; current allocated memory: 8.301 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 36.673 seconds; peak allocated memory: 115.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.085 seconds; current allocated memory: 8.922 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.969 seconds; peak allocated memory: 114.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.489 seconds; current allocated memory: 0.449 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 14.293 seconds; peak allocated memory: 106.180 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.059 seconds; current allocated memory: 107.523 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.568 seconds; current allocated memory: 108.887 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.924 seconds; current allocated memory: 109.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 109.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 115.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 116.914 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:26) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 138.945 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.109 seconds; current allocated memory: 167.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 171.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 172.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 173.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 173.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 174.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 174.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 174.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 174.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 174.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 175.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 177.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 178.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 180.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 181.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 184.617 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.927 seconds; current allocated memory: 189.305 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 196.473 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.815 seconds; current allocated memory: 89.289 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.713 seconds; peak allocated memory: 196.863 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.048 seconds; current allocated memory: 105.250 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.988 seconds; current allocated memory: 106.062 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.55 seconds; current allocated memory: 107.145 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 107.145 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 113.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 114.719 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:26) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 136.441 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 164.746 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 168.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 169.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 170.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 170.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 170.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 171.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 171.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 171.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 172.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 172.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 174.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 176.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 177.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 178.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 181.703 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 186.895 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 193.734 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.558 seconds; current allocated memory: 88.895 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.248 seconds; peak allocated memory: 194.191 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 62.957 seconds; current allocated memory: 7.676 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 75.161 seconds; peak allocated memory: 115.570 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.66 seconds; current allocated memory: 9.016 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 29.369 seconds; peak allocated memory: 114.922 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 20.194 seconds; current allocated memory: 0.570 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 31.951 seconds; peak allocated memory: 106.133 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.044 seconds; current allocated memory: 105.969 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.705 seconds; current allocated memory: 106.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.281 seconds; current allocated memory: 107.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 107.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 114.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 115.277 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:26) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 136.590 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 165.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.431 seconds; current allocated memory: 169.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 170.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 171.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 171.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 171.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 172.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 172.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 172.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 172.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 173.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 175.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 176.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 178.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 179.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 182.625 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.133 seconds; current allocated memory: 187.980 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.316 seconds; current allocated memory: 194.496 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 25.961 seconds; current allocated memory: 89.012 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 37.482 seconds; peak allocated memory: 195.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.041 seconds; current allocated memory: 105.918 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.852 seconds; current allocated memory: 106.969 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.739 seconds; current allocated memory: 107.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 107.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 114.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 115.441 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:9) to (first_accel/matprod.cpp:32:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 137.547 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:34:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 165.684 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 169.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 170.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 171.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 171.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln29', first_accel/matprod.cpp:29) of variable 'select_ln29', first_accel/matprod.cpp:29 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:30) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln29', first_accel/matprod.cpp:29) of variable 'select_ln29', first_accel/matprod.cpp:29 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:30) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 171.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 172.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 172.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 172.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 173.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 173.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 175.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 176.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 178.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 179.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 182.703 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 187.938 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.169 seconds; current allocated memory: 194.465 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.803 seconds; current allocated memory: 89.070 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 21.088 seconds; peak allocated memory: 195.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 0.234 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.995 seconds; peak allocated memory: 105.852 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 0.285 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.961 seconds; peak allocated memory: 109.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 0.223 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.632 seconds; peak allocated memory: 106.207 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.487 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.813 seconds; peak allocated memory: 105.180 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.278 seconds; current allocated memory: 0.344 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.527 seconds; peak allocated memory: 105.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.518 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.823 seconds; peak allocated memory: 106.035 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.043 seconds; current allocated memory: 105.328 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.894 seconds; current allocated memory: 106.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.881 seconds; current allocated memory: 107.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 107.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 113.258 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 114.406 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 136.172 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 164.758 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 169.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 170.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 170.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 170.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 171.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 171.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 171.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 171.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 172.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 172.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 174.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 176.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 177.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 178.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 182.070 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.947 seconds; current allocated memory: 187.848 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 194.504 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.147 seconds; current allocated memory: 89.363 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 21.478 seconds; peak allocated memory: 194.738 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 72.323 seconds; current allocated memory: 7.777 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 83.728 seconds; peak allocated memory: 113.797 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 37.206 seconds; current allocated memory: 7.312 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 48.695 seconds; peak allocated memory: 113.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.057 seconds; current allocated memory: 105.637 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.924 seconds; current allocated memory: 106.340 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.746 seconds; current allocated memory: 107.352 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 107.383 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 113.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 114.555 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:29:9) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 136.500 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:34:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 164.914 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 169.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 170.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 170.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 170.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln31', first_accel/matprod.cpp:31) of variable 'select_ln31', first_accel/matprod.cpp:31 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:32) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln31', first_accel/matprod.cpp:31) of variable 'select_ln31', first_accel/matprod.cpp:31 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:32) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 171.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 171.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 171.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 171.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 172.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 172.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 174.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 176.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 177.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 179.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 182.012 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.939 seconds; current allocated memory: 187.766 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.326 seconds; current allocated memory: 194.559 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.553 seconds; current allocated memory: 89.176 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 22.066 seconds; peak allocated memory: 194.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.049 seconds; current allocated memory: 105.594 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.873 seconds; current allocated memory: 106.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:23:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:24:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:44:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:44:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.665 seconds; current allocated memory: 107.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 107.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 114.473 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 115.438 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:9) to (first_accel/matprod.cpp:32:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 136.438 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:34:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 165.289 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 169.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 170.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 171.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 171.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln29', first_accel/matprod.cpp:29) of variable 'select_ln29', first_accel/matprod.cpp:29 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:30) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln29', first_accel/matprod.cpp:29) of variable 'select_ln29', first_accel/matprod.cpp:29 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:30) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 172.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 172.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 172.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 172.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 172.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 172.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 174.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 176.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 178.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 179.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 181.980 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.759 seconds; current allocated memory: 187.262 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 194.164 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.973 seconds; current allocated memory: 88.648 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.343 seconds; peak allocated memory: 194.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.052 seconds; current allocated memory: 105.797 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 106.656 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:23:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:24:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:43:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:43:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.683 seconds; current allocated memory: 107.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 107.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 114.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 115.848 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:26) to (first_accel/matprod.cpp:31:7) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 136.855 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 165.609 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 169.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 171.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 171.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 171.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln28', first_accel/matprod.cpp:28) of variable 'select_ln28', first_accel/matprod.cpp:28 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:29) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 172.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 172.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 172.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 173.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 173.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 173.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 175.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 177.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 178.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 179.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 182.609 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.767 seconds; current allocated memory: 187.742 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.006 seconds; current allocated memory: 194.414 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.128 seconds; current allocated memory: 88.691 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.476 seconds; peak allocated memory: 194.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.037 seconds; current allocated memory: 104.184 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.828 seconds; current allocated memory: 105.680 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.936 seconds; current allocated memory: 106.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 106.797 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 112.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 114.047 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 135.914 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 164.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 168.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 169.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 170.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 170.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 170.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 170.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 171.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 171.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 172.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 172.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 174.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 176.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 177.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 178.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 181.605 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 187.164 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.941 seconds; current allocated memory: 193.875 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.461 seconds; current allocated memory: 90.309 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.902 seconds; peak allocated memory: 194.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.05 seconds; current allocated memory: 106.105 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 106.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:23:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:24:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:38:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:38:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.679 seconds; current allocated memory: 107.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 107.891 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 114.969 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 115.930 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 136.398 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 165.988 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 170.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 171.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 171.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 171.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 172.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 172.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 172.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 172.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 173.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 173.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 175.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 177.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 178.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 179.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 182.629 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 188.145 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.034 seconds; current allocated memory: 194.965 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.884 seconds; current allocated memory: 88.887 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 21.257 seconds; peak allocated memory: 195.020 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.987 seconds; current allocated memory: 3.145 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.99 seconds; peak allocated memory: 109.055 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.067 seconds; current allocated memory: 105.836 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.098 seconds; current allocated memory: 106.719 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:23:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:24:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:38:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:38:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.784 seconds; current allocated memory: 107.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 107.934 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 114.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 115.773 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 137.586 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 165.863 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 170.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 171.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 171.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 171.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 172.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 172.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 172.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 172.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 173.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 173.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 175.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 177.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 178.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 179.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 182.703 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 188.242 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 195.188 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.819 seconds; current allocated memory: 89.426 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 22.387 seconds; peak allocated memory: 195.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.626 seconds; current allocated memory: 0.367 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.222 seconds; peak allocated memory: 106.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.05 seconds; current allocated memory: 105.664 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 106.715 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:23:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:24:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:38:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:38:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.877 seconds; current allocated memory: 107.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 107.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 114.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 115.465 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 136.680 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 165.559 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 169.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 171.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 171.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 171.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 171.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 172.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 172.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 172.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 173.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 173.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 175.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 177.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 178.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 179.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 182.281 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 187.426 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.921 seconds; current allocated memory: 194.824 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 9.923 seconds; current allocated memory: 89.262 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.376 seconds; peak allocated memory: 194.969 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.404 seconds; current allocated memory: 3.043 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.694 seconds; peak allocated memory: 108.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.054 seconds; current allocated memory: 105.039 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 106.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:23:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:24:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:38:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:38:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.172 seconds; current allocated memory: 107.582 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 107.582 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 114.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 115.414 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 137.109 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 165.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 169.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 171.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 171.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 171.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 171.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 171.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 172.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 172.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 173.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 173.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 175.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 177.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 178.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 179.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 182.363 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 187.879 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 194.910 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.383 seconds; current allocated memory: 89.957 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 21.976 seconds; peak allocated memory: 194.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.851 seconds; current allocated memory: 3.465 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 16.134 seconds; peak allocated memory: 108.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.05 seconds; current allocated memory: 105.887 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 106.434 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:23:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:24:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:38:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:38:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.778 seconds; current allocated memory: 107.426 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 107.426 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 114.559 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 115.641 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 136.926 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 165.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 169.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 171.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 171.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 171.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 171.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 171.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 172.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 172.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 173.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 173.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 175.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 177.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 178.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 179.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 182.078 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 187.602 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.099 seconds; current allocated memory: 194.832 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.005 seconds; current allocated memory: 88.996 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.311 seconds; peak allocated memory: 194.887 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.346 seconds; current allocated memory: 3.328 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.654 seconds; peak allocated memory: 108.637 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.047 seconds; current allocated memory: 105.555 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 106.383 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.681 seconds; current allocated memory: 107.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 107.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 113.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 114.688 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 136.668 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 165.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 169.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 170.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 171.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 171.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 171.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 171.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 172.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 172.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 173.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 173.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 175.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 176.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 178.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 179.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 182.383 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.769 seconds; current allocated memory: 187.438 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 194.531 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.024 seconds; current allocated memory: 89.258 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.371 seconds; peak allocated memory: 194.836 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.014 seconds; current allocated memory: 3.383 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.264 seconds; peak allocated memory: 112.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.064 seconds; current allocated memory: 105.707 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 106.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.714 seconds; current allocated memory: 107.254 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 107.254 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 113.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 114.570 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 136.305 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 164.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 169.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 170.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 170.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 171.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 171.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 171.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 171.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 171.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 172.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 173.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 175.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 176.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 178.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 179.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 182.508 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 188.020 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.994 seconds; current allocated memory: 194.672 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.184 seconds; current allocated memory: 89.363 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 21.622 seconds; peak allocated memory: 195.051 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 36.928 seconds; current allocated memory: 7.836 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 48.186 seconds; peak allocated memory: 113.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.055 seconds; current allocated memory: 106.141 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.881 seconds; current allocated memory: 106.797 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.727 seconds; current allocated memory: 107.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 107.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 113.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 114.590 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 136.633 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 165.016 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 169.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 170.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 170.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 171.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 171.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 171.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 171.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 171.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 172.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 173.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 175.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 176.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 178.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.557 seconds; current allocated memory: 179.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_5s_5ns_5_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 182.598 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.927 seconds; current allocated memory: 188.082 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 194.695 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 10.36 seconds; current allocated memory: 88.980 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.754 seconds; peak allocated memory: 195.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 36.395 seconds; current allocated memory: 7.684 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 47.703 seconds; peak allocated memory: 113.344 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.077 seconds; current allocated memory: 105.641 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 106.605 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:23:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:2)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:24:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:2)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:44:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:44:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.695 seconds; current allocated memory: 107.668 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 107.676 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 113.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 114.586 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:27:9) to (first_accel/matprod.cpp:32:8) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 136.414 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:34:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 164.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 169.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 170.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 170.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 170.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln29', first_accel/matprod.cpp:29) of variable 'select_ln29', first_accel/matprod.cpp:29 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:30) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln29', first_accel/matprod.cpp:29) of variable 'select_ln29', first_accel/matprod.cpp:29 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:30) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 171.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 171.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 171.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 171.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 172.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 172.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 174.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 176.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_5s_5ns_5_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_5s_5s_5_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 177.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 179.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 181.980 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 186.656 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.872 seconds; current allocated memory: 193.688 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.234 seconds; current allocated memory: 88.055 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 20.716 seconds; peak allocated memory: 193.746 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 37.551 seconds; current allocated memory: 8.375 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 48.905 seconds; peak allocated memory: 113.113 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.051 seconds; current allocated memory: 107.395 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.863 seconds; current allocated memory: 108.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:23:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:2)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:24:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:2)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 32 in loop 'anonymous'(first_accel/matprod.cpp:38:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:38:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.762 seconds; current allocated memory: 109.707 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 109.707 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 115.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 116.617 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 138.719 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 166.949 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 171.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 172.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 173.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 173.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_3' (loop 'VITIS_LOOP_28_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 173.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 173.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 173.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 173.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 174.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 174.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 176.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 178.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 179.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 180.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_5s_5ns_5_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 183.828 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.872 seconds; current allocated memory: 189.293 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 196.430 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.029 seconds; current allocated memory: 89.203 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.375 seconds; peak allocated memory: 196.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 105.633 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 106.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_26_1'(first_accel/matprod.cpp:26:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:26:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_27_2'(first_accel/matprod.cpp:27:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:27:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_39_6'(first_accel/matprod.cpp:39:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:39:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.743 seconds; current allocated memory: 107.918 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 107.918 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 113.914 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 115.188 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_5' (first_accel/matprod.cpp:31) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_6' (first_accel/matprod.cpp:39) in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:31:30) to (first_accel/matprod.cpp:31:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 137.590 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_4' (first_accel/matprod.cpp:30:29) in function 'matprod'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_3' (first_accel/matprod.cpp:29:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' (first_accel/matprod.cpp:26:60)
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' (first_accel/matprod.cpp:27:60)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 165.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 170.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 171.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 171.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 171.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln29_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln33', first_accel/matprod.cpp:33) of variable 'select_ln33', first_accel/matprod.cpp:33 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:34) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln33', first_accel/matprod.cpp:33) of variable 'select_ln33', first_accel/matprod.cpp:33 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:34) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 172.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 172.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_39_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 172.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 172.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 173.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 173.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 175.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 177.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5' pipeline 'VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_5s_5ns_5_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_5s_5s_5_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 179.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_39_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_39_6' pipeline 'VITIS_LOOP_39_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_39_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.56 seconds; current allocated memory: 180.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 183.539 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.835 seconds; current allocated memory: 188.504 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 195.742 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.269 seconds; current allocated memory: 90.367 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.632 seconds; peak allocated memory: 196.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '16'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.915 seconds; current allocated memory: 3.340 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.216 seconds; peak allocated memory: 108.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.645 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.063 seconds; peak allocated memory: 106.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 105.305 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.902 seconds; current allocated memory: 106.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_26_1'(first_accel/matprod.cpp:26:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:26:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_27_2'(first_accel/matprod.cpp:27:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:27:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_39_6'(first_accel/matprod.cpp:39:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:39:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.775 seconds; current allocated memory: 107.234 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 107.234 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 113.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 114.395 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_5' (first_accel/matprod.cpp:31) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_6' (first_accel/matprod.cpp:39) in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:31:30) to (first_accel/matprod.cpp:31:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 136.391 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_30_4' (first_accel/matprod.cpp:30:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_3' (first_accel/matprod.cpp:29:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' (first_accel/matprod.cpp:26:60)
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' (first_accel/matprod.cpp:27:60)
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:36:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 165.039 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 169.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 170.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 170.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 170.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_31_5' (loop 'VITIS_LOOP_31_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln33', first_accel/matprod.cpp:33) of variable 'select_ln33', first_accel/matprod.cpp:33 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:34) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_31_5' (loop 'VITIS_LOOP_31_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln33', first_accel/matprod.cpp:33) of variable 'select_ln33', first_accel/matprod.cpp:33 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:34) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_31_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 171.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 171.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_39_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 171.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 171.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln29_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 172.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 173.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 174.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 176.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_31_5' pipeline 'VITIS_LOOP_31_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_31_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 177.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_39_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_39_6' pipeline 'VITIS_LOOP_39_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_39_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_39_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 178.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_5s_5ns_5_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 182.168 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.926 seconds; current allocated memory: 187.434 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.004 seconds; current allocated memory: 194.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.487 seconds; current allocated memory: 89.785 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.75 seconds; peak allocated memory: 195.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '16'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.637 seconds; current allocated memory: 3.262 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 14.885 seconds; peak allocated memory: 109.188 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.304 seconds; current allocated memory: 0.398 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.608 seconds; peak allocated memory: 106.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.06 seconds; current allocated memory: 105.879 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.925 seconds; current allocated memory: 106.637 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_26_1'(first_accel/matprod.cpp:26:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:26:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_27_2'(first_accel/matprod.cpp:27:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:27:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_40_6'(first_accel/matprod.cpp:40:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:40:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.766 seconds; current allocated memory: 107.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 107.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 113.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 115.039 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (first_accel/matprod.cpp:26) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (first_accel/matprod.cpp:27) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_5' (first_accel/matprod.cpp:31) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_6' (first_accel/matprod.cpp:40) in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:31:30) to (first_accel/matprod.cpp:31:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 136.883 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_30_4' (first_accel/matprod.cpp:30:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_3' (first_accel/matprod.cpp:29:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' (first_accel/matprod.cpp:26:60)
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' (first_accel/matprod.cpp:27:60)
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:36:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 165.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 169.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 171.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 171.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 171.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_5'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_31_5' (loop 'VITIS_LOOP_31_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln33', first_accel/matprod.cpp:33) of variable 'select_ln33', first_accel/matprod.cpp:33 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:34) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_31_5' (loop 'VITIS_LOOP_31_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln33', first_accel/matprod.cpp:33) of variable 'select_ln33', first_accel/matprod.cpp:33 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:34) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_31_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 171.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 172.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_40_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 172.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 172.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln29_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 173.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 173.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_26_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 175.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_27_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 177.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_31_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_31_5' pipeline 'VITIS_LOOP_31_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_31_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 178.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_40_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_40_6' pipeline 'VITIS_LOOP_40_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_40_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_40_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_40_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_40_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_40_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_40_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_40_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_40_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_40_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_40_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_40_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_40_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_40_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_40_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.529 seconds; current allocated memory: 179.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 182.672 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 188.539 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.29 seconds; current allocated memory: 195.355 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.782 seconds; current allocated memory: 89.598 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.117 seconds; peak allocated memory: 195.648 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '16'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.869 seconds; current allocated memory: 3.543 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.147 seconds; peak allocated memory: 109.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.627 seconds; current allocated memory: 0.316 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.045 seconds; peak allocated memory: 105.148 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.347 seconds; current allocated memory: 0.375 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.82 seconds; peak allocated memory: 105.832 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.395 seconds; current allocated memory: 0.305 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.773 seconds; peak allocated memory: 105.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.527 seconds; current allocated memory: 0.316 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.856 seconds; peak allocated memory: 105.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.053 seconds; current allocated memory: 106.094 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.828 seconds; current allocated memory: 106.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_23_1'(first_accel/matprod.cpp:23:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_24_2'(first_accel/matprod.cpp:24:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_37_6'(first_accel/matprod.cpp:37:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:37:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.741 seconds; current allocated memory: 108.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 108.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 114.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 115.504 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (first_accel/matprod.cpp:23) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (first_accel/matprod.cpp:24) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_5' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_6' (first_accel/matprod.cpp:37) in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 137.555 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_4' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_3' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' (first_accel/matprod.cpp:23:59)
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' (first_accel/matprod.cpp:24:59)
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 165.844 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 169.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 171.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 171.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 171.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_5'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 172.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 172.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 172.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 172.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 173.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 173.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 175.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_24_2' pipeline 'VITIS_LOOP_24_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_24_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 177.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_5' pipeline 'VITIS_LOOP_28_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 178.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_37_6' pipeline 'VITIS_LOOP_37_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_37_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 179.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 182.844 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.963 seconds; current allocated memory: 188.430 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.118 seconds; current allocated memory: 195.379 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.256 seconds; current allocated memory: 89.426 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.718 seconds; peak allocated memory: 195.570 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '16'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.79 seconds; current allocated memory: 2.676 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.18 seconds; peak allocated memory: 108.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.067 seconds; current allocated memory: 105.383 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.905 seconds; current allocated memory: 106.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_23_1'(first_accel/matprod.cpp:23:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_24_2'(first_accel/matprod.cpp:24:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_37_6'(first_accel/matprod.cpp:37:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:37:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.735 seconds; current allocated memory: 107.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 107.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 113.527 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 114.910 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (first_accel/matprod.cpp:23) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (first_accel/matprod.cpp:24) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_5' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_6' (first_accel/matprod.cpp:37) in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 136.555 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_4' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_3' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' (first_accel/matprod.cpp:23:59)
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' (first_accel/matprod.cpp:24:59)
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 164.910 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 169.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 170.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 170.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 170.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_5'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 171.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 171.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 171.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 171.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 172.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 172.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 174.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_24_2' pipeline 'VITIS_LOOP_24_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_24_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 176.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_5' pipeline 'VITIS_LOOP_28_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 178.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_37_6' pipeline 'VITIS_LOOP_37_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_37_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 179.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.556 seconds; current allocated memory: 182.184 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 187.168 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.972 seconds; current allocated memory: 194.551 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.343 seconds; current allocated memory: 89.359 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.841 seconds; peak allocated memory: 194.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.987 seconds; current allocated memory: 3.633 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.293 seconds; peak allocated memory: 108.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.056 seconds; current allocated memory: 106.008 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 106.840 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_23_1'(first_accel/matprod.cpp:23:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_24_2'(first_accel/matprod.cpp:24:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_37_6'(first_accel/matprod.cpp:37:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:37:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.759 seconds; current allocated memory: 107.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 107.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 114.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 115.316 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (first_accel/matprod.cpp:23) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (first_accel/matprod.cpp:24) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_5' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_6' (first_accel/matprod.cpp:37) in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 137.172 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_4' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_3' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' (first_accel/matprod.cpp:23:59)
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' (first_accel/matprod.cpp:24:59)
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 165.539 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 169.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 170.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 171.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 171.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_5'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 171.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 172.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 172.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 172.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 173.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 173.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 175.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_24_2' pipeline 'VITIS_LOOP_24_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_24_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 177.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_5' pipeline 'VITIS_LOOP_28_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 178.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_37_6' pipeline 'VITIS_LOOP_37_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_37_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 179.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6s_6ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 182.590 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.813 seconds; current allocated memory: 188.129 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.882 seconds; current allocated memory: 195.156 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.952 seconds; current allocated memory: 89.379 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.265 seconds; peak allocated memory: 195.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 37.12 seconds; current allocated memory: 8.023 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 48.368 seconds; peak allocated memory: 113.344 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.046 seconds; current allocated memory: 105.543 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 106.641 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_23_1'(first_accel/matprod.cpp:23:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_24_2'(first_accel/matprod.cpp:24:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_37_6'(first_accel/matprod.cpp:37:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:37:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.762 seconds; current allocated memory: 107.668 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 107.668 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 113.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 115.273 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (first_accel/matprod.cpp:23) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (first_accel/matprod.cpp:24) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_5' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_6' (first_accel/matprod.cpp:37) in function 'matprod' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 137.059 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_4' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_3' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' (first_accel/matprod.cpp:23:59)
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' (first_accel/matprod.cpp:24:59)
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 165.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 169.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 170.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 171.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 171.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_5'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 171.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 171.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 172.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 172.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 172.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 173.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 175.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_24_2' pipeline 'VITIS_LOOP_24_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_24_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 177.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_5' pipeline 'VITIS_LOOP_28_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 178.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_37_6' pipeline 'VITIS_LOOP_37_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_37_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 179.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 182.715 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 188.121 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.976 seconds; current allocated memory: 195.355 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.874 seconds; current allocated memory: 89.832 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 21.192 seconds; peak allocated memory: 195.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 36.631 seconds; current allocated memory: 7.492 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 47.904 seconds; peak allocated memory: 112.949 MB.
