Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 14:31:21 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_120/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                 2289        0.002        0.000                      0                 2289        2.077        0.000                       0                  2290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.352}        4.705           212.540         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.075        0.000                      0                 2289        0.002        0.000                      0                 2289        2.077        0.000                       0                  2290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 demux/sel_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.352ns period=4.705ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.352ns period=4.705ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.705ns  (vclock rise@4.705ns - vclock rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.988ns (43.943%)  route 2.536ns (56.057%))
  Logic Levels:           19  (CARRY8=11 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 6.105 - 4.705 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.843ns (routing 0.001ns, distribution 0.842ns)
  Clock Net Delay (Destination): 0.730ns (routing 0.001ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2289, routed)        0.843     1.804    demux/CLK
    SLICE_X130Y486       FDSE                                         r  demux/sel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y486       FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.883 r  demux/sel_reg[7]/Q
                         net (fo=94, routed)          0.265     2.148    demux/sel[7]
    SLICE_X131Y486       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.265 r  demux/sel_reg[8]_i_6/CO[7]
                         net (fo=1, routed)           0.026     2.291    demux/sel_reg[8]_i_6_n_0
    SLICE_X131Y487       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     2.343 r  demux/sel_reg[8]_i_20/CO[0]
                         net (fo=39, routed)          0.334     2.677    p_1_in[9]
    SLICE_X129Y480       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     2.777 r  sel[8]_i_230/O
                         net (fo=1, routed)           0.016     2.793    demux/S[2]
    SLICE_X129Y480       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.910 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     2.936    demux/sel_reg[8]_i_196_n_0
    SLICE_X129Y481       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.013 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.248     3.261    demux_n_10
    SLICE_X131Y482       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.142     3.403 r  sel[8]_i_136/O
                         net (fo=2, routed)           0.186     3.589    sel[8]_i_136_n_0
    SLICE_X131Y482       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     3.739 r  sel[8]_i_143/O
                         net (fo=1, routed)           0.016     3.755    demux/sel[8]_i_73_0[5]
    SLICE_X131Y482       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.872 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     3.898    demux/sel_reg[8]_i_81_n_0
    SLICE_X131Y483       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     3.965 r  demux/sel_reg[8]_i_77/O[2]
                         net (fo=2, routed)           0.234     4.199    demux_n_88
    SLICE_X132Y482       LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106     4.305 r  sel[8]_i_31/O
                         net (fo=2, routed)           0.201     4.506    sel[8]_i_31_n_0
    SLICE_X132Y482       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.595 r  sel[8]_i_39/O
                         net (fo=1, routed)           0.008     4.603    demux/sel[8]_i_25_0[6]
    SLICE_X132Y482       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.718 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     4.744    demux/sel_reg[8]_i_19_n_0
    SLICE_X132Y483       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.800 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.312     5.112    demux_n_104
    SLICE_X132Y484       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.316 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.118     5.434    sel_reg[8]_i_18_n_11
    SLICE_X132Y485       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.470 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.010     5.480    demux/sel_reg[5]_0[6]
    SLICE_X132Y485       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.595 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.621    demux/sel_reg[8]_i_4_n_0
    SLICE_X132Y486       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.677 r  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.258     5.935    demux/sel_reg[8]_i_5_n_15
    SLICE_X130Y486       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.032 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.151     6.183    demux/sel[3]_i_2_n_0
    SLICE_X132Y487       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     6.279 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.049     6.328    demux/sel20_in[0]
    SLICE_X132Y487       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.705     4.705 r  
    AR14                                              0.000     4.705 r  clk (IN)
                         net (fo=0)                   0.000     4.705    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.064 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.064    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.064 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.351    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.375 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2289, routed)        0.730     6.105    demux/CLK
    SLICE_X132Y487       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.308     6.414    
                         clock uncertainty           -0.035     6.378    
    SLICE_X132Y487       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.403    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.403    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                  0.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 demux/genblk1[26].z_reg[26][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.352ns period=4.705ns})
  Destination:            genblk1[26].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.352ns period=4.705ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.058ns (39.456%)  route 0.089ns (60.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      0.719ns (routing 0.001ns, distribution 0.718ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.001ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2289, routed)        0.719     1.389    demux/CLK
    SLICE_X128Y512       FDRE                                         r  demux/genblk1[26].z_reg[26][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y512       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.447 r  demux/genblk1[26].z_reg[26][2]/Q
                         net (fo=1, routed)           0.089     1.536    genblk1[26].reg_in/D[2]
    SLICE_X126Y513       FDRE                                         r  genblk1[26].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2289, routed)        0.822     1.783    genblk1[26].reg_in/CLK
    SLICE_X126Y513       FDRE                                         r  genblk1[26].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.309     1.475    
    SLICE_X126Y513       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.535    genblk1[26].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.002    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.352 }
Period(ns):         4.705
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.705       3.415      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.352       2.077      SLICE_X125Y505  demux/genblk1[355].z_reg[355][3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.352       2.077      SLICE_X126Y497  demux/genblk1[346].z_reg[346][4]/C



