
 *** DUC hardware test PASSED ! *** 

Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_duc_top -prj duc.prj --lib ieee_proposed=./ieee_proposed -s duc -debug wave 
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_am_submul_16s_16s_18s_32_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_am_submul_16s_16s_18s_32_4_DSP48_2
INFO: [VRFC 10-307] analyzing entity duc_am_submul_16s_16s_18s_32_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_duc_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_c_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_c_1_rom
INFO: [VRFC 10-307] analyzing entity duc_c_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf2_c_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf2_c_2_rom
INFO: [VRFC 10-307] analyzing entity duc_imf2_c_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_mac_muladd_18s_18s_38ns_38_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_mac_muladd_18s_18s_38ns_38_4_DSP48_0
INFO: [VRFC 10-307] analyzing entity duc_mac_muladd_18s_18s_38ns_38_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_mixer_dds_table.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_mixer_dds_table_rom
INFO: [VRFC 10-307] analyzing entity duc_mixer_dds_table
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_ama_addmuladd_18s_18s_16s_32s_32_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_ama_addmuladd_18s_18s_16s_32s_32_3_DSP48_3
INFO: [VRFC 10-307] analyzing entity duc_ama_addmuladd_18s_18s_16s_32s_32_3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_shift_reg_p_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_shift_reg_p_1_ram
INFO: [VRFC 10-307] analyzing entity duc_shift_reg_p_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_ama_submuladd_18s_18s_16s_32s_32_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_ama_submuladd_18s_18s_16s_32s_32_3_DSP48_1
INFO: [VRFC 10-307] analyzing entity duc_ama_submuladd_18s_18s_16s_32s_32_3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf3_shift_reg_p0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf3_shift_reg_p0_ram
INFO: [VRFC 10-307] analyzing entity duc_imf3_shift_reg_p0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf2_shift_reg_p_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf2_shift_reg_p_2_ram
INFO: [VRFC 10-307] analyzing entity duc_imf2_shift_reg_p_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_shift_reg_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_shift_reg_p_ram
INFO: [VRFC 10-307] analyzing entity duc_shift_reg_p
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_c_rom
INFO: [VRFC 10-307] analyzing entity duc_c
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_mixer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_mixer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf3_c_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf3_c_3_1_rom
INFO: [VRFC 10-307] analyzing entity duc_imf3_c_3_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_mixer_DI_cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_mixer_DI_cache_ram
INFO: [VRFC 10-307] analyzing entity duc_mixer_DI_cache
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf3_c_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf3_c_3_0_rom
INFO: [VRFC 10-307] analyzing entity duc_imf3_c_3_0
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.duc_c_rom [\duc_c_rom(18,6,48)\]
Compiling architecture arch of entity xil_defaultlib.duc_c [\duc_c(18,48,6)\]
Compiling architecture rtl of entity xil_defaultlib.duc_shift_reg_p_ram [\duc_shift_reg_p_ram("block",38,...]
Compiling architecture arch of entity xil_defaultlib.duc_shift_reg_p [\duc_shift_reg_p(38,96,7)\]
Compiling architecture rtl of entity xil_defaultlib.duc_c_1_rom [\duc_c_1_rom(18,5,24)\]
Compiling architecture arch of entity xil_defaultlib.duc_c_1 [\duc_c_1(18,24,5)\]
Compiling architecture rtl of entity xil_defaultlib.duc_shift_reg_p_1_ram [\duc_shift_reg_p_1_ram("block",3...]
Compiling architecture arch of entity xil_defaultlib.duc_shift_reg_p_1 [\duc_shift_reg_p_1(38,50,6)\]
Compiling architecture rtl of entity xil_defaultlib.duc_imf3_c_3_0_rom [\duc_imf3_c_3_0_rom(18,3,6)\]
Compiling architecture arch of entity xil_defaultlib.duc_imf3_c_3_0 [\duc_imf3_c_3_0(18,6,3)\]
Compiling architecture rtl of entity xil_defaultlib.duc_imf3_shift_reg_p0_ram [\duc_imf3_shift_reg_p0_ram("dist...]
Compiling architecture arch of entity xil_defaultlib.duc_imf3_shift_reg_p0 [\duc_imf3_shift_reg_p0(38,12,4)\]
Compiling architecture rtl of entity xil_defaultlib.duc_imf3_c_3_1_rom [\duc_imf3_c_3_1_rom(1,3,6)\]
Compiling architecture arch of entity xil_defaultlib.duc_imf3_c_3_1 [\duc_imf3_c_3_1(1,6,3)\]
Compiling architecture behav of entity xil_defaultlib.duc_mac_muladd_18s_18s_38ns_38_4_DSP48_0 [duc_mac_muladd_18s_18s_38ns_38_4...]
Compiling architecture arch of entity xil_defaultlib.duc_mac_muladd_18s_18s_38ns_38_4 [\duc_mac_muladd_18s_18s_38ns_38_...]
Compiling architecture behav of entity xil_defaultlib.duc_imf3 [duc_imf3_default]
Compiling architecture rtl of entity xil_defaultlib.duc_mixer_DI_cache_ram [\duc_mixer_DI_cache_ram("distrib...]
Compiling architecture arch of entity xil_defaultlib.duc_mixer_DI_cache [\duc_mixer_DI_cache(18,16,4)\]
Compiling architecture rtl of entity xil_defaultlib.duc_mixer_dds_table_rom [\duc_mixer_dds_table_rom(16,5,32...]
Compiling architecture arch of entity xil_defaultlib.duc_mixer_dds_table [\duc_mixer_dds_table(16,32,5)\]
Compiling architecture behav of entity xil_defaultlib.duc_ama_submuladd_18s_18s_16s_32s_32_3_DSP48_1 [duc_ama_submuladd_18s_18s_16s_32...]
Compiling architecture arch of entity xil_defaultlib.duc_ama_submuladd_18s_18s_16s_32s_32_3 [\duc_ama_submuladd_18s_18s_16s_3...]
Compiling architecture behav of entity xil_defaultlib.duc_am_submul_16s_16s_18s_32_4_DSP48_2 [duc_am_submul_16s_16s_18s_32_4_d...]
Compiling architecture arch of entity xil_defaultlib.duc_am_submul_16s_16s_18s_32_4 [\duc_am_submul_16s_16s_18s_32_4(...]
Compiling architecture behav of entity xil_defaultlib.duc_ama_addmuladd_18s_18s_16s_32s_32_3_DSP48_3 [duc_ama_addmuladd_18s_18s_16s_32...]
Compiling architecture arch of entity xil_defaultlib.duc_ama_addmuladd_18s_18s_16s_32s_32_3 [\duc_ama_addmuladd_18s_18s_16s_3...]
Compiling architecture behav of entity xil_defaultlib.duc_mixer [duc_mixer_default]
Compiling architecture rtl of entity xil_defaultlib.duc_imf2_c_2_rom [\duc_imf2_c_2_rom(18,4,12)\]
Compiling architecture arch of entity xil_defaultlib.duc_imf2_c_2 [\duc_imf2_c_2(18,12,4)\]
Compiling architecture rtl of entity xil_defaultlib.duc_imf2_shift_reg_p_2_ram [\duc_imf2_shift_reg_p_2_ram("dis...]
Compiling architecture arch of entity xil_defaultlib.duc_imf2_shift_reg_p_2 [\duc_imf2_shift_reg_p_2(38,26,5)...]
Compiling architecture behav of entity xil_defaultlib.duc_imf2 [duc_imf2_default]
Compiling architecture behav of entity xil_defaultlib.duc [duc_default]
Compiling architecture behav of entity xil_defaultlib.apatb_duc_top
Built simulation snapshot duc

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/xsim.dir/duc/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul  7 12:52:38 2016...

****** xsim v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/duc/xsim_script.tcl
# xsim {duc} -maxdeltaid 10000 -autoloadwcfg -tclbatch {duc.tcl}
Vivado Simulator 2015.3
Time resolution is 1 ps
source duc.tcl
## add_wave -r /
WARNING: Simulation object /apatb_duc_top/AESL_mLatCnterIn was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_mLatCnterOut was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_mLatCnterIn_addr was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_mLatCnterOut_addr was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_clk_counter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/reported_stuck_cnt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_REG_din_i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_REG_freq was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_REG_dout_i_ap_vld was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_REG_dout_i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_REG_dout_q_ap_vld was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_REG_dout_q was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/shift_reg_p_U/duc_shift_reg_p_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/shift_reg_p_1_U/duc_shift_reg_p_1_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf3_fu_204/shift_reg_p0_U/duc_imf3_shift_reg_p0_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf3_fu_204/shift_reg_p1_U/duc_imf3_shift_reg_p0_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_mixer_fu_225/DI_cache_U/duc_mixer_DI_cache_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf2_fu_249/shift_reg_p_2_U/duc_imf2_shift_reg_p_2_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/transaction_finish was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/transaction_finish was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/fp_size was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/str was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/dout_i_count was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/hls_stream_size was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/fp_size was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/str was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/dout_q_count was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/hls_stream_size was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_reset_proc/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_reset_proc/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_start_proc/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_start_proc/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/transaction_counter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/latthistime was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/lattotal was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/latmax was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/latmin was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/thrthistime was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/thrtotal was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/thrmax was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/thrmin was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/lataver was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/thraver was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/lat_array was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/thr_array was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/shift_reg_p_U/duc_shift_reg_p_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/shift_reg_p_1_U/duc_shift_reg_p_1_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf3_fu_204/shift_reg_p0_U/duc_imf3_shift_reg_p0_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf3_fu_204/shift_reg_p1_U/duc_imf3_shift_reg_p0_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_mixer_fu_225/DI_cache_U/duc_mixer_DI_cache_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf2_fu_249/shift_reg_p_2_U/duc_imf2_shift_reg_p_2_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/shift_reg_p_U/duc_shift_reg_p_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/shift_reg_p_U/duc_shift_reg_p_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/shift_reg_p_1_U/duc_shift_reg_p_1_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/shift_reg_p_1_U/duc_shift_reg_p_1_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf3_fu_204/shift_reg_p0_U/duc_imf3_shift_reg_p0_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf3_fu_204/shift_reg_p1_U/duc_imf3_shift_reg_p0_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf3_fu_204/shift_reg_p0_U/duc_imf3_shift_reg_p0_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf3_fu_204/shift_reg_p0_U/duc_imf3_shift_reg_p0_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf3_fu_204/shift_reg_p1_U/duc_imf3_shift_reg_p0_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf3_fu_204/shift_reg_p1_U/duc_imf3_shift_reg_p0_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_mixer_fu_225/DI_cache_U/duc_mixer_DI_cache_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_mixer_fu_225/DI_cache_U/duc_mixer_DI_cache_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_mixer_fu_225/DI_cache_U/duc_mixer_DI_cache_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf2_fu_249/shift_reg_p_2_U/duc_imf2_shift_reg_p_2_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf2_fu_249/shift_reg_p_2_U/duc_imf2_shift_reg_p_2_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/AESL_inst_duc/grp_duc_imf2_fu_249/shift_reg_p_2_U/duc_imf2_shift_reg_p_2_ram_U/ram was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/transaction_finish was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_din_i/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/transaction_finish was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/read_file_process_freq/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/fp_size was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/str was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/dout_i_count was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/hls_stream_size was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_i/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/fp_size was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/str was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/dout_q_count was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/hls_stream_size was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/write_file_process_dout_q/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_reset_proc/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_reset_proc/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_start_proc/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_start_proc/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/transaction_counter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/latthistime was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/lattotal was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/latmax was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/latmin was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/thrthistime was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/thrtotal was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/thrmax was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/thrmin was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/lataver was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/thraver was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/lat_array was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /apatb_duc_top/gen_performance_check_proc/thr_array was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
## save_wave_config duc.wcfg
## run all
Note: simulation done!
Time: 293448150 ps  Iteration: 1  Process: /apatb_duc_top/generate_sim_done_proc  File: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 293448150 ps  Iteration: 1  Process: /apatb_duc_top/generate_sim_done_proc  File: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc.autotb.vhd
$finish called at time : 293448150 ps
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul  7 12:52:44 2016...

 *** DUC hardware test PASSED ! *** 

