// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_HH_
#define _gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0.h"
#include "sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s.h"
#include "dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0.h"
#include "tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s.h"
#include "myproject_mul_mul_16s_16s_26_3_1.h"
#include "myproject_mac_muladd_11s_17s_26s_26_3_1.h"

namespace ap_rtl {

struct gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_logic > reset_state;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_in< sc_lv<16> > data_5_V_read;
    sc_in< sc_lv<16> > data_6_V_read;
    sc_in< sc_lv<16> > data_7_V_read;
    sc_in< sc_lv<16> > data_8_V_read;
    sc_in< sc_lv<16> > data_9_V_read;
    sc_out< sc_lv<16> > ap_return;


    // Module declarations
    gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s(sc_module_name name);
    SC_HAS_PROCESS(gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s);

    ~gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s();

    sc_trace_file* mVcdFile;

    dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0* grp_dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0_fu_116;
    sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s* grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_140;
    dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0* grp_dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0_fu_148;
    tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s* grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_153;
    myproject_mul_mul_16s_16s_26_3_1<1,3,16,16,26>* myproject_mul_mul_16s_16s_26_3_1_U56;
    myproject_mul_mul_16s_16s_26_3_1<1,3,16,16,26>* myproject_mul_mul_16s_16s_26_3_1_U57;
    myproject_mac_muladd_11s_17s_26s_26_3_1<1,3,11,17,26,26>* myproject_mac_muladd_11s_17s_26s_26_3_1_U58;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_state16_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_lv<16> > h_state_V_0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > select_ln443_fu_164_p3;
    sc_signal< sc_lv<16> > select_ln443_reg_341;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0_fu_116_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0_fu_116_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0_fu_116_ap_return_2;
    sc_signal< sc_lv<16> > call_ret1_reg_347_0;
    sc_signal< sc_lv<16> > call_ret1_reg_347_1;
    sc_signal< sc_lv<16> > call_ret1_reg_347_2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0_fu_148_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0_fu_148_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0_fu_148_ap_return_2;
    sc_signal< sc_lv<16> > call_ret_reg_354_0;
    sc_signal< sc_lv<16> > call_ret_reg_354_1;
    sc_signal< sc_lv<16> > tmpres_state_zr_2_V_reg_360;
    sc_signal< sc_lv<16> > inputacc_zr_0_V_fu_189_p2;
    sc_signal< sc_lv<16> > inputacc_zr_0_V_reg_365;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<16> > inputacc_zr_1_V_fu_195_p2;
    sc_signal< sc_lv<16> > inputacc_zr_1_V_reg_370;
    sc_signal< sc_lv<16> > tmpres_zr_0_V_reg_375;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state11_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<16> > tmpres_zr_1_V_reg_381;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state12_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_state13_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_lv<26> > grp_fu_271_p2;
    sc_signal< sc_lv<26> > mul_ln1118_reg_406;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_state14_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_lv<16> > inputacc_h_0_V_fu_233_p2;
    sc_signal< sc_lv<16> > inputacc_h_0_V_reg_411;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state15_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_lv<26> > grp_fu_277_p2;
    sc_signal< sc_lv<26> > mul_ln1192_reg_416;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< sc_logic > ap_port_reg_reset_state;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0_fu_116_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call13;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter1_ignore_call13;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp32;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call13;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter1_ignore_call13;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp33;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0_ignore_call13;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter1_ignore_call13;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp34;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0_ignore_call13;
    sc_signal< bool > ap_block_state20_pp0_stage3_iter1_ignore_call13;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp35;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0_ignore_call13;
    sc_signal< bool > ap_block_state21_pp0_stage4_iter1_ignore_call13;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp39;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0_ignore_call13;
    sc_signal< bool > ap_block_pp0_stage5_11001_ignoreCallOp41;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_140_ap_start;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_140_ap_done;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_140_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_140_ap_ready;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_140_ap_ce;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_140_ap_return_0;
    sc_signal< sc_lv<16> > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_140_ap_return_1;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0_ignore_call23;
    sc_signal< bool > ap_block_pp0_stage7_11001_ignoreCallOp50;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0_ignore_call23;
    sc_signal< bool > ap_block_pp0_stage8_11001_ignoreCallOp51;
    sc_signal< bool > ap_block_state10_pp0_stage9_iter0_ignore_call23;
    sc_signal< bool > ap_block_pp0_stage9_11001_ignoreCallOp52;
    sc_signal< bool > ap_block_state11_pp0_stage10_iter0_ignore_call23;
    sc_signal< bool > ap_block_pp0_stage10_11001_ignoreCallOp53;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0_fu_148_data_V_read;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0_fu_148_ap_ce;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0_ignore_call17;
    sc_signal< bool > ap_block_state21_pp0_stage4_iter1_ignore_call17;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp40;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0_ignore_call17;
    sc_signal< bool > ap_block_pp0_stage5_11001_ignoreCallOp42;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_153_ap_start;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_153_ap_done;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_153_ap_idle;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_153_ap_ready;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_153_ap_ce;
    sc_signal< sc_lv<11> > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_153_ap_return;
    sc_signal< bool > ap_block_state16_pp0_stage15_iter0_ignore_call31;
    sc_signal< bool > ap_block_pp0_stage15_11001_ignoreCallOp69;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call31;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter1_ignore_call31;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp70;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call31;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter1_ignore_call31;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp71;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0_ignore_call31;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter1_ignore_call31;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp72;
    sc_signal< sc_logic > grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_140_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_153_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<16> > ap_sig_allocacmp_h_state_V_0_load;
    sc_signal< sc_lv<1> > select_ln443_fu_164_p0;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< sc_lv<16> > trunc_ln_fu_224_p4;
    sc_signal< sc_lv<17> > sext_ln1193_fu_239_p1;
    sc_signal< sc_lv<17> > sub_ln1193_fu_242_p2;
    sc_signal< sc_lv<26> > grp_fu_283_p3;
    sc_signal< sc_logic > grp_fu_271_ce;
    sc_signal< sc_logic > grp_fu_277_ce;
    sc_signal< sc_logic > grp_fu_283_ce;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_reset_start_pp0;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_state10_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_pp0_stage0;
    static const sc_lv<16> ap_ST_fsm_pp0_stage1;
    static const sc_lv<16> ap_ST_fsm_pp0_stage2;
    static const sc_lv<16> ap_ST_fsm_pp0_stage3;
    static const sc_lv<16> ap_ST_fsm_pp0_stage4;
    static const sc_lv<16> ap_ST_fsm_pp0_stage5;
    static const sc_lv<16> ap_ST_fsm_pp0_stage6;
    static const sc_lv<16> ap_ST_fsm_pp0_stage7;
    static const sc_lv<16> ap_ST_fsm_pp0_stage8;
    static const sc_lv<16> ap_ST_fsm_pp0_stage9;
    static const sc_lv<16> ap_ST_fsm_pp0_stage10;
    static const sc_lv<16> ap_ST_fsm_pp0_stage11;
    static const sc_lv<16> ap_ST_fsm_pp0_stage12;
    static const sc_lv<16> ap_ST_fsm_pp0_stage13;
    static const sc_lv<16> ap_ST_fsm_pp0_stage14;
    static const sc_lv<16> ap_ST_fsm_pp0_stage15;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<17> ap_const_lv17_400;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp32();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp70();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_11001_ignoreCallOp53();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_11001_ignoreCallOp69();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp33();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp71();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp34();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp72();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp35();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp39();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp40();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_11001_ignoreCallOp41();
    void thread_ap_block_pp0_stage5_11001_ignoreCallOp42();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001_ignoreCallOp50();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8_11001_ignoreCallOp51();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001_ignoreCallOp52();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage9_iter0();
    void thread_ap_block_state10_pp0_stage9_iter0_ignore_call23();
    void thread_ap_block_state11_pp0_stage10_iter0();
    void thread_ap_block_state11_pp0_stage10_iter0_ignore_call23();
    void thread_ap_block_state12_pp0_stage11_iter0();
    void thread_ap_block_state13_pp0_stage12_iter0();
    void thread_ap_block_state14_pp0_stage13_iter0();
    void thread_ap_block_state15_pp0_stage14_iter0();
    void thread_ap_block_state16_pp0_stage15_iter0();
    void thread_ap_block_state16_pp0_stage15_iter0_ignore_call31();
    void thread_ap_block_state17_pp0_stage0_iter1();
    void thread_ap_block_state17_pp0_stage0_iter1_ignore_call13();
    void thread_ap_block_state17_pp0_stage0_iter1_ignore_call31();
    void thread_ap_block_state18_pp0_stage1_iter1();
    void thread_ap_block_state18_pp0_stage1_iter1_ignore_call13();
    void thread_ap_block_state18_pp0_stage1_iter1_ignore_call31();
    void thread_ap_block_state19_pp0_stage2_iter1();
    void thread_ap_block_state19_pp0_stage2_iter1_ignore_call13();
    void thread_ap_block_state19_pp0_stage2_iter1_ignore_call31();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call13();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call31();
    void thread_ap_block_state20_pp0_stage3_iter1();
    void thread_ap_block_state20_pp0_stage3_iter1_ignore_call13();
    void thread_ap_block_state21_pp0_stage4_iter1();
    void thread_ap_block_state21_pp0_stage4_iter1_ignore_call13();
    void thread_ap_block_state21_pp0_stage4_iter1_ignore_call17();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call13();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call31();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0_ignore_call13();
    void thread_ap_block_state3_pp0_stage2_iter0_ignore_call31();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0_ignore_call13();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0_ignore_call13();
    void thread_ap_block_state5_pp0_stage4_iter0_ignore_call17();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0_ignore_call13();
    void thread_ap_block_state6_pp0_stage5_iter0_ignore_call17();
    void thread_ap_block_state7_pp0_stage6_iter0();
    void thread_ap_block_state8_pp0_stage7_iter0();
    void thread_ap_block_state8_pp0_stage7_iter0_ignore_call23();
    void thread_ap_block_state9_pp0_stage8_iter0();
    void thread_ap_block_state9_pp0_stage8_iter0_ignore_call23();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_idle_pp0_1to1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_reset_start_pp0();
    void thread_ap_return();
    void thread_ap_sig_allocacmp_h_state_V_0_load();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0_fu_116_ap_ce();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0_fu_148_ap_ce();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_config2_2_0_0_0_0_fu_148_data_V_read();
    void thread_grp_fu_271_ce();
    void thread_grp_fu_277_ce();
    void thread_grp_fu_283_ce();
    void thread_grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_140_ap_ce();
    void thread_grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_140_ap_start();
    void thread_grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_153_ap_ce();
    void thread_grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_153_ap_start();
    void thread_inputacc_h_0_V_fu_233_p2();
    void thread_inputacc_zr_0_V_fu_189_p2();
    void thread_inputacc_zr_1_V_fu_195_p2();
    void thread_select_ln443_fu_164_p0();
    void thread_select_ln443_fu_164_p3();
    void thread_sext_ln1193_fu_239_p1();
    void thread_sub_ln1193_fu_242_p2();
    void thread_trunc_ln_fu_224_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
