ARM GAS  /tmp/ccxbo9Rb.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccxbo9Rb.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  41              		.loc 1 69 3 view .LVU1
  42              	.LBB2:
  43              		.loc 1 69 3 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0094     		str	r4, [sp]
  46              		.loc 1 69 3 view .LVU3
ARM GAS  /tmp/ccxbo9Rb.s 			page 3


  47 0008 1C4B     		ldr	r3, .L3
  48 000a 5A6C     		ldr	r2, [r3, #68]
  49 000c 42F48042 		orr	r2, r2, #16384
  50 0010 5A64     		str	r2, [r3, #68]
  51              		.loc 1 69 3 view .LVU4
  52 0012 5A6C     		ldr	r2, [r3, #68]
  53 0014 02F48042 		and	r2, r2, #16384
  54 0018 0092     		str	r2, [sp]
  55              		.loc 1 69 3 view .LVU5
  56 001a 009A     		ldr	r2, [sp]
  57              	.LBE2:
  58              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  59              		.loc 1 70 3 view .LVU7
  60              	.LBB3:
  61              		.loc 1 70 3 view .LVU8
  62 001c 0194     		str	r4, [sp, #4]
  63              		.loc 1 70 3 view .LVU9
  64 001e 1A6C     		ldr	r2, [r3, #64]
  65 0020 42F08052 		orr	r2, r2, #268435456
  66 0024 1A64     		str	r2, [r3, #64]
  67              		.loc 1 70 3 view .LVU10
  68 0026 1B6C     		ldr	r3, [r3, #64]
  69 0028 03F08053 		and	r3, r3, #268435456
  70 002c 0193     		str	r3, [sp, #4]
  71              		.loc 1 70 3 view .LVU11
  72 002e 019B     		ldr	r3, [sp, #4]
  73              	.LBE3:
  74              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  75              		.loc 1 72 3 view .LVU13
  76 0030 0720     		movs	r0, #7
  77 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  78              	.LVL0:
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* Peripheral interrupt init */
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* FLASH_IRQn interrupt configuration */
  78:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
  79              		.loc 1 78 3 view .LVU14
  80 0036 2246     		mov	r2, r4
  81 0038 2146     		mov	r1, r4
  82 003a 0420     		movs	r0, #4
  83 003c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  84              	.LVL1:
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* FLASH_IRQn interrupt configuration */
  80:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_EnableIRQ(FLASH_IRQn);
  85              		.loc 1 80 3 view .LVU15
  86 0040 0420     		movs	r0, #4
  87 0042 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  88              	.LVL2:
  81:Core/Src/stm32f4xx_hal_msp.c ****   /* RCC_IRQn interrupt configuration */
  82:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
  89              		.loc 1 82 3 view .LVU16
  90 0046 2246     		mov	r2, r4
ARM GAS  /tmp/ccxbo9Rb.s 			page 4


  91 0048 2146     		mov	r1, r4
  92 004a 0520     		movs	r0, #5
  93 004c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  94              	.LVL3:
  83:Core/Src/stm32f4xx_hal_msp.c ****   /* RCC_IRQn interrupt configuration */
  84:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_EnableIRQ(RCC_IRQn);
  95              		.loc 1 84 3 view .LVU17
  96 0050 0520     		movs	r0, #5
  97 0052 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  98              	.LVL4:
  85:Core/Src/stm32f4xx_hal_msp.c ****   /* RCC_IRQn interrupt configuration */
  86:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
  99              		.loc 1 86 3 view .LVU18
 100 0056 2246     		mov	r2, r4
 101 0058 2146     		mov	r1, r4
 102 005a 0520     		movs	r0, #5
 103 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 104              	.LVL5:
  87:Core/Src/stm32f4xx_hal_msp.c ****   /* RCC_IRQn interrupt configuration */
  88:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_EnableIRQ(RCC_IRQn);
 105              		.loc 1 88 3 view .LVU19
 106 0060 0520     		movs	r0, #5
 107 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 108              	.LVL6:
  89:Core/Src/stm32f4xx_hal_msp.c ****   /* FPU_IRQn interrupt configuration */
  90:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 109              		.loc 1 90 3 view .LVU20
 110 0066 2246     		mov	r2, r4
 111 0068 2146     		mov	r1, r4
 112 006a 5120     		movs	r0, #81
 113 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 114              	.LVL7:
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* FPU_IRQn interrupt configuration */
  92:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_EnableIRQ(FPU_IRQn);
 115              		.loc 1 92 3 view .LVU21
 116 0070 5120     		movs	r0, #81
 117 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 118              	.LVL8:
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  97:Core/Src/stm32f4xx_hal_msp.c **** }
 119              		.loc 1 97 1 is_stmt 0 view .LVU22
 120 0076 02B0     		add	sp, sp, #8
 121              	.LCFI2:
 122              		.cfi_def_cfa_offset 8
 123              		@ sp needed
 124 0078 10BD     		pop	{r4, pc}
 125              	.L4:
 126 007a 00BF     		.align	2
 127              	.L3:
 128 007c 00380240 		.word	1073887232
 129              		.cfi_endproc
 130              	.LFE130:
 132              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 133              		.align	1
ARM GAS  /tmp/ccxbo9Rb.s 			page 5


 134              		.global	HAL_CAN_MspInit
 135              		.syntax unified
 136              		.thumb
 137              		.thumb_func
 138              		.fpu fpv4-sp-d16
 140              	HAL_CAN_MspInit:
 141              	.LVL9:
 142              	.LFB131:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c **** /**
 100:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP Initialization
 101:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 102:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 103:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 104:Core/Src/stm32f4xx_hal_msp.c **** */
 105:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 106:Core/Src/stm32f4xx_hal_msp.c **** {
 143              		.loc 1 106 1 is_stmt 1 view -0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 32
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		.loc 1 106 1 is_stmt 0 view .LVU24
 148 0000 10B5     		push	{r4, lr}
 149              	.LCFI3:
 150              		.cfi_def_cfa_offset 8
 151              		.cfi_offset 4, -8
 152              		.cfi_offset 14, -4
 153 0002 88B0     		sub	sp, sp, #32
 154              	.LCFI4:
 155              		.cfi_def_cfa_offset 40
 107:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 156              		.loc 1 107 3 is_stmt 1 view .LVU25
 157              		.loc 1 107 20 is_stmt 0 view .LVU26
 158 0004 0023     		movs	r3, #0
 159 0006 0393     		str	r3, [sp, #12]
 160 0008 0493     		str	r3, [sp, #16]
 161 000a 0593     		str	r3, [sp, #20]
 162 000c 0693     		str	r3, [sp, #24]
 163 000e 0793     		str	r3, [sp, #28]
 108:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 164              		.loc 1 108 3 is_stmt 1 view .LVU27
 165              		.loc 1 108 10 is_stmt 0 view .LVU28
 166 0010 0268     		ldr	r2, [r0]
 167              		.loc 1 108 5 view .LVU29
 168 0012 254B     		ldr	r3, .L9
 169 0014 9A42     		cmp	r2, r3
 170 0016 01D0     		beq	.L8
 171              	.LVL10:
 172              	.L5:
 109:Core/Src/stm32f4xx_hal_msp.c ****   {
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 113:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 114:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /tmp/ccxbo9Rb.s 			page 6


 117:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 118:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 119:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 120:Core/Src/stm32f4xx_hal_msp.c ****     */
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 126:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt Init */
 129:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 130:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 133:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 134:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 135:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 140:Core/Src/stm32f4xx_hal_msp.c ****   }
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c **** }
 173              		.loc 1 142 1 view .LVU30
 174 0018 08B0     		add	sp, sp, #32
 175              	.LCFI5:
 176              		.cfi_remember_state
 177              		.cfi_def_cfa_offset 8
 178              		@ sp needed
 179 001a 10BD     		pop	{r4, pc}
 180              	.LVL11:
 181              	.L8:
 182              	.LCFI6:
 183              		.cfi_restore_state
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 184              		.loc 1 114 5 is_stmt 1 view .LVU31
 185              	.LBB4:
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 186              		.loc 1 114 5 view .LVU32
 187 001c 0024     		movs	r4, #0
 188 001e 0194     		str	r4, [sp, #4]
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 189              		.loc 1 114 5 view .LVU33
 190 0020 03F5EA33 		add	r3, r3, #119808
 191 0024 1A6C     		ldr	r2, [r3, #64]
 192 0026 42F00072 		orr	r2, r2, #33554432
 193 002a 1A64     		str	r2, [r3, #64]
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 194              		.loc 1 114 5 view .LVU34
 195 002c 1A6C     		ldr	r2, [r3, #64]
 196 002e 02F00072 		and	r2, r2, #33554432
 197 0032 0192     		str	r2, [sp, #4]
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 198              		.loc 1 114 5 view .LVU35
ARM GAS  /tmp/ccxbo9Rb.s 			page 7


 199 0034 019A     		ldr	r2, [sp, #4]
 200              	.LBE4:
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 201              		.loc 1 114 5 view .LVU36
 116:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 202              		.loc 1 116 5 view .LVU37
 203              	.LBB5:
 116:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 204              		.loc 1 116 5 view .LVU38
 205 0036 0294     		str	r4, [sp, #8]
 116:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 206              		.loc 1 116 5 view .LVU39
 207 0038 1A6B     		ldr	r2, [r3, #48]
 208 003a 42F00102 		orr	r2, r2, #1
 209 003e 1A63     		str	r2, [r3, #48]
 116:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 210              		.loc 1 116 5 view .LVU40
 211 0040 1B6B     		ldr	r3, [r3, #48]
 212 0042 03F00103 		and	r3, r3, #1
 213 0046 0293     		str	r3, [sp, #8]
 116:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 214              		.loc 1 116 5 view .LVU41
 215 0048 029B     		ldr	r3, [sp, #8]
 216              	.LBE5:
 116:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 217              		.loc 1 116 5 view .LVU42
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 218              		.loc 1 121 5 view .LVU43
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 219              		.loc 1 121 25 is_stmt 0 view .LVU44
 220 004a 4FF4C053 		mov	r3, #6144
 221 004e 0393     		str	r3, [sp, #12]
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 222              		.loc 1 122 5 is_stmt 1 view .LVU45
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 223              		.loc 1 122 26 is_stmt 0 view .LVU46
 224 0050 0223     		movs	r3, #2
 225 0052 0493     		str	r3, [sp, #16]
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 226              		.loc 1 123 5 is_stmt 1 view .LVU47
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 227              		.loc 1 123 26 is_stmt 0 view .LVU48
 228 0054 0594     		str	r4, [sp, #20]
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 229              		.loc 1 124 5 is_stmt 1 view .LVU49
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 230              		.loc 1 124 27 is_stmt 0 view .LVU50
 231 0056 0323     		movs	r3, #3
 232 0058 0693     		str	r3, [sp, #24]
 125:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 233              		.loc 1 125 5 is_stmt 1 view .LVU51
 125:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 234              		.loc 1 125 31 is_stmt 0 view .LVU52
 235 005a 0923     		movs	r3, #9
 236 005c 0793     		str	r3, [sp, #28]
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 237              		.loc 1 126 5 is_stmt 1 view .LVU53
ARM GAS  /tmp/ccxbo9Rb.s 			page 8


 238 005e 03A9     		add	r1, sp, #12
 239 0060 1248     		ldr	r0, .L9+4
 240              	.LVL12:
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 241              		.loc 1 126 5 is_stmt 0 view .LVU54
 242 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 243              	.LVL13:
 129:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 244              		.loc 1 129 5 is_stmt 1 view .LVU55
 245 0066 2246     		mov	r2, r4
 246 0068 2146     		mov	r1, r4
 247 006a 1320     		movs	r0, #19
 248 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 249              	.LVL14:
 130:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 250              		.loc 1 130 5 view .LVU56
 251 0070 1320     		movs	r0, #19
 252 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 253              	.LVL15:
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 254              		.loc 1 131 5 view .LVU57
 255 0076 2246     		mov	r2, r4
 256 0078 2146     		mov	r1, r4
 257 007a 1420     		movs	r0, #20
 258 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 259              	.LVL16:
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 260              		.loc 1 132 5 view .LVU58
 261 0080 1420     		movs	r0, #20
 262 0082 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 263              	.LVL17:
 133:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 264              		.loc 1 133 5 view .LVU59
 265 0086 2246     		mov	r2, r4
 266 0088 2146     		mov	r1, r4
 267 008a 1520     		movs	r0, #21
 268 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 269              	.LVL18:
 134:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 270              		.loc 1 134 5 view .LVU60
 271 0090 1520     		movs	r0, #21
 272 0092 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 273              	.LVL19:
 135:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 274              		.loc 1 135 5 view .LVU61
 275 0096 2246     		mov	r2, r4
 276 0098 2146     		mov	r1, r4
 277 009a 1620     		movs	r0, #22
 278 009c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 279              	.LVL20:
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 280              		.loc 1 136 5 view .LVU62
 281 00a0 1620     		movs	r0, #22
 282 00a2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 283              	.LVL21:
 284              		.loc 1 142 1 is_stmt 0 view .LVU63
 285 00a6 B7E7     		b	.L5
ARM GAS  /tmp/ccxbo9Rb.s 			page 9


 286              	.L10:
 287              		.align	2
 288              	.L9:
 289 00a8 00640040 		.word	1073767424
 290 00ac 00000240 		.word	1073872896
 291              		.cfi_endproc
 292              	.LFE131:
 294              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 295              		.align	1
 296              		.global	HAL_CAN_MspDeInit
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 300              		.fpu fpv4-sp-d16
 302              	HAL_CAN_MspDeInit:
 303              	.LVL22:
 304              	.LFB132:
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c **** /**
 145:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 146:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 147:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 148:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 149:Core/Src/stm32f4xx_hal_msp.c **** */
 150:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 151:Core/Src/stm32f4xx_hal_msp.c **** {
 305              		.loc 1 151 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 0
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309              		.loc 1 151 1 is_stmt 0 view .LVU65
 310 0000 08B5     		push	{r3, lr}
 311              	.LCFI7:
 312              		.cfi_def_cfa_offset 8
 313              		.cfi_offset 3, -8
 314              		.cfi_offset 14, -4
 152:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 315              		.loc 1 152 3 is_stmt 1 view .LVU66
 316              		.loc 1 152 10 is_stmt 0 view .LVU67
 317 0002 0268     		ldr	r2, [r0]
 318              		.loc 1 152 5 view .LVU68
 319 0004 0D4B     		ldr	r3, .L15
 320 0006 9A42     		cmp	r2, r3
 321 0008 00D0     		beq	.L14
 322              	.LVL23:
 323              	.L11:
 153:Core/Src/stm32f4xx_hal_msp.c ****   {
 154:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 157:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 158:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 161:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 162:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 163:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  /tmp/ccxbo9Rb.s 			page 10


 164:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 167:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 168:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 170:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 171:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 174:Core/Src/stm32f4xx_hal_msp.c ****   }
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c **** }
 324              		.loc 1 176 1 view .LVU69
 325 000a 08BD     		pop	{r3, pc}
 326              	.LVL24:
 327              	.L14:
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 328              		.loc 1 158 5 is_stmt 1 view .LVU70
 329 000c 0C4A     		ldr	r2, .L15+4
 330 000e 136C     		ldr	r3, [r2, #64]
 331 0010 23F00073 		bic	r3, r3, #33554432
 332 0014 1364     		str	r3, [r2, #64]
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 333              		.loc 1 164 5 view .LVU71
 334 0016 4FF4C051 		mov	r1, #6144
 335 001a 0A48     		ldr	r0, .L15+8
 336              	.LVL25:
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 337              		.loc 1 164 5 is_stmt 0 view .LVU72
 338 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 339              	.LVL26:
 167:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 340              		.loc 1 167 5 is_stmt 1 view .LVU73
 341 0020 1320     		movs	r0, #19
 342 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 343              	.LVL27:
 168:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 344              		.loc 1 168 5 view .LVU74
 345 0026 1420     		movs	r0, #20
 346 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 347              	.LVL28:
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 348              		.loc 1 169 5 view .LVU75
 349 002c 1520     		movs	r0, #21
 350 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 351              	.LVL29:
 170:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 352              		.loc 1 170 5 view .LVU76
 353 0032 1620     		movs	r0, #22
 354 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 355              	.LVL30:
 356              		.loc 1 176 1 is_stmt 0 view .LVU77
 357 0038 E7E7     		b	.L11
 358              	.L16:
 359 003a 00BF     		.align	2
 360              	.L15:
ARM GAS  /tmp/ccxbo9Rb.s 			page 11


 361 003c 00640040 		.word	1073767424
 362 0040 00380240 		.word	1073887232
 363 0044 00000240 		.word	1073872896
 364              		.cfi_endproc
 365              	.LFE132:
 367              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
 368              		.align	1
 369              		.global	HAL_CRC_MspInit
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 373              		.fpu fpv4-sp-d16
 375              	HAL_CRC_MspInit:
 376              	.LVL31:
 377              	.LFB133:
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c **** /**
 179:Core/Src/stm32f4xx_hal_msp.c **** * @brief CRC MSP Initialization
 180:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 181:Core/Src/stm32f4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 182:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 183:Core/Src/stm32f4xx_hal_msp.c **** */
 184:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
 185:Core/Src/stm32f4xx_hal_msp.c **** {
 378              		.loc 1 185 1 is_stmt 1 view -0
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 8
 381              		@ frame_needed = 0, uses_anonymous_args = 0
 382              		@ link register save eliminated.
 186:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 383              		.loc 1 186 3 view .LVU79
 384              		.loc 1 186 10 is_stmt 0 view .LVU80
 385 0000 0268     		ldr	r2, [r0]
 386              		.loc 1 186 5 view .LVU81
 387 0002 094B     		ldr	r3, .L24
 388 0004 9A42     		cmp	r2, r3
 389 0006 00D0     		beq	.L23
 390 0008 7047     		bx	lr
 391              	.L23:
 185:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 392              		.loc 1 185 1 view .LVU82
 393 000a 82B0     		sub	sp, sp, #8
 394              	.LCFI8:
 395              		.cfi_def_cfa_offset 8
 187:Core/Src/stm32f4xx_hal_msp.c ****   {
 188:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
 191:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 192:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 396              		.loc 1 192 5 is_stmt 1 view .LVU83
 397              	.LBB6:
 398              		.loc 1 192 5 view .LVU84
 399 000c 0023     		movs	r3, #0
 400 000e 0193     		str	r3, [sp, #4]
 401              		.loc 1 192 5 view .LVU85
 402 0010 064B     		ldr	r3, .L24+4
ARM GAS  /tmp/ccxbo9Rb.s 			page 12


 403 0012 1A6B     		ldr	r2, [r3, #48]
 404 0014 42F48052 		orr	r2, r2, #4096
 405 0018 1A63     		str	r2, [r3, #48]
 406              		.loc 1 192 5 view .LVU86
 407 001a 1B6B     		ldr	r3, [r3, #48]
 408 001c 03F48053 		and	r3, r3, #4096
 409 0020 0193     		str	r3, [sp, #4]
 410              		.loc 1 192 5 view .LVU87
 411 0022 019B     		ldr	r3, [sp, #4]
 412              	.LBE6:
 413              		.loc 1 192 5 view .LVU88
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 196:Core/Src/stm32f4xx_hal_msp.c ****   }
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c **** }
 414              		.loc 1 198 1 is_stmt 0 view .LVU89
 415 0024 02B0     		add	sp, sp, #8
 416              	.LCFI9:
 417              		.cfi_def_cfa_offset 0
 418              		@ sp needed
 419 0026 7047     		bx	lr
 420              	.L25:
 421              		.align	2
 422              	.L24:
 423 0028 00300240 		.word	1073885184
 424 002c 00380240 		.word	1073887232
 425              		.cfi_endproc
 426              	.LFE133:
 428              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 429              		.align	1
 430              		.global	HAL_CRC_MspDeInit
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 434              		.fpu fpv4-sp-d16
 436              	HAL_CRC_MspDeInit:
 437              	.LVL32:
 438              	.LFB134:
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 200:Core/Src/stm32f4xx_hal_msp.c **** /**
 201:Core/Src/stm32f4xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 202:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 203:Core/Src/stm32f4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 204:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 205:Core/Src/stm32f4xx_hal_msp.c **** */
 206:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 207:Core/Src/stm32f4xx_hal_msp.c **** {
 439              		.loc 1 207 1 is_stmt 1 view -0
 440              		.cfi_startproc
 441              		@ args = 0, pretend = 0, frame = 0
 442              		@ frame_needed = 0, uses_anonymous_args = 0
 443              		@ link register save eliminated.
 208:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 444              		.loc 1 208 3 view .LVU91
 445              		.loc 1 208 10 is_stmt 0 view .LVU92
ARM GAS  /tmp/ccxbo9Rb.s 			page 13


 446 0000 0268     		ldr	r2, [r0]
 447              		.loc 1 208 5 view .LVU93
 448 0002 054B     		ldr	r3, .L29
 449 0004 9A42     		cmp	r2, r3
 450 0006 00D0     		beq	.L28
 451              	.L26:
 209:Core/Src/stm32f4xx_hal_msp.c ****   {
 210:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 212:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 213:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 214:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 215:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 217:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 218:Core/Src/stm32f4xx_hal_msp.c ****   }
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 220:Core/Src/stm32f4xx_hal_msp.c **** }
 452              		.loc 1 220 1 view .LVU94
 453 0008 7047     		bx	lr
 454              	.L28:
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 455              		.loc 1 214 5 is_stmt 1 view .LVU95
 456 000a 044A     		ldr	r2, .L29+4
 457 000c 136B     		ldr	r3, [r2, #48]
 458 000e 23F48053 		bic	r3, r3, #4096
 459 0012 1363     		str	r3, [r2, #48]
 460              		.loc 1 220 1 is_stmt 0 view .LVU96
 461 0014 F8E7     		b	.L26
 462              	.L30:
 463 0016 00BF     		.align	2
 464              	.L29:
 465 0018 00300240 		.word	1073885184
 466 001c 00380240 		.word	1073887232
 467              		.cfi_endproc
 468              	.LFE134:
 470              		.section	.text.HAL_QSPI_MspInit,"ax",%progbits
 471              		.align	1
 472              		.global	HAL_QSPI_MspInit
 473              		.syntax unified
 474              		.thumb
 475              		.thumb_func
 476              		.fpu fpv4-sp-d16
 478              	HAL_QSPI_MspInit:
 479              	.LVL33:
 480              	.LFB135:
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c **** /**
 223:Core/Src/stm32f4xx_hal_msp.c **** * @brief QSPI MSP Initialization
 224:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 225:Core/Src/stm32f4xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
 226:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 227:Core/Src/stm32f4xx_hal_msp.c **** */
 228:Core/Src/stm32f4xx_hal_msp.c **** void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
 229:Core/Src/stm32f4xx_hal_msp.c **** {
 481              		.loc 1 229 1 is_stmt 1 view -0
 482              		.cfi_startproc
ARM GAS  /tmp/ccxbo9Rb.s 			page 14


 483              		@ args = 0, pretend = 0, frame = 32
 484              		@ frame_needed = 0, uses_anonymous_args = 0
 485              		.loc 1 229 1 is_stmt 0 view .LVU98
 486 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 487              	.LCFI10:
 488              		.cfi_def_cfa_offset 24
 489              		.cfi_offset 4, -24
 490              		.cfi_offset 5, -20
 491              		.cfi_offset 6, -16
 492              		.cfi_offset 7, -12
 493              		.cfi_offset 8, -8
 494              		.cfi_offset 14, -4
 495 0004 88B0     		sub	sp, sp, #32
 496              	.LCFI11:
 497              		.cfi_def_cfa_offset 56
 230:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 498              		.loc 1 230 3 is_stmt 1 view .LVU99
 499              		.loc 1 230 20 is_stmt 0 view .LVU100
 500 0006 0023     		movs	r3, #0
 501 0008 0393     		str	r3, [sp, #12]
 502 000a 0493     		str	r3, [sp, #16]
 503 000c 0593     		str	r3, [sp, #20]
 504 000e 0693     		str	r3, [sp, #24]
 505 0010 0793     		str	r3, [sp, #28]
 231:Core/Src/stm32f4xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 506              		.loc 1 231 3 is_stmt 1 view .LVU101
 507              		.loc 1 231 11 is_stmt 0 view .LVU102
 508 0012 0268     		ldr	r2, [r0]
 509              		.loc 1 231 5 view .LVU103
 510 0014 2A4B     		ldr	r3, .L35
 511 0016 9A42     		cmp	r2, r3
 512 0018 02D0     		beq	.L34
 513              	.LVL34:
 514              	.L31:
 232:Core/Src/stm32f4xx_hal_msp.c ****   {
 233:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 0 */
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 235:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 0 */
 236:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 237:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_ENABLE();
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 239:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 240:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 241:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 242:Core/Src/stm32f4xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 243:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> QUADSPI_BK1_IO0
 244:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> QUADSPI_BK1_IO1
 245:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 246:Core/Src/stm32f4xx_hal_msp.c ****     */
 247:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 248:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 249:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 250:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 251:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 252:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 253:Core/Src/stm32f4xx_hal_msp.c **** 
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
ARM GAS  /tmp/ccxbo9Rb.s 			page 15


 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 258:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 266:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 268:Core/Src/stm32f4xx_hal_msp.c ****     /* QUADSPI interrupt Init */
 269:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(QUADSPI_IRQn, 0, 0);
 270:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 271:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 273:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 1 */
 274:Core/Src/stm32f4xx_hal_msp.c ****   }
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 276:Core/Src/stm32f4xx_hal_msp.c **** }
 515              		.loc 1 276 1 view .LVU104
 516 001a 08B0     		add	sp, sp, #32
 517              	.LCFI12:
 518              		.cfi_remember_state
 519              		.cfi_def_cfa_offset 24
 520              		@ sp needed
 521 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 522              	.LVL35:
 523              	.L34:
 524              	.LCFI13:
 525              		.cfi_restore_state
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 526              		.loc 1 237 5 is_stmt 1 view .LVU105
 527              	.LBB7:
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 528              		.loc 1 237 5 view .LVU106
 529 0020 0024     		movs	r4, #0
 530 0022 0094     		str	r4, [sp]
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 531              		.loc 1 237 5 view .LVU107
 532 0024 274B     		ldr	r3, .L35+4
 533 0026 9A6B     		ldr	r2, [r3, #56]
 534 0028 42F00202 		orr	r2, r2, #2
 535 002c 9A63     		str	r2, [r3, #56]
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 536              		.loc 1 237 5 view .LVU108
 537 002e 9A6B     		ldr	r2, [r3, #56]
 538 0030 02F00202 		and	r2, r2, #2
 539 0034 0092     		str	r2, [sp]
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 540              		.loc 1 237 5 view .LVU109
 541 0036 009A     		ldr	r2, [sp]
 542              	.LBE7:
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 543              		.loc 1 237 5 view .LVU110
ARM GAS  /tmp/ccxbo9Rb.s 			page 16


 239:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 544              		.loc 1 239 5 view .LVU111
 545              	.LBB8:
 239:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 546              		.loc 1 239 5 view .LVU112
 547 0038 0194     		str	r4, [sp, #4]
 239:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 548              		.loc 1 239 5 view .LVU113
 549 003a 1A6B     		ldr	r2, [r3, #48]
 550 003c 42F00202 		orr	r2, r2, #2
 551 0040 1A63     		str	r2, [r3, #48]
 239:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 552              		.loc 1 239 5 view .LVU114
 553 0042 1A6B     		ldr	r2, [r3, #48]
 554 0044 02F00202 		and	r2, r2, #2
 555 0048 0192     		str	r2, [sp, #4]
 239:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 556              		.loc 1 239 5 view .LVU115
 557 004a 019A     		ldr	r2, [sp, #4]
 558              	.LBE8:
 239:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 559              		.loc 1 239 5 view .LVU116
 240:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 560              		.loc 1 240 5 view .LVU117
 561              	.LBB9:
 240:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 562              		.loc 1 240 5 view .LVU118
 563 004c 0294     		str	r4, [sp, #8]
 240:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 564              		.loc 1 240 5 view .LVU119
 565 004e 1A6B     		ldr	r2, [r3, #48]
 566 0050 42F00402 		orr	r2, r2, #4
 567 0054 1A63     		str	r2, [r3, #48]
 240:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 568              		.loc 1 240 5 view .LVU120
 569 0056 1B6B     		ldr	r3, [r3, #48]
 570 0058 03F00403 		and	r3, r3, #4
 571 005c 0293     		str	r3, [sp, #8]
 240:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 572              		.loc 1 240 5 view .LVU121
 573 005e 029B     		ldr	r3, [sp, #8]
 574              	.LBE9:
 240:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 575              		.loc 1 240 5 view .LVU122
 247:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 576              		.loc 1 247 5 view .LVU123
 247:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 577              		.loc 1 247 25 is_stmt 0 view .LVU124
 578 0060 0423     		movs	r3, #4
 579 0062 0393     		str	r3, [sp, #12]
 248:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 580              		.loc 1 248 5 is_stmt 1 view .LVU125
 248:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 581              		.loc 1 248 26 is_stmt 0 view .LVU126
 582 0064 0226     		movs	r6, #2
 583 0066 0496     		str	r6, [sp, #16]
 249:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccxbo9Rb.s 			page 17


 584              		.loc 1 249 5 is_stmt 1 view .LVU127
 249:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 585              		.loc 1 249 26 is_stmt 0 view .LVU128
 586 0068 0594     		str	r4, [sp, #20]
 250:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 587              		.loc 1 250 5 is_stmt 1 view .LVU129
 250:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 588              		.loc 1 250 27 is_stmt 0 view .LVU130
 589 006a 0325     		movs	r5, #3
 590 006c 0695     		str	r5, [sp, #24]
 251:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 591              		.loc 1 251 5 is_stmt 1 view .LVU131
 251:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 592              		.loc 1 251 31 is_stmt 0 view .LVU132
 593 006e 4FF00908 		mov	r8, #9
 594 0072 CDF81C80 		str	r8, [sp, #28]
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 595              		.loc 1 252 5 is_stmt 1 view .LVU133
 596 0076 144F     		ldr	r7, .L35+8
 597 0078 03A9     		add	r1, sp, #12
 598 007a 3846     		mov	r0, r7
 599              	.LVL36:
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 600              		.loc 1 252 5 is_stmt 0 view .LVU134
 601 007c FFF7FEFF 		bl	HAL_GPIO_Init
 602              	.LVL37:
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 603              		.loc 1 254 5 is_stmt 1 view .LVU135
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 604              		.loc 1 254 25 is_stmt 0 view .LVU136
 605 0080 4FF4C063 		mov	r3, #1536
 606 0084 0393     		str	r3, [sp, #12]
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 607              		.loc 1 255 5 is_stmt 1 view .LVU137
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 608              		.loc 1 255 26 is_stmt 0 view .LVU138
 609 0086 0496     		str	r6, [sp, #16]
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 610              		.loc 1 256 5 is_stmt 1 view .LVU139
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 611              		.loc 1 256 26 is_stmt 0 view .LVU140
 612 0088 0594     		str	r4, [sp, #20]
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 613              		.loc 1 257 5 is_stmt 1 view .LVU141
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 614              		.loc 1 257 27 is_stmt 0 view .LVU142
 615 008a 0695     		str	r5, [sp, #24]
 258:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 616              		.loc 1 258 5 is_stmt 1 view .LVU143
 258:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 617              		.loc 1 258 31 is_stmt 0 view .LVU144
 618 008c CDF81C80 		str	r8, [sp, #28]
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 619              		.loc 1 259 5 is_stmt 1 view .LVU145
 620 0090 03A9     		add	r1, sp, #12
 621 0092 0E48     		ldr	r0, .L35+12
 622 0094 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccxbo9Rb.s 			page 18


 623              	.LVL38:
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 624              		.loc 1 261 5 view .LVU146
 261:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 625              		.loc 1 261 25 is_stmt 0 view .LVU147
 626 0098 4023     		movs	r3, #64
 627 009a 0393     		str	r3, [sp, #12]
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 628              		.loc 1 262 5 is_stmt 1 view .LVU148
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 629              		.loc 1 262 26 is_stmt 0 view .LVU149
 630 009c 0496     		str	r6, [sp, #16]
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 631              		.loc 1 263 5 is_stmt 1 view .LVU150
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 632              		.loc 1 263 26 is_stmt 0 view .LVU151
 633 009e 0594     		str	r4, [sp, #20]
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 634              		.loc 1 264 5 is_stmt 1 view .LVU152
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 635              		.loc 1 264 27 is_stmt 0 view .LVU153
 636 00a0 0695     		str	r5, [sp, #24]
 265:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 637              		.loc 1 265 5 is_stmt 1 view .LVU154
 265:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 638              		.loc 1 265 31 is_stmt 0 view .LVU155
 639 00a2 0A23     		movs	r3, #10
 640 00a4 0793     		str	r3, [sp, #28]
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 641              		.loc 1 266 5 is_stmt 1 view .LVU156
 642 00a6 03A9     		add	r1, sp, #12
 643 00a8 3846     		mov	r0, r7
 644 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 645              	.LVL39:
 269:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 646              		.loc 1 269 5 view .LVU157
 647 00ae 2246     		mov	r2, r4
 648 00b0 2146     		mov	r1, r4
 649 00b2 5C20     		movs	r0, #92
 650 00b4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 651              	.LVL40:
 270:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
 652              		.loc 1 270 5 view .LVU158
 653 00b8 5C20     		movs	r0, #92
 654 00ba FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 655              	.LVL41:
 656              		.loc 1 276 1 is_stmt 0 view .LVU159
 657 00be ACE7     		b	.L31
 658              	.L36:
 659              		.align	2
 660              	.L35:
 661 00c0 001000A0 		.word	-1610608640
 662 00c4 00380240 		.word	1073887232
 663 00c8 00040240 		.word	1073873920
 664 00cc 00080240 		.word	1073874944
 665              		.cfi_endproc
 666              	.LFE135:
ARM GAS  /tmp/ccxbo9Rb.s 			page 19


 668              		.section	.text.HAL_QSPI_MspDeInit,"ax",%progbits
 669              		.align	1
 670              		.global	HAL_QSPI_MspDeInit
 671              		.syntax unified
 672              		.thumb
 673              		.thumb_func
 674              		.fpu fpv4-sp-d16
 676              	HAL_QSPI_MspDeInit:
 677              	.LVL42:
 678              	.LFB136:
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c **** /**
 279:Core/Src/stm32f4xx_hal_msp.c **** * @brief QSPI MSP De-Initialization
 280:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 281:Core/Src/stm32f4xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
 282:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 283:Core/Src/stm32f4xx_hal_msp.c **** */
 284:Core/Src/stm32f4xx_hal_msp.c **** void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
 285:Core/Src/stm32f4xx_hal_msp.c **** {
 679              		.loc 1 285 1 is_stmt 1 view -0
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 0
 682              		@ frame_needed = 0, uses_anonymous_args = 0
 683              		.loc 1 285 1 is_stmt 0 view .LVU161
 684 0000 08B5     		push	{r3, lr}
 685              	.LCFI14:
 686              		.cfi_def_cfa_offset 8
 687              		.cfi_offset 3, -8
 688              		.cfi_offset 14, -4
 286:Core/Src/stm32f4xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 689              		.loc 1 286 3 is_stmt 1 view .LVU162
 690              		.loc 1 286 11 is_stmt 0 view .LVU163
 691 0002 0268     		ldr	r2, [r0]
 692              		.loc 1 286 5 view .LVU164
 693 0004 0A4B     		ldr	r3, .L41
 694 0006 9A42     		cmp	r2, r3
 695 0008 00D0     		beq	.L40
 696              	.LVL43:
 697              	.L37:
 287:Core/Src/stm32f4xx_hal_msp.c ****   {
 288:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 290:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 0 */
 291:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 292:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_DISABLE();
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 294:Core/Src/stm32f4xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 295:Core/Src/stm32f4xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 296:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> QUADSPI_BK1_IO0
 297:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> QUADSPI_BK1_IO1
 298:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 299:Core/Src/stm32f4xx_hal_msp.c ****     */
 300:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_2|GPIO_PIN_6);
 301:Core/Src/stm32f4xx_hal_msp.c **** 
 302:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9|GPIO_PIN_10);
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 304:Core/Src/stm32f4xx_hal_msp.c ****     /* QUADSPI interrupt DeInit */
ARM GAS  /tmp/ccxbo9Rb.s 			page 20


 305:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(QUADSPI_IRQn);
 306:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 308:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 1 */
 309:Core/Src/stm32f4xx_hal_msp.c ****   }
 310:Core/Src/stm32f4xx_hal_msp.c **** 
 311:Core/Src/stm32f4xx_hal_msp.c **** }
 698              		.loc 1 311 1 view .LVU165
 699 000a 08BD     		pop	{r3, pc}
 700              	.LVL44:
 701              	.L40:
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 702              		.loc 1 292 5 is_stmt 1 view .LVU166
 703 000c 094A     		ldr	r2, .L41+4
 704 000e 936B     		ldr	r3, [r2, #56]
 705 0010 23F00203 		bic	r3, r3, #2
 706 0014 9363     		str	r3, [r2, #56]
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 707              		.loc 1 300 5 view .LVU167
 708 0016 4421     		movs	r1, #68
 709 0018 0748     		ldr	r0, .L41+8
 710              	.LVL45:
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 711              		.loc 1 300 5 is_stmt 0 view .LVU168
 712 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 713              	.LVL46:
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 714              		.loc 1 302 5 is_stmt 1 view .LVU169
 715 001e 4FF4C061 		mov	r1, #1536
 716 0022 0648     		ldr	r0, .L41+12
 717 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 718              	.LVL47:
 305:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 719              		.loc 1 305 5 view .LVU170
 720 0028 5C20     		movs	r0, #92
 721 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 722              	.LVL48:
 723              		.loc 1 311 1 is_stmt 0 view .LVU171
 724 002e ECE7     		b	.L37
 725              	.L42:
 726              		.align	2
 727              	.L41:
 728 0030 001000A0 		.word	-1610608640
 729 0034 00380240 		.word	1073887232
 730 0038 00040240 		.word	1073873920
 731 003c 00080240 		.word	1073874944
 732              		.cfi_endproc
 733              	.LFE136:
 735              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 736              		.align	1
 737              		.global	HAL_SPI_MspInit
 738              		.syntax unified
 739              		.thumb
 740              		.thumb_func
 741              		.fpu fpv4-sp-d16
 743              	HAL_SPI_MspInit:
 744              	.LVL49:
ARM GAS  /tmp/ccxbo9Rb.s 			page 21


 745              	.LFB137:
 312:Core/Src/stm32f4xx_hal_msp.c **** 
 313:Core/Src/stm32f4xx_hal_msp.c **** /**
 314:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 315:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 316:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 317:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 318:Core/Src/stm32f4xx_hal_msp.c **** */
 319:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 320:Core/Src/stm32f4xx_hal_msp.c **** {
 746              		.loc 1 320 1 is_stmt 1 view -0
 747              		.cfi_startproc
 748              		@ args = 0, pretend = 0, frame = 32
 749              		@ frame_needed = 0, uses_anonymous_args = 0
 750              		.loc 1 320 1 is_stmt 0 view .LVU173
 751 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 752              	.LCFI15:
 753              		.cfi_def_cfa_offset 28
 754              		.cfi_offset 4, -28
 755              		.cfi_offset 5, -24
 756              		.cfi_offset 6, -20
 757              		.cfi_offset 7, -16
 758              		.cfi_offset 8, -12
 759              		.cfi_offset 9, -8
 760              		.cfi_offset 14, -4
 761 0004 89B0     		sub	sp, sp, #36
 762              	.LCFI16:
 763              		.cfi_def_cfa_offset 64
 321:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 764              		.loc 1 321 3 is_stmt 1 view .LVU174
 765              		.loc 1 321 20 is_stmt 0 view .LVU175
 766 0006 0023     		movs	r3, #0
 767 0008 0393     		str	r3, [sp, #12]
 768 000a 0493     		str	r3, [sp, #16]
 769 000c 0593     		str	r3, [sp, #20]
 770 000e 0693     		str	r3, [sp, #24]
 771 0010 0793     		str	r3, [sp, #28]
 322:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 772              		.loc 1 322 3 is_stmt 1 view .LVU176
 773              		.loc 1 322 10 is_stmt 0 view .LVU177
 774 0012 0268     		ldr	r2, [r0]
 775              		.loc 1 322 5 view .LVU178
 776 0014 304B     		ldr	r3, .L47
 777 0016 9A42     		cmp	r2, r3
 778 0018 02D0     		beq	.L46
 779              	.LVL50:
 780              	.L43:
 323:Core/Src/stm32f4xx_hal_msp.c ****   {
 324:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 326:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 327:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 328:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 329:Core/Src/stm32f4xx_hal_msp.c **** 
 330:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 331:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 332:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
ARM GAS  /tmp/ccxbo9Rb.s 			page 22


 333:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> SPI2_MOSI
 334:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 335:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 336:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI2_NSS
 337:Core/Src/stm32f4xx_hal_msp.c ****     */
 338:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 339:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 340:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 341:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 342:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 343:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 344:Core/Src/stm32f4xx_hal_msp.c **** 
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 346:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 347:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 348:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 349:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 350:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 351:Core/Src/stm32f4xx_hal_msp.c **** 
 352:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 353:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 355:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 356:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 357:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 358:Core/Src/stm32f4xx_hal_msp.c **** 
 359:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 360:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 361:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 362:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 363:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 364:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 365:Core/Src/stm32f4xx_hal_msp.c **** 
 366:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2 interrupt Init */
 367:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 368:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI2_IRQn);
 369:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 370:Core/Src/stm32f4xx_hal_msp.c **** 
 371:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 372:Core/Src/stm32f4xx_hal_msp.c ****   }
 373:Core/Src/stm32f4xx_hal_msp.c **** 
 374:Core/Src/stm32f4xx_hal_msp.c **** }
 781              		.loc 1 374 1 view .LVU179
 782 001a 09B0     		add	sp, sp, #36
 783              	.LCFI17:
 784              		.cfi_remember_state
 785              		.cfi_def_cfa_offset 28
 786              		@ sp needed
 787 001c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 788              	.LVL51:
 789              	.L46:
 790              	.LCFI18:
 791              		.cfi_restore_state
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 792              		.loc 1 328 5 is_stmt 1 view .LVU180
 793              	.LBB10:
 328:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccxbo9Rb.s 			page 23


 794              		.loc 1 328 5 view .LVU181
 795 0020 0024     		movs	r4, #0
 796 0022 0094     		str	r4, [sp]
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 797              		.loc 1 328 5 view .LVU182
 798 0024 03F50033 		add	r3, r3, #131072
 799 0028 1A6C     		ldr	r2, [r3, #64]
 800 002a 42F48042 		orr	r2, r2, #16384
 801 002e 1A64     		str	r2, [r3, #64]
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 802              		.loc 1 328 5 view .LVU183
 803 0030 1A6C     		ldr	r2, [r3, #64]
 804 0032 02F48042 		and	r2, r2, #16384
 805 0036 0092     		str	r2, [sp]
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 806              		.loc 1 328 5 view .LVU184
 807 0038 009A     		ldr	r2, [sp]
 808              	.LBE10:
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 809              		.loc 1 328 5 view .LVU185
 330:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 810              		.loc 1 330 5 view .LVU186
 811              	.LBB11:
 330:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 812              		.loc 1 330 5 view .LVU187
 813 003a 0194     		str	r4, [sp, #4]
 330:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 814              		.loc 1 330 5 view .LVU188
 815 003c 1A6B     		ldr	r2, [r3, #48]
 816 003e 42F00402 		orr	r2, r2, #4
 817 0042 1A63     		str	r2, [r3, #48]
 330:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 818              		.loc 1 330 5 view .LVU189
 819 0044 1A6B     		ldr	r2, [r3, #48]
 820 0046 02F00402 		and	r2, r2, #4
 821 004a 0192     		str	r2, [sp, #4]
 330:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 822              		.loc 1 330 5 view .LVU190
 823 004c 019A     		ldr	r2, [sp, #4]
 824              	.LBE11:
 330:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 825              		.loc 1 330 5 view .LVU191
 331:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 826              		.loc 1 331 5 view .LVU192
 827              	.LBB12:
 331:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 828              		.loc 1 331 5 view .LVU193
 829 004e 0294     		str	r4, [sp, #8]
 331:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 830              		.loc 1 331 5 view .LVU194
 831 0050 1A6B     		ldr	r2, [r3, #48]
 832 0052 42F00202 		orr	r2, r2, #2
 833 0056 1A63     		str	r2, [r3, #48]
 331:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 834              		.loc 1 331 5 view .LVU195
 835 0058 1B6B     		ldr	r3, [r3, #48]
 836 005a 03F00203 		and	r3, r3, #2
ARM GAS  /tmp/ccxbo9Rb.s 			page 24


 837 005e 0293     		str	r3, [sp, #8]
 331:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 838              		.loc 1 331 5 view .LVU196
 839 0060 029B     		ldr	r3, [sp, #8]
 840              	.LBE12:
 331:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 841              		.loc 1 331 5 view .LVU197
 338:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 842              		.loc 1 338 5 view .LVU198
 338:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 843              		.loc 1 338 25 is_stmt 0 view .LVU199
 844 0062 0225     		movs	r5, #2
 845 0064 0395     		str	r5, [sp, #12]
 339:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 846              		.loc 1 339 5 is_stmt 1 view .LVU200
 339:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 847              		.loc 1 339 26 is_stmt 0 view .LVU201
 848 0066 0495     		str	r5, [sp, #16]
 340:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 849              		.loc 1 340 5 is_stmt 1 view .LVU202
 340:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 850              		.loc 1 340 26 is_stmt 0 view .LVU203
 851 0068 0594     		str	r4, [sp, #20]
 341:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 852              		.loc 1 341 5 is_stmt 1 view .LVU204
 341:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 853              		.loc 1 341 27 is_stmt 0 view .LVU205
 854 006a 0326     		movs	r6, #3
 855 006c 0696     		str	r6, [sp, #24]
 342:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 856              		.loc 1 342 5 is_stmt 1 view .LVU206
 342:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 857              		.loc 1 342 31 is_stmt 0 view .LVU207
 858 006e 4FF00708 		mov	r8, #7
 859 0072 CDF81C80 		str	r8, [sp, #28]
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 860              		.loc 1 343 5 is_stmt 1 view .LVU208
 861 0076 DFF86890 		ldr	r9, .L47+8
 862 007a 03A9     		add	r1, sp, #12
 863 007c 4846     		mov	r0, r9
 864              	.LVL52:
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 865              		.loc 1 343 5 is_stmt 0 view .LVU209
 866 007e FFF7FEFF 		bl	HAL_GPIO_Init
 867              	.LVL53:
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 868              		.loc 1 345 5 is_stmt 1 view .LVU210
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 869              		.loc 1 345 25 is_stmt 0 view .LVU211
 870 0082 0423     		movs	r3, #4
 871 0084 0393     		str	r3, [sp, #12]
 346:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 872              		.loc 1 346 5 is_stmt 1 view .LVU212
 346:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 873              		.loc 1 346 26 is_stmt 0 view .LVU213
 874 0086 0495     		str	r5, [sp, #16]
 347:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccxbo9Rb.s 			page 25


 875              		.loc 1 347 5 is_stmt 1 view .LVU214
 347:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 876              		.loc 1 347 26 is_stmt 0 view .LVU215
 877 0088 0594     		str	r4, [sp, #20]
 348:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 878              		.loc 1 348 5 is_stmt 1 view .LVU216
 348:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 879              		.loc 1 348 27 is_stmt 0 view .LVU217
 880 008a 0696     		str	r6, [sp, #24]
 349:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 881              		.loc 1 349 5 is_stmt 1 view .LVU218
 349:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 882              		.loc 1 349 31 is_stmt 0 view .LVU219
 883 008c 0527     		movs	r7, #5
 884 008e 0797     		str	r7, [sp, #28]
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 885              		.loc 1 350 5 is_stmt 1 view .LVU220
 886 0090 03A9     		add	r1, sp, #12
 887 0092 4846     		mov	r0, r9
 888 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 889              	.LVL54:
 352:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 890              		.loc 1 352 5 view .LVU221
 352:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 891              		.loc 1 352 25 is_stmt 0 view .LVU222
 892 0098 4FF48063 		mov	r3, #1024
 893 009c 0393     		str	r3, [sp, #12]
 353:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 894              		.loc 1 353 5 is_stmt 1 view .LVU223
 353:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 895              		.loc 1 353 26 is_stmt 0 view .LVU224
 896 009e 0495     		str	r5, [sp, #16]
 354:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 897              		.loc 1 354 5 is_stmt 1 view .LVU225
 354:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 898              		.loc 1 354 26 is_stmt 0 view .LVU226
 899 00a0 0594     		str	r4, [sp, #20]
 355:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 900              		.loc 1 355 5 is_stmt 1 view .LVU227
 355:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 901              		.loc 1 355 27 is_stmt 0 view .LVU228
 902 00a2 0696     		str	r6, [sp, #24]
 356:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 903              		.loc 1 356 5 is_stmt 1 view .LVU229
 356:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 904              		.loc 1 356 31 is_stmt 0 view .LVU230
 905 00a4 0797     		str	r7, [sp, #28]
 357:Core/Src/stm32f4xx_hal_msp.c **** 
 906              		.loc 1 357 5 is_stmt 1 view .LVU231
 907 00a6 0D4F     		ldr	r7, .L47+4
 908 00a8 03A9     		add	r1, sp, #12
 909 00aa 3846     		mov	r0, r7
 910 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 911              	.LVL55:
 359:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 912              		.loc 1 359 5 view .LVU232
 359:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccxbo9Rb.s 			page 26


 913              		.loc 1 359 25 is_stmt 0 view .LVU233
 914 00b0 1023     		movs	r3, #16
 915 00b2 0393     		str	r3, [sp, #12]
 360:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 916              		.loc 1 360 5 is_stmt 1 view .LVU234
 360:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 917              		.loc 1 360 26 is_stmt 0 view .LVU235
 918 00b4 0495     		str	r5, [sp, #16]
 361:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 919              		.loc 1 361 5 is_stmt 1 view .LVU236
 361:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 920              		.loc 1 361 26 is_stmt 0 view .LVU237
 921 00b6 0594     		str	r4, [sp, #20]
 362:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 922              		.loc 1 362 5 is_stmt 1 view .LVU238
 362:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 923              		.loc 1 362 27 is_stmt 0 view .LVU239
 924 00b8 0696     		str	r6, [sp, #24]
 363:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 925              		.loc 1 363 5 is_stmt 1 view .LVU240
 363:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 926              		.loc 1 363 31 is_stmt 0 view .LVU241
 927 00ba CDF81C80 		str	r8, [sp, #28]
 364:Core/Src/stm32f4xx_hal_msp.c **** 
 928              		.loc 1 364 5 is_stmt 1 view .LVU242
 929 00be 03A9     		add	r1, sp, #12
 930 00c0 3846     		mov	r0, r7
 931 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 932              	.LVL56:
 367:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI2_IRQn);
 933              		.loc 1 367 5 view .LVU243
 934 00c6 2246     		mov	r2, r4
 935 00c8 2146     		mov	r1, r4
 936 00ca 2420     		movs	r0, #36
 937 00cc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 938              	.LVL57:
 368:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 939              		.loc 1 368 5 view .LVU244
 940 00d0 2420     		movs	r0, #36
 941 00d2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 942              	.LVL58:
 943              		.loc 1 374 1 is_stmt 0 view .LVU245
 944 00d6 A0E7     		b	.L43
 945              	.L48:
 946              		.align	2
 947              	.L47:
 948 00d8 00380040 		.word	1073756160
 949 00dc 00040240 		.word	1073873920
 950 00e0 00080240 		.word	1073874944
 951              		.cfi_endproc
 952              	.LFE137:
 954              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 955              		.align	1
 956              		.global	HAL_SPI_MspDeInit
 957              		.syntax unified
 958              		.thumb
 959              		.thumb_func
ARM GAS  /tmp/ccxbo9Rb.s 			page 27


 960              		.fpu fpv4-sp-d16
 962              	HAL_SPI_MspDeInit:
 963              	.LVL59:
 964              	.LFB138:
 375:Core/Src/stm32f4xx_hal_msp.c **** 
 376:Core/Src/stm32f4xx_hal_msp.c **** /**
 377:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 378:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 379:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 380:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 381:Core/Src/stm32f4xx_hal_msp.c **** */
 382:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 383:Core/Src/stm32f4xx_hal_msp.c **** {
 965              		.loc 1 383 1 is_stmt 1 view -0
 966              		.cfi_startproc
 967              		@ args = 0, pretend = 0, frame = 0
 968              		@ frame_needed = 0, uses_anonymous_args = 0
 969              		.loc 1 383 1 is_stmt 0 view .LVU247
 970 0000 08B5     		push	{r3, lr}
 971              	.LCFI19:
 972              		.cfi_def_cfa_offset 8
 973              		.cfi_offset 3, -8
 974              		.cfi_offset 14, -4
 384:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 975              		.loc 1 384 3 is_stmt 1 view .LVU248
 976              		.loc 1 384 10 is_stmt 0 view .LVU249
 977 0002 0268     		ldr	r2, [r0]
 978              		.loc 1 384 5 view .LVU250
 979 0004 0A4B     		ldr	r3, .L53
 980 0006 9A42     		cmp	r2, r3
 981 0008 00D0     		beq	.L52
 982              	.LVL60:
 983              	.L49:
 385:Core/Src/stm32f4xx_hal_msp.c ****   {
 386:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 387:Core/Src/stm32f4xx_hal_msp.c **** 
 388:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 389:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 390:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 391:Core/Src/stm32f4xx_hal_msp.c **** 
 392:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 393:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> SPI2_MOSI
 394:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 395:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 396:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI2_NSS
 397:Core/Src/stm32f4xx_hal_msp.c ****     */
 398:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_2);
 399:Core/Src/stm32f4xx_hal_msp.c **** 
 400:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_4);
 401:Core/Src/stm32f4xx_hal_msp.c **** 
 402:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2 interrupt DeInit */
 403:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI2_IRQn);
 404:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 405:Core/Src/stm32f4xx_hal_msp.c **** 
 406:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 407:Core/Src/stm32f4xx_hal_msp.c ****   }
 408:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccxbo9Rb.s 			page 28


 409:Core/Src/stm32f4xx_hal_msp.c **** }
 984              		.loc 1 409 1 view .LVU251
 985 000a 08BD     		pop	{r3, pc}
 986              	.LVL61:
 987              	.L52:
 390:Core/Src/stm32f4xx_hal_msp.c **** 
 988              		.loc 1 390 5 is_stmt 1 view .LVU252
 989 000c 094A     		ldr	r2, .L53+4
 990 000e 136C     		ldr	r3, [r2, #64]
 991 0010 23F48043 		bic	r3, r3, #16384
 992 0014 1364     		str	r3, [r2, #64]
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 993              		.loc 1 398 5 view .LVU253
 994 0016 0621     		movs	r1, #6
 995 0018 0748     		ldr	r0, .L53+8
 996              	.LVL62:
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 997              		.loc 1 398 5 is_stmt 0 view .LVU254
 998 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 999              	.LVL63:
 400:Core/Src/stm32f4xx_hal_msp.c **** 
 1000              		.loc 1 400 5 is_stmt 1 view .LVU255
 1001 001e 4FF48261 		mov	r1, #1040
 1002 0022 0648     		ldr	r0, .L53+12
 1003 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1004              	.LVL64:
 403:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 1005              		.loc 1 403 5 view .LVU256
 1006 0028 2420     		movs	r0, #36
 1007 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1008              	.LVL65:
 1009              		.loc 1 409 1 is_stmt 0 view .LVU257
 1010 002e ECE7     		b	.L49
 1011              	.L54:
 1012              		.align	2
 1013              	.L53:
 1014 0030 00380040 		.word	1073756160
 1015 0034 00380240 		.word	1073887232
 1016 0038 00080240 		.word	1073874944
 1017 003c 00040240 		.word	1073873920
 1018              		.cfi_endproc
 1019              	.LFE138:
 1021              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1022              		.align	1
 1023              		.global	HAL_UART_MspInit
 1024              		.syntax unified
 1025              		.thumb
 1026              		.thumb_func
 1027              		.fpu fpv4-sp-d16
 1029              	HAL_UART_MspInit:
 1030              	.LVL66:
 1031              	.LFB139:
 410:Core/Src/stm32f4xx_hal_msp.c **** 
 411:Core/Src/stm32f4xx_hal_msp.c **** /**
 412:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 413:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 414:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
ARM GAS  /tmp/ccxbo9Rb.s 			page 29


 415:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 416:Core/Src/stm32f4xx_hal_msp.c **** */
 417:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 418:Core/Src/stm32f4xx_hal_msp.c **** {
 1032              		.loc 1 418 1 is_stmt 1 view -0
 1033              		.cfi_startproc
 1034              		@ args = 0, pretend = 0, frame = 32
 1035              		@ frame_needed = 0, uses_anonymous_args = 0
 1036              		.loc 1 418 1 is_stmt 0 view .LVU259
 1037 0000 00B5     		push	{lr}
 1038              	.LCFI20:
 1039              		.cfi_def_cfa_offset 4
 1040              		.cfi_offset 14, -4
 1041 0002 89B0     		sub	sp, sp, #36
 1042              	.LCFI21:
 1043              		.cfi_def_cfa_offset 40
 419:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1044              		.loc 1 419 3 is_stmt 1 view .LVU260
 1045              		.loc 1 419 20 is_stmt 0 view .LVU261
 1046 0004 0023     		movs	r3, #0
 1047 0006 0393     		str	r3, [sp, #12]
 1048 0008 0493     		str	r3, [sp, #16]
 1049 000a 0593     		str	r3, [sp, #20]
 1050 000c 0693     		str	r3, [sp, #24]
 1051 000e 0793     		str	r3, [sp, #28]
 420:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 1052              		.loc 1 420 3 is_stmt 1 view .LVU262
 1053              		.loc 1 420 11 is_stmt 0 view .LVU263
 1054 0010 0268     		ldr	r2, [r0]
 1055              		.loc 1 420 5 view .LVU264
 1056 0012 154B     		ldr	r3, .L59
 1057 0014 9A42     		cmp	r2, r3
 1058 0016 02D0     		beq	.L58
 1059              	.LVL67:
 1060              	.L55:
 421:Core/Src/stm32f4xx_hal_msp.c ****   {
 422:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 423:Core/Src/stm32f4xx_hal_msp.c **** 
 424:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 425:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 426:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 427:Core/Src/stm32f4xx_hal_msp.c **** 
 428:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 429:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 430:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 431:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 432:Core/Src/stm32f4xx_hal_msp.c ****     */
 433:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 434:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 435:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 436:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 437:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 438:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 439:Core/Src/stm32f4xx_hal_msp.c **** 
 440:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 441:Core/Src/stm32f4xx_hal_msp.c **** 
 442:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
ARM GAS  /tmp/ccxbo9Rb.s 			page 30


 443:Core/Src/stm32f4xx_hal_msp.c ****   }
 444:Core/Src/stm32f4xx_hal_msp.c **** 
 445:Core/Src/stm32f4xx_hal_msp.c **** }
 1061              		.loc 1 445 1 view .LVU265
 1062 0018 09B0     		add	sp, sp, #36
 1063              	.LCFI22:
 1064              		.cfi_remember_state
 1065              		.cfi_def_cfa_offset 4
 1066              		@ sp needed
 1067 001a 5DF804FB 		ldr	pc, [sp], #4
 1068              	.LVL68:
 1069              	.L58:
 1070              	.LCFI23:
 1071              		.cfi_restore_state
 426:Core/Src/stm32f4xx_hal_msp.c **** 
 1072              		.loc 1 426 5 is_stmt 1 view .LVU266
 1073              	.LBB13:
 426:Core/Src/stm32f4xx_hal_msp.c **** 
 1074              		.loc 1 426 5 view .LVU267
 1075 001e 0022     		movs	r2, #0
 1076 0020 0192     		str	r2, [sp, #4]
 426:Core/Src/stm32f4xx_hal_msp.c **** 
 1077              		.loc 1 426 5 view .LVU268
 1078 0022 03F5FA33 		add	r3, r3, #128000
 1079 0026 196C     		ldr	r1, [r3, #64]
 1080 0028 41F40031 		orr	r1, r1, #131072
 1081 002c 1964     		str	r1, [r3, #64]
 426:Core/Src/stm32f4xx_hal_msp.c **** 
 1082              		.loc 1 426 5 view .LVU269
 1083 002e 196C     		ldr	r1, [r3, #64]
 1084 0030 01F40031 		and	r1, r1, #131072
 1085 0034 0191     		str	r1, [sp, #4]
 426:Core/Src/stm32f4xx_hal_msp.c **** 
 1086              		.loc 1 426 5 view .LVU270
 1087 0036 0199     		ldr	r1, [sp, #4]
 1088              	.LBE13:
 426:Core/Src/stm32f4xx_hal_msp.c **** 
 1089              		.loc 1 426 5 view .LVU271
 428:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1090              		.loc 1 428 5 view .LVU272
 1091              	.LBB14:
 428:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1092              		.loc 1 428 5 view .LVU273
 1093 0038 0292     		str	r2, [sp, #8]
 428:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1094              		.loc 1 428 5 view .LVU274
 1095 003a 196B     		ldr	r1, [r3, #48]
 1096 003c 41F00101 		orr	r1, r1, #1
 1097 0040 1963     		str	r1, [r3, #48]
 428:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1098              		.loc 1 428 5 view .LVU275
 1099 0042 1B6B     		ldr	r3, [r3, #48]
 1100 0044 03F00103 		and	r3, r3, #1
 1101 0048 0293     		str	r3, [sp, #8]
 428:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1102              		.loc 1 428 5 view .LVU276
 1103 004a 029B     		ldr	r3, [sp, #8]
ARM GAS  /tmp/ccxbo9Rb.s 			page 31


 1104              	.LBE14:
 428:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1105              		.loc 1 428 5 view .LVU277
 433:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1106              		.loc 1 433 5 view .LVU278
 433:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1107              		.loc 1 433 25 is_stmt 0 view .LVU279
 1108 004c 0C23     		movs	r3, #12
 1109 004e 0393     		str	r3, [sp, #12]
 434:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1110              		.loc 1 434 5 is_stmt 1 view .LVU280
 434:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1111              		.loc 1 434 26 is_stmt 0 view .LVU281
 1112 0050 0223     		movs	r3, #2
 1113 0052 0493     		str	r3, [sp, #16]
 435:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1114              		.loc 1 435 5 is_stmt 1 view .LVU282
 435:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1115              		.loc 1 435 26 is_stmt 0 view .LVU283
 1116 0054 0592     		str	r2, [sp, #20]
 436:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1117              		.loc 1 436 5 is_stmt 1 view .LVU284
 436:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1118              		.loc 1 436 27 is_stmt 0 view .LVU285
 1119 0056 0323     		movs	r3, #3
 1120 0058 0693     		str	r3, [sp, #24]
 437:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1121              		.loc 1 437 5 is_stmt 1 view .LVU286
 437:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1122              		.loc 1 437 31 is_stmt 0 view .LVU287
 1123 005a 0723     		movs	r3, #7
 1124 005c 0793     		str	r3, [sp, #28]
 438:Core/Src/stm32f4xx_hal_msp.c **** 
 1125              		.loc 1 438 5 is_stmt 1 view .LVU288
 1126 005e 03A9     		add	r1, sp, #12
 1127 0060 0248     		ldr	r0, .L59+4
 1128              	.LVL69:
 438:Core/Src/stm32f4xx_hal_msp.c **** 
 1129              		.loc 1 438 5 is_stmt 0 view .LVU289
 1130 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 1131              	.LVL70:
 1132              		.loc 1 445 1 view .LVU290
 1133 0066 D7E7     		b	.L55
 1134              	.L60:
 1135              		.align	2
 1136              	.L59:
 1137 0068 00440040 		.word	1073759232
 1138 006c 00000240 		.word	1073872896
 1139              		.cfi_endproc
 1140              	.LFE139:
 1142              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1143              		.align	1
 1144              		.global	HAL_UART_MspDeInit
 1145              		.syntax unified
 1146              		.thumb
 1147              		.thumb_func
 1148              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccxbo9Rb.s 			page 32


 1150              	HAL_UART_MspDeInit:
 1151              	.LVL71:
 1152              	.LFB140:
 446:Core/Src/stm32f4xx_hal_msp.c **** 
 447:Core/Src/stm32f4xx_hal_msp.c **** /**
 448:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 449:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 450:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 451:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 452:Core/Src/stm32f4xx_hal_msp.c **** */
 453:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 454:Core/Src/stm32f4xx_hal_msp.c **** {
 1153              		.loc 1 454 1 is_stmt 1 view -0
 1154              		.cfi_startproc
 1155              		@ args = 0, pretend = 0, frame = 0
 1156              		@ frame_needed = 0, uses_anonymous_args = 0
 1157              		.loc 1 454 1 is_stmt 0 view .LVU292
 1158 0000 08B5     		push	{r3, lr}
 1159              	.LCFI24:
 1160              		.cfi_def_cfa_offset 8
 1161              		.cfi_offset 3, -8
 1162              		.cfi_offset 14, -4
 455:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 1163              		.loc 1 455 3 is_stmt 1 view .LVU293
 1164              		.loc 1 455 11 is_stmt 0 view .LVU294
 1165 0002 0268     		ldr	r2, [r0]
 1166              		.loc 1 455 5 view .LVU295
 1167 0004 064B     		ldr	r3, .L65
 1168 0006 9A42     		cmp	r2, r3
 1169 0008 00D0     		beq	.L64
 1170              	.LVL72:
 1171              	.L61:
 456:Core/Src/stm32f4xx_hal_msp.c ****   {
 457:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 458:Core/Src/stm32f4xx_hal_msp.c **** 
 459:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 460:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 461:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 462:Core/Src/stm32f4xx_hal_msp.c **** 
 463:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 464:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 465:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 466:Core/Src/stm32f4xx_hal_msp.c ****     */
 467:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 468:Core/Src/stm32f4xx_hal_msp.c **** 
 469:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 470:Core/Src/stm32f4xx_hal_msp.c **** 
 471:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 472:Core/Src/stm32f4xx_hal_msp.c ****   }
 473:Core/Src/stm32f4xx_hal_msp.c **** 
 474:Core/Src/stm32f4xx_hal_msp.c **** }
 1172              		.loc 1 474 1 view .LVU296
 1173 000a 08BD     		pop	{r3, pc}
 1174              	.LVL73:
 1175              	.L64:
 461:Core/Src/stm32f4xx_hal_msp.c **** 
 1176              		.loc 1 461 5 is_stmt 1 view .LVU297
ARM GAS  /tmp/ccxbo9Rb.s 			page 33


 1177 000c 054A     		ldr	r2, .L65+4
 1178 000e 136C     		ldr	r3, [r2, #64]
 1179 0010 23F40033 		bic	r3, r3, #131072
 1180 0014 1364     		str	r3, [r2, #64]
 467:Core/Src/stm32f4xx_hal_msp.c **** 
 1181              		.loc 1 467 5 view .LVU298
 1182 0016 0C21     		movs	r1, #12
 1183 0018 0348     		ldr	r0, .L65+8
 1184              	.LVL74:
 467:Core/Src/stm32f4xx_hal_msp.c **** 
 1185              		.loc 1 467 5 is_stmt 0 view .LVU299
 1186 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1187              	.LVL75:
 1188              		.loc 1 474 1 view .LVU300
 1189 001e F4E7     		b	.L61
 1190              	.L66:
 1191              		.align	2
 1192              	.L65:
 1193 0020 00440040 		.word	1073759232
 1194 0024 00380240 		.word	1073887232
 1195 0028 00000240 		.word	1073872896
 1196              		.cfi_endproc
 1197              	.LFE140:
 1199              		.text
 1200              	.Letext0:
 1201              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1202              		.file 3 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Inc
 1203              		.file 4 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Dev
 1204              		.file 5 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Dev
 1205              		.file 6 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Dev
 1206              		.file 7 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4xx
 1207              		.file 8 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4xx
 1208              		.file 9 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4xx
 1209              		.file 10 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 1210              		.file 11 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 1211              		.file 12 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 1212              		.file 13 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 1213              		.file 14 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 1214              		.file 15 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 1215              		.file 16 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
ARM GAS  /tmp/ccxbo9Rb.s 			page 34


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccxbo9Rb.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccxbo9Rb.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccxbo9Rb.s:128    .text.HAL_MspInit:000000000000007c $d
     /tmp/ccxbo9Rb.s:133    .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccxbo9Rb.s:140    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccxbo9Rb.s:289    .text.HAL_CAN_MspInit:00000000000000a8 $d
     /tmp/ccxbo9Rb.s:295    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccxbo9Rb.s:302    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccxbo9Rb.s:361    .text.HAL_CAN_MspDeInit:000000000000003c $d
     /tmp/ccxbo9Rb.s:368    .text.HAL_CRC_MspInit:0000000000000000 $t
     /tmp/ccxbo9Rb.s:375    .text.HAL_CRC_MspInit:0000000000000000 HAL_CRC_MspInit
     /tmp/ccxbo9Rb.s:423    .text.HAL_CRC_MspInit:0000000000000028 $d
     /tmp/ccxbo9Rb.s:429    .text.HAL_CRC_MspDeInit:0000000000000000 $t
     /tmp/ccxbo9Rb.s:436    .text.HAL_CRC_MspDeInit:0000000000000000 HAL_CRC_MspDeInit
     /tmp/ccxbo9Rb.s:465    .text.HAL_CRC_MspDeInit:0000000000000018 $d
     /tmp/ccxbo9Rb.s:471    .text.HAL_QSPI_MspInit:0000000000000000 $t
     /tmp/ccxbo9Rb.s:478    .text.HAL_QSPI_MspInit:0000000000000000 HAL_QSPI_MspInit
     /tmp/ccxbo9Rb.s:661    .text.HAL_QSPI_MspInit:00000000000000c0 $d
     /tmp/ccxbo9Rb.s:669    .text.HAL_QSPI_MspDeInit:0000000000000000 $t
     /tmp/ccxbo9Rb.s:676    .text.HAL_QSPI_MspDeInit:0000000000000000 HAL_QSPI_MspDeInit
     /tmp/ccxbo9Rb.s:728    .text.HAL_QSPI_MspDeInit:0000000000000030 $d
     /tmp/ccxbo9Rb.s:736    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccxbo9Rb.s:743    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccxbo9Rb.s:948    .text.HAL_SPI_MspInit:00000000000000d8 $d
     /tmp/ccxbo9Rb.s:955    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccxbo9Rb.s:962    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccxbo9Rb.s:1014   .text.HAL_SPI_MspDeInit:0000000000000030 $d
     /tmp/ccxbo9Rb.s:1022   .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccxbo9Rb.s:1029   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccxbo9Rb.s:1137   .text.HAL_UART_MspInit:0000000000000068 $d
     /tmp/ccxbo9Rb.s:1143   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccxbo9Rb.s:1150   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccxbo9Rb.s:1193   .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
