<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _work.dma_axi32_reg_core0ContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000056.htm">work.dma_axi32_reg_core0</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#53" z="joint_mode" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_addr_bits[0]" lnk="__HDL_srcfile_6.htm#90"" z="user_def_addr_bits[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_addr_bits[1]" lnk="__HDL_srcfile_6.htm#90"" z="user_def_addr_bits[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_addr_bits[2]" lnk="__HDL_srcfile_6.htm#90"" z="user_def_addr_bits[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_addr_bits[3]" lnk="__HDL_srcfile_6.htm#90"" z="user_def_addr_bits[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_addr_bits[4]" lnk="__HDL_srcfile_6.htm#90"" z="user_def_addr_bits[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_addr_bits[5]" lnk="__HDL_srcfile_6.htm#90"" z="user_def_addr_bits[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#78" z="user_def_block" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_buff_bits[0]" lnk="__HDL_srcfile_6.htm#91"" z="user_def_buff_bits[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_buff_bits[1]" lnk="__HDL_srcfile_6.htm#91"" z="user_def_buff_bits[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_buff_bits[2]" lnk="__HDL_srcfile_6.htm#91"" z="user_def_buff_bits[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_buff_bits[3]" lnk="__HDL_srcfile_6.htm#91"" z="user_def_buff_bits[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_buff_bits[4]" lnk="__HDL_srcfile_6.htm#91"" z="user_def_buff_bits[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#73" z="user_def_bus_32" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_ch_num[0]" lnk="__HDL_srcfile_6.htm#74"" z="user_def_ch_num[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_ch_num[1]" lnk="__HDL_srcfile_6.htm#74"" z="user_def_ch_num[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_ch_num[2]" lnk="__HDL_srcfile_6.htm#74"" z="user_def_ch_num[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_ch_num[3]" lnk="__HDL_srcfile_6.htm#74"" z="user_def_ch_num[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#72" z="user_def_clkdiv" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#89" z="user_def_end" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_fifo_size[0]" lnk="__HDL_srcfile_6.htm#75"" z="user_def_fifo_size[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_fifo_size[1]" lnk="__HDL_srcfile_6.htm#75"" z="user_def_fifo_size[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_fifo_size[2]" lnk="__HDL_srcfile_6.htm#75"" z="user_def_fifo_size[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_fifo_size[3]" lnk="__HDL_srcfile_6.htm#75"" z="user_def_fifo_size[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#85" z="user_def_joint" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#88" z="user_def_lists" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#80" z="user_def_outs" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#87" z="user_def_periph" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#81" z="user_def_prio" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_rcmd_depth[0]" lnk="__HDL_srcfile_6.htm#77"" z="user_def_rcmd_depth[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_rcmd_depth[1]" lnk="__HDL_srcfile_6.htm#77"" z="user_def_rcmd_depth[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_rcmd_depth[2]" lnk="__HDL_srcfile_6.htm#77"" z="user_def_rcmd_depth[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_rcmd_depth[3]" lnk="__HDL_srcfile_6.htm#77"" z="user_def_rcmd_depth[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#86" z="user_def_simul" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#83" z="user_def_timeout" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#82" z="user_def_tokens" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#79" z="user_def_wait" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_wcmd_depth[0]" lnk="__HDL_srcfile_6.htm#76"" z="user_def_wcmd_depth[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_wcmd_depth[1]" lnk="__HDL_srcfile_6.htm#76"" z="user_def_wcmd_depth[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_wcmd_depth[2]" lnk="__HDL_srcfile_6.htm#76"" z="user_def_wcmd_depth[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/dma_axi32_reg_core0/user_def_wcmd_depth[3]" lnk="__HDL_srcfile_6.htm#76"" z="user_def_wcmd_depth[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#84" z="user_def_wdt" h1="0" h2="0" c="R" p="0.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
