$date
  Fri Sep 22 11:03:37 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 2 ! test_bits_in[1:0] $end
$var reg 2 " test_bits_out[1:0] $end
$scope module dut $end
$var reg 1 # i1 $end
$var reg 1 $ i0 $end
$var reg 1 % sum $end
$var reg 1 & carry $end
$upscope $end
$enddefinitions $end
#0
b00 !
b00 "
0#
0$
0%
0&
#1000000
b01 !
b01 "
1$
1%
#2000000
b10 !
1#
0$
#3000000
b11 !
b10 "
1$
0%
1&
#4000000
