{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507582170077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507582170079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  9 22:49:29 2017 " "Processing started: Mon Oct  9 22:49:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507582170079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582170079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trx -c trx " "Command: quartus_map --read_settings_files=on --write_settings_files=off trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582170079 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1507582170639 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clkctrl_main.qsys " "Elaborating Qsys system entity \"clkctrl_main.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582183854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.22:49:48 Progress: Loading fpga/clkctrl_main.qsys " "2017.10.09.22:49:48 Progress: Loading fpga/clkctrl_main.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582188937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.22:49:49 Progress: Reading input file " "2017.10.09.22:49:49 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582189652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.22:49:49 Progress: Adding altclkctrl_0 \[altclkctrl 15.1\] " "2017.10.09.22:49:49 Progress: Adding altclkctrl_0 \[altclkctrl 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582189785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.22:49:50 Progress: Parameterizing module altclkctrl_0 " "2017.10.09.22:49:50 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582190305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.22:49:50 Progress: Building connections " "2017.10.09.22:49:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582190309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.22:49:50 Progress: Parameterizing connections " "2017.10.09.22:49:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582190309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.22:49:50 Progress: Validating " "2017.10.09.22:49:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582190353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.22:49:51 Progress: Done reading input file " "2017.10.09.22:49:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582191375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.22:49:51 : clkctrl_main.altclkctrl_0: Targeting device family: Cyclone IV E. " "2017.10.09.22:49:51 : clkctrl_main.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582191527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.22:49:51 : clkctrl_main.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2017.10.09.22:49:51 : clkctrl_main.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582191527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkctrl_main: Generating clkctrl_main \"clkctrl_main\" for QUARTUS_SYNTH " "Clkctrl_main: Generating clkctrl_main \"clkctrl_main\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582192563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clkctrl_main_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clkctrl_main_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582192883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clkctrl_main\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clkctrl_main\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582193174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkctrl_main: Done \"clkctrl_main\" with 2 modules, 2 files " "Clkctrl_main: Done \"clkctrl_main\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582193174 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clkctrl_main.qsys " "Finished elaborating Qsys system entity \"clkctrl_main.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582193915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trx " "Found entity 1: trx" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582193950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582193950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-counter_arch " "Found design unit 1: clkdiv-counter_arch" {  } { { "counter.vhd" "" { Text "/home/d/devel/dspsdr/fpga/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194482 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "counter.vhd" "" { Text "/home/d/devel/dspsdr/fpga/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_dac-SYN " "Found design unit 1: pll_dac-SYN" {  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga/pll_dac.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194483 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_dac " "Found entity 1: pll_dac" {  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga/pll_dac.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac5672_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac5672_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac5672_interface-dac5672_interface_arch " "Found design unit 1: dac5672_interface-dac5672_interface_arch" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194484 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac5672_interface " "Found entity 1: dac5672_interface" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "agc.vhd 8 4 " "Found 8 design units, including 4 entities, in source file agc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_rx_agc-tx_rx_agc_arch " "Found design unit 1: tx_rx_agc-tx_rx_agc_arch" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194486 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tx_rx_agc_bypass-agcb_arch " "Found design unit 2: tx_rx_agc_bypass-agcb_arch" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194486 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 post_agc_rx_filt-filter_arch " "Found design unit 3: post_agc_rx_filt-filter_arch" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 349 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194486 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 post_agc_filt-filter_arch " "Found design unit 4: post_agc_filt-filter_arch" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 923 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194486 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_rx_agc " "Found entity 1: tx_rx_agc" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194486 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_rx_agc_bypass " "Found entity 2: tx_rx_agc_bypass" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194486 ""} { "Info" "ISGN_ENTITY_NAME" "3 post_agc_rx_filt " "Found entity 3: post_agc_rx_filt" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194486 ""} { "Info" "ISGN_ENTITY_NAME" "4 post_agc_filt " "Found entity 4: post_agc_filt" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_rx_clock_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_rx_clock_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_rx_clock_mux-clock_mux_arch " "Found design unit 1: tx_rx_clock_mux-clock_mux_arch" {  } { { "tx_rx_clock_mux.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_rx_clock_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194486 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_rx_clock_mux " "Found entity 1: tx_rx_clock_mux" {  } { { "tx_rx_clock_mux.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_rx_clock_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cw_tonegen.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cw_tonegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cw_nco-nco_arch " "Found design unit 1: cw_nco-nco_arch" {  } { { "cw_tonegen.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194487 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 secondtone_nco-nco_arch " "Found design unit 2: secondtone_nco-nco_arch" {  } { { "cw_tonegen.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194487 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 tonesum-sum_arch " "Found design unit 3: tonesum-sum_arch" {  } { { "cw_tonegen.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194487 ""} { "Info" "ISGN_ENTITY_NAME" "1 cw_nco " "Found entity 1: cw_nco" {  } { { "cw_tonegen.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194487 ""} { "Info" "ISGN_ENTITY_NAME" "2 secondtone_nco " "Found entity 2: secondtone_nco" {  } { { "cw_tonegen.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194487 ""} { "Info" "ISGN_ENTITY_NAME" "3 tonesum " "Found entity 3: tonesum" {  } { { "cw_tonegen.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tonegen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tonegen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tonegen " "Found entity 1: tonegen" {  } { { "tonegen.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/tonegen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cw_costable_raw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cw_costable_raw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cw_costable_raw-SYN " "Found design unit 1: cw_costable_raw-SYN" {  } { { "cw_costable_raw.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_costable_raw.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194497 ""} { "Info" "ISGN_ENTITY_NAME" "1 cw_costable_raw " "Found entity 1: cw_costable_raw" {  } { { "cw_costable_raw.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_costable_raw.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moddemod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moddemod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 moddemod " "Found entity 1: moddemod" {  } { { "moddemod.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mix_nco_weaver.vhd 6 3 " "Found 6 design units, including 3 entities, in source file mix_nco_weaver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_audio_mix-audio_arch " "Found design unit 1: rx_audio_mix-audio_arch" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 weaver_mixsum-mixsum_arch " "Found design unit 2: weaver_mixsum-mixsum_arch" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 weaver_nco-nco_arch " "Found design unit 3: weaver_nco-nco_arch" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194513 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_audio_mix " "Found entity 1: rx_audio_mix" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194513 ""} { "Info" "ISGN_ENTITY_NAME" "2 weaver_mixsum " "Found entity 2: weaver_mixsum" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194513 ""} { "Info" "ISGN_ENTITY_NAME" "3 weaver_nco " "Found entity 3: weaver_nco" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file amsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 amsqrt-SYN " "Found design unit 1: amsqrt-SYN" {  } { { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194513 ""} { "Info" "ISGN_ENTITY_NAME" "1 amsqrt " "Found entity 1: amsqrt" {  } { { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weaver_cos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file weaver_cos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weaver_cos-SYN " "Found design unit 1: weaver_cos-SYN" {  } { { "weaver_cos.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_cos.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194514 ""} { "Info" "ISGN_ENTITY_NAME" "1 weaver_cos " "Found entity 1: weaver_cos" {  } { { "weaver_cos.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_cos.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weaver_sin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file weaver_sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weaver_sin-SYN " "Found design unit 1: weaver_sin-SYN" {  } { { "weaver_sin.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_sin.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194515 ""} { "Info" "ISGN_ENTITY_NAME" "1 weaver_sin " "Found entity 1: weaver_sin" {  } { { "weaver_sin.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_sin.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave-i2c_slave_arch " "Found design unit 1: i2c_slave-i2c_slave_arch" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194515 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setup.vhd 4 2 " "Found 4 design units, including 2 entities, in source file setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setup_interface-setup_arch " "Found design unit 1: setup_interface-setup_arch" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga/setup.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194516 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 io_select-select_arch " "Found design unit 2: io_select-select_arch" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga/setup.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194516 ""} { "Info" "ISGN_ENTITY_NAME" "1 setup_interface " "Found entity 1: setup_interface" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga/setup.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194516 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_select " "Found entity 2: io_select" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga/setup.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_nco.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rf_nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf_nco2-nco_arch " "Found design unit 1: rf_nco2-nco_arch" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga/rf_nco.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194516 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf_nco-nco_arch " "Found design unit 2: rf_nco-nco_arch" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga/rf_nco.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194516 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf_nco2 " "Found entity 1: rf_nco2" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga/rf_nco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194516 ""} { "Info" "ISGN_ENTITY_NAME" "2 rf_nco " "Found entity 2: rf_nco" {  } { { "rf_nco.vhd" "" { Text "/home/d/devel/dspsdr/fpga/rf_nco.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlv320aic20k_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlv320aic20k_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TLV320AIC20K_interface-Codec_ctrl " "Found design unit 1: TLV320AIC20K_interface-Codec_ctrl" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194517 ""} { "Info" "ISGN_ENTITY_NAME" "1 TLV320AIC20K_interface " "Found entity 1: TLV320AIC20K_interface" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad7760_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ad7760_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad7760_interface-ad7760_interface_arch " "Found design unit 1: ad7760_interface-ad7760_interface_arch" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/ad7760_interface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194518 ""} { "Info" "ISGN_ENTITY_NAME" "1 ad7760_interface " "Found entity 1: ad7760_interface" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/ad7760_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downmix_decimation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file downmix_decimation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_dec-down_dec_arch " "Found design unit 1: down_dec-down_dec_arch" {  } { { "downmix_decimation.vhd" "" { Text "/home/d/devel/dspsdr/fpga/downmix_decimation.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194518 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_dec " "Found entity 1: down_dec" {  } { { "downmix_decimation.vhd" "" { Text "/home/d/devel/dspsdr/fpga/downmix_decimation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cos_DACB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cos_DACB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cos_dacb-SYN " "Found design unit 1: cos_dacb-SYN" {  } { { "cos_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACB.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194519 ""} { "Info" "ISGN_ENTITY_NAME" "1 cos_DACB " "Found entity 1: cos_DACB" {  } { { "cos_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACB.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_DACB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_DACB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_dacb-SYN " "Found design unit 1: sin_dacb-SYN" {  } { { "sin_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACB.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194519 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_DACB " "Found entity 1: sin_DACB" {  } { { "sin_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACB.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cos_DACA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cos_DACA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cos_daca-SYN " "Found design unit 1: cos_daca-SYN" {  } { { "cos_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194520 ""} { "Info" "ISGN_ENTITY_NAME" "1 cos_DACA " "Found entity 1: cos_DACA" {  } { { "cos_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.vhd 12 6 " "Found 12 design units, including 6 entities, in source file audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiomux_sp-mux_arch " "Found design unit 1: audiomux_sp-mux_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194521 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 squelch-sq_arch " "Found design unit 2: squelch-sq_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194521 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 audiomux_tx-mux_arch " "Found design unit 3: audiomux_tx-mux_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194521 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 rx_audio_antialias_lpf-antialias_arch " "Found design unit 4: rx_audio_antialias_lpf-antialias_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194521 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 audio_filt-filter_arch " "Found design unit 5: audio_filt-filter_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194521 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 audio_filt_bypass-filter_arch " "Found design unit 6: audio_filt_bypass-filter_arch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 744 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194521 ""} { "Info" "ISGN_ENTITY_NAME" "1 audiomux_sp " "Found entity 1: audiomux_sp" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194521 ""} { "Info" "ISGN_ENTITY_NAME" "2 squelch " "Found entity 2: squelch" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194521 ""} { "Info" "ISGN_ENTITY_NAME" "3 audiomux_tx " "Found entity 3: audiomux_tx" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194521 ""} { "Info" "ISGN_ENTITY_NAME" "4 rx_audio_antialias_lpf " "Found entity 4: rx_audio_antialias_lpf" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194521 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_filt " "Found entity 5: audio_filt" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194521 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_filt_bypass " "Found entity 6: audio_filt_bypass" {  } { { "audio.vhd" "" { Text "/home/d/devel/dspsdr/fpga/audio.vhd" 732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_channel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_channel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filt_channel-filter_arch " "Found design unit 1: fir_filt_channel-filter_arch" {  } { { "fir_channel.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194522 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filt_channel " "Found entity 1: fir_filt_channel" {  } { { "fir_channel.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_b-SYN " "Found design unit 1: pll_b-SYN" {  } { { "pll_b.vhd" "" { Text "/home/d/devel/dspsdr/fpga/pll_b.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194523 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_b " "Found entity 1: pll_b" {  } { { "pll_b.vhd" "" { Text "/home/d/devel/dspsdr/fpga/pll_b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weaver_tx_mult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file weaver_tx_mult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 weaver_tx_mult " "Found entity 1: weaver_tx_mult" {  } { { "weaver_tx_mult.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mix_weaver_tx.vhd 8 4 " "Found 8 design units, including 4 entities, in source file mix_weaver_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_synchbuff-synchbuff_arch " "Found design unit 1: tx_synchbuff-synchbuff_arch" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194538 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 weaver_tx_mixsum-mixsum_arch " "Found design unit 2: weaver_tx_mixsum-mixsum_arch" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194538 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 LO_select-select_arch " "Found design unit 3: LO_select-select_arch" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194538 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mod_clock_mux-clock_mux_arch " "Found design unit 4: mod_clock_mux-clock_mux_arch" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194538 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_synchbuff " "Found entity 1: tx_synchbuff" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194538 ""} { "Info" "ISGN_ENTITY_NAME" "2 weaver_tx_mixsum " "Found entity 2: weaver_tx_mixsum" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194538 ""} { "Info" "ISGN_ENTITY_NAME" "3 LO_select " "Found entity 3: LO_select" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194538 ""} { "Info" "ISGN_ENTITY_NAME" "4 mod_clock_mux " "Found entity 4: mod_clock_mux" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_upsample.vhd 6 3 " "Found 6 design units, including 3 entities, in source file tx_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_upsample_bypass-bypass_arch " "Found design unit 1: tx_upsample_bypass-bypass_arch" {  } { { "tx_upsample.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tx_upsample1-filter_arch " "Found design unit 2: tx_upsample1-filter_arch" {  } { { "tx_upsample.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 tx_upsample2-filter_arch " "Found design unit 3: tx_upsample2-filter_arch" {  } { { "tx_upsample.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194539 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_upsample_bypass " "Found entity 1: tx_upsample_bypass" {  } { { "tx_upsample.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194539 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_upsample1 " "Found entity 2: tx_upsample1" {  } { { "tx_upsample.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194539 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_upsample2 " "Found entity 3: tx_upsample2" {  } { { "tx_upsample.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_upsample.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file txmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txmult-SYN " "Found design unit 1: txmult-SYN" {  } { { "txmult.vhd" "" { Text "/home/d/devel/dspsdr/fpga/txmult.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194539 ""} { "Info" "ISGN_ENTITY_NAME" "1 txmult " "Found entity 1: txmult" {  } { { "txmult.vhd" "" { Text "/home/d/devel/dspsdr/fpga/txmult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-uart_arch " "Found design unit 1: uart-uart_arch" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga/uart.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194540 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "control_interface.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/control_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_select-select_arch " "Found design unit 1: clk_select-select_arch" {  } { { "clock_select.vhd" "" { Text "/home/d/devel/dspsdr/fpga/clock_select.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194553 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_select " "Found entity 1: clk_select" {  } { { "clock_select.vhd" "" { Text "/home/d/devel/dspsdr/fpga/clock_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_DACA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_DACA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_daca-SYN " "Found design unit 1: sin_daca-SYN" {  } { { "sin_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194554 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_DACA " "Found entity 1: sin_DACA" {  } { { "sin_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atantableIQ.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atantableIQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atantableiq-SYN " "Found design unit 1: atantableiq-SYN" {  } { { "atantableIQ.vhd" "" { Text "/home/d/devel/dspsdr/fpga/atantableIQ.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194555 ""} { "Info" "ISGN_ENTITY_NAME" "1 atantableIQ " "Found entity 1: atantableIQ" {  } { { "atantableIQ.vhd" "" { Text "/home/d/devel/dspsdr/fpga/atantableIQ.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_blocks.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fm_blocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atan_addr_trunk-trunk_arch " "Found design unit 1: atan_addr_trunk-trunk_arch" {  } { { "fm_blocks.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fm_blocks.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194556 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 differentiator-diff_arch1 " "Found design unit 2: differentiator-diff_arch1" {  } { { "fm_blocks.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fm_blocks.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194556 ""} { "Info" "ISGN_ENTITY_NAME" "1 atan_addr_trunk " "Found entity 1: atan_addr_trunk" {  } { { "fm_blocks.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fm_blocks.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194556 ""} { "Info" "ISGN_ENTITY_NAME" "2 differentiator " "Found entity 2: differentiator" {  } { { "fm_blocks.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fm_blocks.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_out-arch " "Found design unit 1: i2s_out-arch" {  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga/i2s.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194556 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_out " "Found entity 1: i2s_out" {  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga/i2s.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkctrl_main/clkctrl_main.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clkctrl_main/clkctrl_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_main " "Found entity 1: clkctrl_main" {  } { { "db/ip/clkctrl_main/clkctrl_main.v" "" { Text "/home/d/devel/dspsdr/fpga/db/ip/clkctrl_main/clkctrl_main.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_main_altclkctrl_0_sub " "Found entity 1: clkctrl_main_altclkctrl_0_sub" {  } { { "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" "" { Text "/home/d/devel/dspsdr/fpga/db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194631 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkctrl_main_altclkctrl_0 " "Found entity 2: clkctrl_main_altclkctrl_0" {  } { { "db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" "" { Text "/home/d/devel/dspsdr/fpga/db/ip/clkctrl_main/submodules/clkctrl_main_altclkctrl_0.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582194631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582194631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trx " "Elaborating entity \"trx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507582195054 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_ext " "Pin \"clk_ext\" not connected" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -624 -184 -16 -608 "clk_ext" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1507582195092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7760_interface ad7760_interface:inst0 " "Elaborating entity \"ad7760_interface\" for hierarchy \"ad7760_interface:inst0\"" {  } { { "trx.bdf" "inst0" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 56 424 640 264 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_Status_read ad7760_interface.vhd(24) " "Verilog HDL or VHDL warning at ad7760_interface.vhd(24): object \"ADC_Status_read\" assigned a value but never read" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/ad7760_interface.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507582195121 "|trx|ad7760_interface:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setup_interface setup_interface:inst12 " "Elaborating entity \"setup_interface\" for hierarchy \"setup_interface:inst12\"" {  } { { "trx.bdf" "inst12" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 1768 960 1184 2104 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195122 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POR setup.vhd(44) " "VHDL Process Statement warning at setup.vhd(44): signal \"POR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga/setup.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582195122 "|trx|setup_interface:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface control_interface:inst11 " "Elaborating entity \"control_interface\" for hierarchy \"control_interface:inst11\"" {  } { { "trx.bdf" "inst11" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 1768 408 784 1896 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_select control_interface:inst11\|io_select:inst3 " "Elaborating entity \"io_select\" for hierarchy \"control_interface:inst11\|io_select:inst3\"" {  } { { "control_interface.bdf" "inst3" { Schematic "/home/d/devel/dspsdr/fpga/control_interface.bdf" { { 176 680 896 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave control_interface:inst11\|i2c_slave:inst " "Elaborating entity \"i2c_slave\" for hierarchy \"control_interface:inst11\|i2c_slave:inst\"" {  } { { "control_interface.bdf" "inst" { Schematic "/home/d/devel/dspsdr/fpga/control_interface.bdf" { { 112 248 488 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195125 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop i2c_slave.vhd(22) " "Verilog HDL or VHDL warning at i2c_slave.vhd(22): object \"stop\" assigned a value but never read" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507582195126 "|trx|control_interface:inst11|i2c_slave:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart control_interface:inst11\|uart:inst2 " "Elaborating entity \"uart\" for hierarchy \"control_interface:inst11\|uart:inst2\"" {  } { { "control_interface.bdf" "inst2" { Schematic "/home/d/devel/dspsdr/fpga/control_interface.bdf" { { 304 248 488 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squelch squelch:inst34 " "Elaborating entity \"squelch\" for hierarchy \"squelch:inst34\"" {  } { { "trx.bdf" "inst34" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 912 1496 1688 992 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_rx_agc tx_rx_agc:inst7 " "Elaborating entity \"tx_rx_agc\" for hierarchy \"tx_rx_agc:inst7\"" {  } { { "trx.bdf" "inst7" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 752 944 1208 896 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_rx_clock_mux tx_rx_clock_mux:inst8 " "Elaborating entity \"tx_rx_clock_mux\" for hierarchy \"tx_rx_clock_mux:inst8\"" {  } { { "trx.bdf" "inst8" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 672 552 704 784 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_dec down_dec:inst6 " "Elaborating entity \"down_dec\" for hierarchy \"down_dec:inst6\"" {  } { { "trx.bdf" "inst6" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 336 448 680 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filt_channel fir_filt_channel:inst27 " "Elaborating entity \"fir_filt_channel\" for hierarchy \"fir_filt_channel:inst27\"" {  } { { "trx.bdf" "inst27" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 336 840 1104 544 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195145 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "to_sample fir_channel.vhd(608) " "VHDL Process Statement warning at fir_channel.vhd(608): signal \"to_sample\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fir_channel.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582195161 "|trx|fir_filt_channel:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moddemod moddemod:inst10 " "Elaborating entity \"moddemod\" for hierarchy \"moddemod:inst10\"" {  } { { "trx.bdf" "inst10" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 480 1832 2192 672 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_audio_mix moddemod:inst10\|rx_audio_mix:inst2 " "Elaborating entity \"rx_audio_mix\" for hierarchy \"moddemod:inst10\|rx_audio_mix:inst2\"" {  } { { "moddemod.bdf" "inst2" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 128 1696 1976 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amsqrt moddemod:inst10\|amsqrt:inst3 " "Elaborating entity \"amsqrt\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\"" {  } { { "moddemod.bdf" "inst3" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 88 1032 1240 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "amsqrt.vhd" "ALTSQRT_component" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 2 " "Parameter \"pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 10 " "Parameter \"q_port_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 11 " "Parameter \"r_port_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 20 " "Parameter \"width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQRT " "Parameter \"lpm_type\" = \"ALTSQRT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195197 ""}  } { { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582195197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195217 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pqc " "Found entity 1: add_sub_pqc" {  } { { "db/add_sub_pqc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_pqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582195255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582195255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pqc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated " "Elaborating entity \"add_sub_pqc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195261 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_oqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582195298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582195298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195302 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_nqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582195338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582195338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpc " "Found entity 1: add_sub_fpc" {  } { { "db/add_sub_fpc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_fpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582195379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582195379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated " "Elaborating entity \"add_sub_fpc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_epc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_epc " "Found entity 1: add_sub_epc" {  } { { "db/add_sub_epc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_epc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582195418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582195418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_epc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated " "Elaborating entity \"add_sub_epc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195422 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpc " "Found entity 1: add_sub_dpc" {  } { { "db/add_sub_dpc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_dpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582195460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582195460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated " "Elaborating entity \"add_sub_dpc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195464 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpc " "Found entity 1: add_sub_cpc" {  } { { "db/add_sub_cpc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_cpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582195501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582195501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated " "Elaborating entity \"add_sub_cpc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195504 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bpc " "Found entity 1: add_sub_bpc" {  } { { "db/add_sub_bpc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_bpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582195540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582195540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bpc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated " "Elaborating entity \"add_sub_bpc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195544 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_apc " "Found entity 1: add_sub_apc" {  } { { "db/add_sub_apc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_apc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582195582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582195582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_apc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated " "Elaborating entity \"add_sub_apc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195585 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582195621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582195621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated " "Elaborating entity \"add_sub_8pc\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195627 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195629 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195632 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195637 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195641 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195644 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195647 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195649 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195650 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195654 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"moddemod:inst10\|amsqrt:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "amsqrt.vhd" "" { Text "/home/d/devel/dspsdr/fpga/amsqrt.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weaver_mixsum moddemod:inst10\|weaver_mixsum:inst1 " "Elaborating entity \"weaver_mixsum\" for hierarchy \"moddemod:inst10\|weaver_mixsum:inst1\"" {  } { { "moddemod.bdf" "inst1" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 264 1000 1296 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weaver_nco moddemod:inst10\|weaver_nco:inst " "Elaborating entity \"weaver_nco\" for hierarchy \"moddemod:inst10\|weaver_nco:inst\"" {  } { { "moddemod.bdf" "inst" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 160 168 376 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weaver_cos moddemod:inst10\|weaver_cos:inst5 " "Elaborating entity \"weaver_cos\" for hierarchy \"moddemod:inst10\|weaver_cos:inst5\"" {  } { { "moddemod.bdf" "inst5" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 408 160 376 536 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component\"" {  } { { "weaver_cos.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/weaver_cos.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component\"" {  } { { "weaver_cos.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_cos.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/cos_raw.mif " "Parameter \"init_file\" = \"../mif/cos_raw.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195795 ""}  } { { "weaver_cos.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_cos.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582195795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgs3 " "Found entity 1: altsyncram_dgs3" {  } { { "db/altsyncram_dgs3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_dgs3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582195835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582195835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgs3 moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component\|altsyncram_dgs3:auto_generated " "Elaborating entity \"altsyncram_dgs3\" for hierarchy \"moddemod:inst10\|weaver_cos:inst5\|altsyncram:altsyncram_component\|altsyncram_dgs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weaver_sin moddemod:inst10\|weaver_sin:inst6 " "Elaborating entity \"weaver_sin\" for hierarchy \"moddemod:inst10\|weaver_sin:inst6\"" {  } { { "moddemod.bdf" "inst6" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 560 160 376 688 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component\"" {  } { { "weaver_sin.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/weaver_sin.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component\"" {  } { { "weaver_sin.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_sin.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/sin_raw.mif " "Parameter \"init_file\" = \"../mif/sin_raw.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195875 ""}  } { { "weaver_sin.vhd" "" { Text "/home/d/devel/dspsdr/fpga/weaver_sin.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582195875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igs3 " "Found entity 1: altsyncram_igs3" {  } { { "db/altsyncram_igs3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_igs3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582195915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582195915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_igs3 moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component\|altsyncram_igs3:auto_generated " "Elaborating entity \"altsyncram_igs3\" for hierarchy \"moddemod:inst10\|weaver_sin:inst6\|altsyncram:altsyncram_component\|altsyncram_igs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atan_addr_trunk moddemod:inst10\|atan_addr_trunk:inst7 " "Elaborating entity \"atan_addr_trunk\" for hierarchy \"moddemod:inst10\|atan_addr_trunk:inst7\"" {  } { { "moddemod.bdf" "inst7" { Schematic "/home/d/devel/dspsdr/fpga/moddemod.bdf" { { 640 800 992 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "post_agc_filt post_agc_filt:inst21 " "Elaborating entity \"post_agc_filt\" for hierarchy \"post_agc_filt:inst21\"" {  } { { "trx.bdf" "inst21" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 528 1456 1696 736 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195919 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "to_sample agc.vhd(1505) " "VHDL Process Statement warning at agc.vhd(1505): signal \"to_sample\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 1505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582195923 "|trx|post_agc_filt:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audiomux_tx audiomux_tx:inst29 " "Elaborating entity \"audiomux_tx\" for hierarchy \"audiomux_tx:inst29\"" {  } { { "trx.bdf" "inst29" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 952 928 1208 1064 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLV320AIC20K_interface TLV320AIC20K_interface:inst4 " "Elaborating entity \"TLV320AIC20K_interface\" for hierarchy \"TLV320AIC20K_interface:inst4\"" {  } { { "trx.bdf" "inst4" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 1224 2272 2504 1432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195924 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_done tlv320aic20k_interface.vhd(225) " "VHDL Process Statement warning at tlv320aic20k_interface.vhd(225): signal \"init_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582195944 "|trx|TLV320AIC20K_interface:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FS tlv320aic20k_interface.vhd(226) " "VHDL Process Statement warning at tlv320aic20k_interface.vhd(226): signal \"FS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582195944 "|trx|TLV320AIC20K_interface:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FS tlv320aic20k_interface.vhd(229) " "VHDL Process Statement warning at tlv320aic20k_interface.vhd(229): signal \"FS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tlv320aic20k_interface.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582195944 "|trx|TLV320AIC20K_interface:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_filt_bypass audio_filt_bypass:inst17 " "Elaborating entity \"audio_filt_bypass\" for hierarchy \"audio_filt_bypass:inst17\"" {  } { { "trx.bdf" "inst17" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 800 2336 2568 976 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audiomux_sp audiomux_sp:inst25 " "Elaborating entity \"audiomux_sp\" for hierarchy \"audiomux_sp:inst25\"" {  } { { "trx.bdf" "inst25" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 800 1848 2080 976 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tonegen tonegen:inst9 " "Elaborating entity \"tonegen\" for hierarchy \"tonegen:inst9\"" {  } { { "trx.bdf" "inst9" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 848 592 872 976 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tonesum tonegen:inst9\|tonesum:inst5 " "Elaborating entity \"tonesum\" for hierarchy \"tonegen:inst9\|tonesum:inst5\"" {  } { { "tonegen.bdf" "inst5" { Schematic "/home/d/devel/dspsdr/fpga/tonegen.bdf" { { 200 968 1176 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cw_nco tonegen:inst9\|cw_nco:inst " "Elaborating entity \"cw_nco\" for hierarchy \"tonegen:inst9\|cw_nco:inst\"" {  } { { "tonegen.bdf" "inst" { Schematic "/home/d/devel/dspsdr/fpga/tonegen.bdf" { { 184 360 568 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195948 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key cw_tonegen.vhd(24) " "VHDL Process Statement warning at cw_tonegen.vhd(24): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cw_tonegen.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582195949 "|trx|tonegen:inst9|cw_nco:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cw_costable_raw tonegen:inst9\|cw_costable_raw:inst1 " "Elaborating entity \"cw_costable_raw\" for hierarchy \"tonegen:inst9\|cw_costable_raw:inst1\"" {  } { { "tonegen.bdf" "inst1" { Schematic "/home/d/devel/dspsdr/fpga/tonegen.bdf" { { 344 632 848 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component\"" {  } { { "cw_costable_raw.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/cw_costable_raw.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component\"" {  } { { "cw_costable_raw.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_costable_raw.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582195980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/cos_raw.mif " "Parameter \"init_file\" = \"./mif/cos_raw.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582195980 ""}  } { { "cw_costable_raw.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_costable_raw.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582195980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aor3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aor3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aor3 " "Found entity 1: altsyncram_aor3" {  } { { "db/altsyncram_aor3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_aor3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582196021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582196021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aor3 tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component\|altsyncram_aor3:auto_generated " "Elaborating entity \"altsyncram_aor3\" for hierarchy \"tonegen:inst9\|cw_costable_raw:inst1\|altsyncram:altsyncram_component\|altsyncram_aor3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secondtone_nco tonegen:inst9\|secondtone_nco:inst6 " "Elaborating entity \"secondtone_nco\" for hierarchy \"tonegen:inst9\|secondtone_nco:inst6\"" {  } { { "tonegen.bdf" "inst6" { Schematic "/home/d/devel/dspsdr/fpga/tonegen.bdf" { { 552 344 552 664 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196024 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key cw_tonegen.vhd(90) " "VHDL Process Statement warning at cw_tonegen.vhd(90): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cw_tonegen.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cw_tonegen.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582196024 "|trx|tonegen:inst9|secondtone_nco:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst1\"" {  } { { "trx.bdf" "inst1" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -432 440 608 -352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_dac pll_dac:inst2 " "Elaborating entity \"pll_dac\" for hierarchy \"pll_dac:inst2\"" {  } { { "trx.bdf" "inst2" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -536 848 1128 -384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_dac:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_dac:inst2\|altpll:altpll_component\"" {  } { { "pll_dac.vhd" "altpll_component" { Text "/home/d/devel/dspsdr/fpga/pll_dac.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_dac:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_dac:inst2\|altpll:altpll_component\"" {  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga/pll_dac.vhd" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_dac:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll_dac:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type HIGH " "Parameter \"bandwidth_type\" = \"HIGH\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_dac " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_dac\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196193 ""}  } { { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga/pll_dac.vhd" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582196193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_dac_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_dac_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_dac_altpll " "Found entity 1: pll_dac_altpll" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga/db/pll_dac_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582196244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582196244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_dac_altpll pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated " "Elaborating entity \"pll_dac_altpll\" for hierarchy \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac5672_interface dac5672_interface:inst3 " "Elaborating entity \"dac5672_interface\" for hierarchy \"dac5672_interface:inst3\"" {  } { { "trx.bdf" "inst3" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -536 2264 2504 -328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DAC_clk_signal_3 dac5672_interface.vhd(29) " "Verilog HDL or VHDL warning at dac5672_interface.vhd(29): object \"DAC_clk_signal_3\" assigned a value but never read" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507582196248 "|trx|dac5672_interface:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POR dac5672_interface.vhd(110) " "VHDL Process Statement warning at dac5672_interface.vhd(110): signal \"POR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582196248 "|trx|dac5672_interface:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cos_DACA cos_DACA:inst23 " "Elaborating entity \"cos_DACA\" for hierarchy \"cos_DACA:inst23\"" {  } { { "trx.bdf" "inst23" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -928 1672 1888 -800 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cos_DACA:inst23\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cos_DACA:inst23\|altsyncram:altsyncram_component\"" {  } { { "cos_DACA.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cos_DACA:inst23\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cos_DACA:inst23\|altsyncram:altsyncram_component\"" {  } { { "cos_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cos_DACA:inst23\|altsyncram:altsyncram_component " "Instantiated megafunction \"cos_DACA:inst23\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/cos_table_signed_13.mif " "Parameter \"init_file\" = \"./mif/cos_table_signed_13.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196280 ""}  } { { "cos_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACA.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582196280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jvs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jvs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jvs3 " "Found entity 1: altsyncram_jvs3" {  } { { "db/altsyncram_jvs3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_jvs3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582196322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582196322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jvs3 cos_DACA:inst23\|altsyncram:altsyncram_component\|altsyncram_jvs3:auto_generated " "Elaborating entity \"altsyncram_jvs3\" for hierarchy \"cos_DACA:inst23\|altsyncram:altsyncram_component\|altsyncram_jvs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_nco2 rf_nco2:inst32 " "Elaborating entity \"rf_nco2\" for hierarchy \"rf_nco2:inst32\"" {  } { { "trx.bdf" "inst32" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -792 1344 1584 -584 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cos_DACB cos_DACB:inst31 " "Elaborating entity \"cos_DACB\" for hierarchy \"cos_DACB:inst31\"" {  } { { "trx.bdf" "inst31" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -200 1432 1648 -72 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cos_DACB:inst31\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cos_DACB:inst31\|altsyncram:altsyncram_component\"" {  } { { "cos_DACB.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/cos_DACB.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cos_DACB:inst31\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cos_DACB:inst31\|altsyncram:altsyncram_component\"" {  } { { "cos_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACB.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cos_DACB:inst31\|altsyncram:altsyncram_component " "Instantiated megafunction \"cos_DACB:inst31\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/cos_table_signed.mif " "Parameter \"init_file\" = \"../mif/cos_table_signed.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196371 ""}  } { { "cos_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/cos_DACB.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582196371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mqs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mqs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mqs3 " "Found entity 1: altsyncram_mqs3" {  } { { "db/altsyncram_mqs3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_mqs3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582196411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582196411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mqs3 cos_DACB:inst31\|altsyncram:altsyncram_component\|altsyncram_mqs3:auto_generated " "Elaborating entity \"altsyncram_mqs3\" for hierarchy \"cos_DACB:inst31\|altsyncram:altsyncram_component\|altsyncram_mqs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weaver_tx_mult weaver_tx_mult:inst18 " "Elaborating entity \"weaver_tx_mult\" for hierarchy \"weaver_tx_mult:inst18\"" {  } { { "trx.bdf" "inst18" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -232 2072 2496 24 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weaver_tx_mixsum weaver_tx_mult:inst18\|weaver_tx_mixsum:inst3 " "Elaborating entity \"weaver_tx_mixsum\" for hierarchy \"weaver_tx_mult:inst18\|weaver_tx_mixsum:inst3\"" {  } { { "weaver_tx_mult.bdf" "inst3" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 224 720 968 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196416 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ms0_sum mix_weaver_tx.vhd(67) " "Verilog HDL or VHDL warning at mix_weaver_tx.vhd(67): object \"ms0_sum\" assigned a value but never read" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507582196419 "|trx|weaver_tx_mult:inst18|weaver_tx_mixsum:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ls0_sum mix_weaver_tx.vhd(67) " "Verilog HDL or VHDL warning at mix_weaver_tx.vhd(67): object \"ls0_sum\" assigned a value but never read" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507582196420 "|trx|weaver_tx_mult:inst18|weaver_tx_mixsum:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_clock_mux weaver_tx_mult:inst18\|mod_clock_mux:inst " "Elaborating entity \"mod_clock_mux\" for hierarchy \"weaver_tx_mult:inst18\|mod_clock_mux:inst\"" {  } { { "weaver_tx_mult.bdf" "inst" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { -72 -264 -96 40 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txmult weaver_tx_mult:inst18\|txmult:inst1 " "Elaborating entity \"txmult\" for hierarchy \"weaver_tx_mult:inst18\|txmult:inst1\"" {  } { { "weaver_tx_mult.bdf" "inst1" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 128 336 504 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component\"" {  } { { "txmult.vhd" "lpm_mult_component" { Text "/home/d/devel/dspsdr/fpga/txmult.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component\"" {  } { { "txmult.vhd" "" { Text "/home/d/devel/dspsdr/fpga/txmult.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 14 " "Parameter \"lpm_widtha\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 14 " "Parameter \"lpm_widthb\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 28 " "Parameter \"lpm_widthp\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196480 ""}  } { { "txmult.vhd" "" { Text "/home/d/devel/dspsdr/fpga/txmult.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582196480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6sq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6sq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6sq " "Found entity 1: mult_6sq" {  } { { "db/mult_6sq.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_6sq.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582196518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582196518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6sq weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component\|mult_6sq:auto_generated " "Elaborating entity \"mult_6sq\" for hierarchy \"weaver_tx_mult:inst18\|txmult:inst1\|lpm_mult:lpm_mult_component\|mult_6sq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_synchbuff weaver_tx_mult:inst18\|tx_synchbuff:inst2 " "Elaborating entity \"tx_synchbuff\" for hierarchy \"weaver_tx_mult:inst18\|tx_synchbuff:inst2\"" {  } { { "weaver_tx_mult.bdf" "inst2" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 88 -80 128 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196520 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx mix_weaver_tx.vhd(22) " "VHDL Process Statement warning at mix_weaver_tx.vhd(22): signal \"tx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582196521 "|trx|weaver_tx_mult:inst18|tx_synchbuff:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req mix_weaver_tx.vhd(40) " "VHDL Process Statement warning at mix_weaver_tx.vhd(40): signal \"req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582196521 "|trx|weaver_tx_mult:inst18|tx_synchbuff:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_1 mix_weaver_tx.vhd(40) " "VHDL Process Statement warning at mix_weaver_tx.vhd(40): signal \"req_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582196521 "|trx|weaver_tx_mult:inst18|tx_synchbuff:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_2 mix_weaver_tx.vhd(40) " "VHDL Process Statement warning at mix_weaver_tx.vhd(40): signal \"req_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582196521 "|trx|weaver_tx_mult:inst18|tx_synchbuff:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_3 mix_weaver_tx.vhd(40) " "VHDL Process Statement warning at mix_weaver_tx.vhd(40): signal \"req_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507582196521 "|trx|weaver_tx_mult:inst18|tx_synchbuff:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LO_select weaver_tx_mult:inst18\|LO_select:inst6 " "Elaborating entity \"LO_select\" for hierarchy \"weaver_tx_mult:inst18\|LO_select:inst6\"" {  } { { "weaver_tx_mult.bdf" "inst6" { Schematic "/home/d/devel/dspsdr/fpga/weaver_tx_mult.bdf" { { 200 -80 136 312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_upsample2 tx_upsample2:inst " "Elaborating entity \"tx_upsample2\" for hierarchy \"tx_upsample2:inst\"" {  } { { "trx.bdf" "inst" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 80 1864 2104 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_DACA sin_DACA:inst33 " "Elaborating entity \"sin_DACA\" for hierarchy \"sin_DACA:inst33\"" {  } { { "trx.bdf" "inst33" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -776 1672 1888 -648 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin_DACA:inst33\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin_DACA:inst33\|altsyncram:altsyncram_component\"" {  } { { "sin_DACA.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_DACA:inst33\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin_DACA:inst33\|altsyncram:altsyncram_component\"" {  } { { "sin_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_DACA:inst33\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin_DACA:inst33\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./python/sin_table_signed_13.mif " "Parameter \"init_file\" = \"./python/sin_table_signed_13.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196566 ""}  } { { "sin_DACA.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACA.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582196566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uat3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uat3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uat3 " "Found entity 1: altsyncram_uat3" {  } { { "db/altsyncram_uat3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_uat3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582196607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582196607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uat3 sin_DACA:inst33\|altsyncram:altsyncram_component\|altsyncram_uat3:auto_generated " "Elaborating entity \"altsyncram_uat3\" for hierarchy \"sin_DACA:inst33\|altsyncram:altsyncram_component\|altsyncram_uat3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_DACB sin_DACB:inst22 " "Elaborating entity \"sin_DACB\" for hierarchy \"sin_DACB:inst22\"" {  } { { "trx.bdf" "inst22" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -48 1432 1648 80 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin_DACB:inst22\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin_DACB:inst22\|altsyncram:altsyncram_component\"" {  } { { "sin_DACB.vhd" "altsyncram_component" { Text "/home/d/devel/dspsdr/fpga/sin_DACB.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_DACB:inst22\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin_DACB:inst22\|altsyncram:altsyncram_component\"" {  } { { "sin_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACB.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_DACB:inst22\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin_DACB:inst22\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/sin_table_signed.mif " "Parameter \"init_file\" = \"./mif/sin_table_signed.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582196651 ""}  } { { "sin_DACB.vhd" "" { Text "/home/d/devel/dspsdr/fpga/sin_DACB.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582196651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dps3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dps3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dps3 " "Found entity 1: altsyncram_dps3" {  } { { "db/altsyncram_dps3.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_dps3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582196692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582196692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dps3 sin_DACB:inst22\|altsyncram:altsyncram_component\|altsyncram_dps3:auto_generated " "Elaborating entity \"altsyncram_dps3\" for hierarchy \"sin_DACB:inst22\|altsyncram:altsyncram_component\|altsyncram_dps3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_out i2s_out:inst20 " "Elaborating entity \"i2s_out\" for hierarchy \"i2s_out:inst20\"" {  } { { "trx.bdf" "inst20" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 768 2632 2800 880 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582196696 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_rx_clock_mux:inst8\|clk_out " "Found clock multiplexer tx_rx_clock_mux:inst8\|clk_out" {  } { { "tx_rx_clock_mux.vhd" "" { Text "/home/d/devel/dspsdr/fpga/tx_rx_clock_mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1507582197476 "|trx|tx_rx_clock_mux:inst8|clk_out"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "weaver_tx_mult:inst18\|mod_clock_mux:inst\|clk_out " "Found clock multiplexer weaver_tx_mult:inst18\|mod_clock_mux:inst\|clk_out" {  } { { "mix_weaver_tx.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_weaver_tx.vhd" 145 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1507582197476 "|trx|weaver_tx_mult:inst18|mod_clock_mux:inst|clk_out"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_interface:inst11\|io_select:inst3\|strobe " "Found clock multiplexer control_interface:inst11\|io_select:inst3\|strobe" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga/setup.vhd" 87 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1507582197476 "|trx|control_interface:inst11|io_select:inst3|strobe"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_interface:inst11\|io_select:inst3\|addr\[6\] " "Found clock multiplexer control_interface:inst11\|io_select:inst3\|addr\[6\]" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga/setup.vhd" 85 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1507582197476 "|trx|control_interface:inst11|io_select:inst3|addr[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_interface:inst11\|io_select:inst3\|addr\[7\] " "Found clock multiplexer control_interface:inst11\|io_select:inst3\|addr\[7\]" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga/setup.vhd" 85 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1507582197476 "|trx|control_interface:inst11|io_select:inst3|addr[7]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1507582197476 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "10 " "Ignored 10 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1507582197627 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1507582197627 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fir_filt_channel:inst27\|data_in_buffer_Q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fir_filt_channel:inst27\|data_in_buffer_Q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 261 " "Parameter NUMWORDS_A set to 261" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 261 " "Parameter NUMWORDS_B set to 261" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fir_filt_channel:inst27\|data_in_buffer_I_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fir_filt_channel:inst27\|data_in_buffer_I_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 261 " "Parameter NUMWORDS_A set to 261" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 261 " "Parameter NUMWORDS_B set to 261" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "post_agc_filt:inst21\|data_in_buffer_I_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"post_agc_filt:inst21\|data_in_buffer_I_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 261 " "Parameter NUMWORDS_A set to 261" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 261 " "Parameter NUMWORDS_B set to 261" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "post_agc_filt:inst21\|data_in_buffer_Q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"post_agc_filt:inst21\|data_in_buffer_Q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 261 " "Parameter NUMWORDS_A set to 261" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 261 " "Parameter NUMWORDS_B set to 261" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "down_dec:inst6\|Qa_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"down_dec:inst6\|Qa_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 201 " "Parameter NUMWORDS_A set to 201" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 201 " "Parameter NUMWORDS_B set to 201" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "down_dec:inst6\|Ia_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"down_dec:inst6\|Ia_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 201 " "Parameter NUMWORDS_A set to 201" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 201 " "Parameter NUMWORDS_B set to 201" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507582206358 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1507582206358 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1507582206358 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "down_dec:inst6\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"down_dec:inst6\|Mult1\"" {  } { { "downmix_decimation.vhd" "Mult1" { Text "/home/d/devel/dspsdr/fpga/downmix_decimation.vhd" 297 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582206362 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "moddemod:inst10\|weaver_mixsum:inst1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"moddemod:inst10\|weaver_mixsum:inst1\|Mult3\"" {  } { { "mix_nco_weaver.vhd" "Mult3" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582206362 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "moddemod:inst10\|weaver_mixsum:inst1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"moddemod:inst10\|weaver_mixsum:inst1\|Mult1\"" {  } { { "mix_nco_weaver.vhd" "Mult1" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582206362 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "down_dec:inst6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"down_dec:inst6\|Mult0\"" {  } { { "downmix_decimation.vhd" "Mult0" { Text "/home/d/devel/dspsdr/fpga/downmix_decimation.vhd" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582206362 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "moddemod:inst10\|weaver_mixsum:inst1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"moddemod:inst10\|weaver_mixsum:inst1\|Mult2\"" {  } { { "mix_nco_weaver.vhd" "Mult2" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582206362 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "moddemod:inst10\|weaver_mixsum:inst1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"moddemod:inst10\|weaver_mixsum:inst1\|Mult0\"" {  } { { "mix_nco_weaver.vhd" "Mult0" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 70 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582206362 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_rx_agc:inst7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_rx_agc:inst7\|Mult0\"" {  } { { "agc.vhd" "Mult0" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 289 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582206362 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tx_rx_agc:inst7\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tx_rx_agc:inst7\|Mult1\"" {  } { { "agc.vhd" "Mult1" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 290 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582206362 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "post_agc_filt:inst21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"post_agc_filt:inst21\|Mult1\"" {  } { { "agc.vhd" "Mult1" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 1572 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582206362 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "post_agc_filt:inst21\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"post_agc_filt:inst21\|Mult0\"" {  } { { "agc.vhd" "Mult0" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 1571 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582206362 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filt_channel:inst27\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filt_channel:inst27\|Mult1\"" {  } { { "fir_channel.vhd" "Mult1" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 683 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582206362 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filt_channel:inst27\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filt_channel:inst27\|Mult0\"" {  } { { "fir_channel.vhd" "Mult0" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 682 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582206362 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1507582206362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filt_channel:inst27\|altsyncram:data_in_buffer_Q_rtl_0 " "Elaborated megafunction instantiation \"fir_filt_channel:inst27\|altsyncram:data_in_buffer_Q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582206388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filt_channel:inst27\|altsyncram:data_in_buffer_Q_rtl_0 " "Instantiated megafunction \"fir_filt_channel:inst27\|altsyncram:data_in_buffer_Q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 261 " "Parameter \"NUMWORDS_A\" = \"261\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 261 " "Parameter \"NUMWORDS_B\" = \"261\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206388 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582206388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00h1 " "Found entity 1: altsyncram_00h1" {  } { { "db/altsyncram_00h1.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_00h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582206430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582206430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "post_agc_filt:inst21\|altsyncram:data_in_buffer_I_rtl_0 " "Elaborated megafunction instantiation \"post_agc_filt:inst21\|altsyncram:data_in_buffer_I_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582206454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "post_agc_filt:inst21\|altsyncram:data_in_buffer_I_rtl_0 " "Instantiated megafunction \"post_agc_filt:inst21\|altsyncram:data_in_buffer_I_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 261 " "Parameter \"NUMWORDS_A\" = \"261\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 261 " "Parameter \"NUMWORDS_B\" = \"261\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206454 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582206454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvg1 " "Found entity 1: altsyncram_mvg1" {  } { { "db/altsyncram_mvg1.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_mvg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582206498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582206498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "down_dec:inst6\|altsyncram:Qa_rtl_0 " "Elaborated megafunction instantiation \"down_dec:inst6\|altsyncram:Qa_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582206510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "down_dec:inst6\|altsyncram:Qa_rtl_0 " "Instantiated megafunction \"down_dec:inst6\|altsyncram:Qa_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 201 " "Parameter \"NUMWORDS_A\" = \"201\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 201 " "Parameter \"NUMWORDS_B\" = \"201\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206511 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582206511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ivg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ivg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ivg1 " "Found entity 1: altsyncram_ivg1" {  } { { "db/altsyncram_ivg1.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/altsyncram_ivg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582206553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582206553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "down_dec:inst6\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"down_dec:inst6\|lpm_mult:Mult1\"" {  } { { "downmix_decimation.vhd" "" { Text "/home/d/devel/dspsdr/fpga/downmix_decimation.vhd" 297 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582206566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "down_dec:inst6\|lpm_mult:Mult1 " "Instantiated megafunction \"down_dec:inst6\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206566 ""}  } { { "downmix_decimation.vhd" "" { Text "/home/d/devel/dspsdr/fpga/downmix_decimation.vhd" 297 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582206566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_86t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582206605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582206605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moddemod:inst10\|weaver_mixsum:inst1\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"moddemod:inst10\|weaver_mixsum:inst1\|lpm_mult:Mult3\"" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582206610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moddemod:inst10\|weaver_mixsum:inst1\|lpm_mult:Mult3 " "Instantiated megafunction \"moddemod:inst10\|weaver_mixsum:inst1\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206610 ""}  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582206610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l5t " "Found entity 1: mult_l5t" {  } { { "db/mult_l5t.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_l5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582206649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582206649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moddemod:inst10\|weaver_mixsum:inst1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"moddemod:inst10\|weaver_mixsum:inst1\|lpm_mult:Mult1\"" {  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582206653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moddemod:inst10\|weaver_mixsum:inst1\|lpm_mult:Mult1 " "Instantiated megafunction \"moddemod:inst10\|weaver_mixsum:inst1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206653 ""}  } { { "mix_nco_weaver.vhd" "" { Text "/home/d/devel/dspsdr/fpga/mix_nco_weaver.vhd" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582206653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_rx_agc:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tx_rx_agc:inst7\|lpm_mult:Mult0\"" {  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 289 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582206669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_rx_agc:inst7\|lpm_mult:Mult0 " "Instantiated megafunction \"tx_rx_agc:inst7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582206669 ""}  } { { "agc.vhd" "" { Text "/home/d/devel/dspsdr/fpga/agc.vhd" 289 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582206669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_f4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_f4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_f4t " "Found entity 1: mult_f4t" {  } { { "db/mult_f4t.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_f4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582206707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582206707 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "2 " "Converted 2 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 24 " "Used 24 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 4 2 " "Used 4 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 2 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1507582207548 ""} { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 22 22 " "Used 22 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 22 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1507582207548 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1507582207548 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "2 " "Converted the following 2 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|mac_out8 " "DSP block output node \"fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|mac_out8\"" {  } { { "db/mult_86t.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_86t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fir_channel.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 683 -1 0 } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 336 840 1104 544 "inst27" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582207548 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|mac_mult7 " "DSP block multiplier node \"fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|mac_mult7\"" {  } { { "db/mult_86t.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_86t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fir_channel.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 683 -1 0 } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 336 840 1104 544 "inst27" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582207548 ""}  } { { "db/mult_86t.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_86t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fir_channel.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 683 -1 0 } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 336 840 1104 544 "inst27" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207548 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) fir_filt_channel:inst27\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"fir_filt_channel:inst27\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "fir_filt_channel:inst27\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_out8 " "DSP block output node \"fir_filt_channel:inst27\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_out8\"" {  } { { "db/mult_86t.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_86t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fir_channel.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 682 -1 0 } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 336 840 1104 544 "inst27" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582207548 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "fir_filt_channel:inst27\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_mult7 " "DSP block multiplier node \"fir_filt_channel:inst27\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_mult7\"" {  } { { "db/mult_86t.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_86t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fir_channel.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 682 -1 0 } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 336 840 1104 544 "inst27" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582207548 ""}  } { { "db/mult_86t.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_86t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fir_channel.vhd" "" { Text "/home/d/devel/dspsdr/fpga/fir_channel.vhd" 682 -1 0 } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 336 840 1104 544 "inst27" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207548 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1507582207548 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 23 " "Used 23 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 2 1 " "Used 2 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 1 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1507582207548 ""} { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 22 22 " "Used 22 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 22 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1507582207548 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1507582207548 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1507582207548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_86t.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_86t.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582207607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 6 " "Parameter \"datab_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 12 " "Parameter \"output_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207607 ""}  } { { "db/mult_86t.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_86t.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582207607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_h6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_h6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_h6h1 " "Found entity 1: mac_mult_h6h1" {  } { { "db/mac_mult_h6h1.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mac_mult_h6h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582207646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582207646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdo " "Found entity 1: mult_bdo" {  } { { "db/mult_bdo.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_bdo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582207688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582207688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_86t.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_86t.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582207732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"fir_filt_channel:inst27\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 12 " "Parameter \"dataa_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 12 " "Parameter \"output_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507582207732 ""}  } { { "db/mult_86t.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mult_86t.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507582207732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_mr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_mr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_mr82 " "Found entity 1: mac_out_mr82" {  } { { "db/mac_out_mr82.tdf" "" { Text "/home/d/devel/dspsdr/fpga/db/mac_out_mr82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507582207770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582207770 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "808 " "Ignored 808 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "8 " "Ignored 8 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1507582208625 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "800 " "Ignored 800 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1507582208625 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1507582208625 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_nSYNC VCC " "Pin \"ADC_nSYNC\" is stuck at VCC" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 144 656 832 160 "ADC_nSYNC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507582244333 "|trx|ADC_nSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "CODEC_MS VCC " "Pin \"CODEC_MS\" is stuck at VCC" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 1216 2632 2808 1232 "CODEC_MS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507582244333 "|trx|CODEC_MS"} { "Warning" "WMLS_MLS_STUCK_PIN" "CODEC_PWRDWN_N VCC " "Pin \"CODEC_PWRDWN_N\" is stuck at VCC" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { 1296 2632 2808 1312 "CODEC_PWRDWN_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507582244333 "|trx|CODEC_PWRDWN_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE GND " "Pin \"DAC_MODE\" is stuck at GND" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -592 2496 2672 -576 "DAC_MODE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507582244333 "|trx|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1507582244333 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507582244775 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_interface:inst11\|i2c_slave:inst\|bitcount\[5\] Low " "Register control_interface:inst11\|i2c_slave:inst\|bitcount\[5\] will power up to Low" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1507582245065 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_interface:inst11\|i2c_slave:inst\|bitcount\[4\] Low " "Register control_interface:inst11\|i2c_slave:inst\|bitcount\[4\] will power up to Low" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1507582245065 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_interface:inst11\|i2c_slave:inst\|bitcount\[2\] Low " "Register control_interface:inst11\|i2c_slave:inst\|bitcount\[2\] will power up to Low" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1507582245065 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_interface:inst11\|i2c_slave:inst\|bitcount\[1\] Low " "Register control_interface:inst11\|i2c_slave:inst\|bitcount\[1\] will power up to Low" {  } { { "i2c_slave.vhd" "" { Text "/home/d/devel/dspsdr/fpga/i2c_slave.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1507582245065 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1507582245065 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507582267343 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dac5672_interface:inst3\|DAC_clk_signal_2 " "Logic cell \"dac5672_interface:inst3\|DAC_clk_signal_2\"" {  } { { "dac5672_interface.vhd" "DAC_clk_signal_2" { Text "/home/d/devel/dspsdr/fpga/dac5672_interface.vhd" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582267407 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1507582267407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clkctrl_main 16 " "Ignored 16 assignments for entity \"clkctrl_main\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1507582267603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clkctrl_main_altclkctrl_0 14 " "Ignored 14 assignments for entity \"clkctrl_main_altclkctrl_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1507582267603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507582268313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507582268313 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_ext " "No output dependent on input pin \"clk_ext\"" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga/trx.bdf" { { -624 -184 -16 -608 "clk_ext" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507582268927 "|trx|clk_ext"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1507582268927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6884 " "Implemented 6884 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507582268927 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507582268927 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1507582268927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6564 " "Implemented 6564 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507582268927 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1507582268927 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1507582268927 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "46 " "Implemented 46 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1507582268927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507582268927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1317 " "Peak virtual memory: 1317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507582268976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  9 22:51:08 2017 " "Processing ended: Mon Oct  9 22:51:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507582268976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507582268976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507582268976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507582268976 ""}
